<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>master_fix</TopModelName>
        <TargetClockPeriod>10.40</TargetClockPeriod>
        <ClockUncertainty>2.81</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.574</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>25678</Best-caseLatency>
            <Average-caseLatency>35758</Average-caseLatency>
            <Worst-caseLatency>45998</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.267 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.372 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.478 ms</Worst-caseRealTimeLatency>
            <Interval-min>25679</Interval-min>
            <Interval-max>45999</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_422_1>
                <TripCount>8</TripCount>
                <Latency>
                    <range>
                        <min>176</min>
                        <max>20496</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1830</min>
                        <max>213158</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>22</min>
                        <max>2562</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_424_2>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>128</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>20</min>
                            <max>2560</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>207</min>
                            <max>26623</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>20</IterationLatency>
                    <VITIS_LOOP_430_3>
                        <TripCount>3</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>62</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                    </VITIS_LOOP_430_3>
                </VITIS_LOOP_424_2>
            </VITIS_LOOP_422_1>
            <VITIS_LOOP_443_1>
                <TripCount>16</TripCount>
                <Latency>2720</Latency>
                <AbsoluteTimeLatency>28287</AbsoluteTimeLatency>
                <IterationLatency>170</IterationLatency>
                <VITIS_LOOP_445_2>
                    <TripCount>42</TripCount>
                    <Latency>168</Latency>
                    <AbsoluteTimeLatency>1747</AbsoluteTimeLatency>
                    <IterationLatency>4</IterationLatency>
                </VITIS_LOOP_445_2>
            </VITIS_LOOP_443_1>
            <VITIS_LOOP_464_1>
                <TripCount>16</TripCount>
                <Latency>18416</Latency>
                <AbsoluteTimeLatency>191526</AbsoluteTimeLatency>
                <IterationLatency>1151</IterationLatency>
                <VITIS_LOOP_467_2>
                    <TripCount>14</TripCount>
                    <Latency>1148</Latency>
                    <AbsoluteTimeLatency>11939</AbsoluteTimeLatency>
                    <IterationLatency>82</IterationLatency>
                    <VITIS_LOOP_471_4>
                        <TripCount>16</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>831</AbsoluteTimeLatency>
                        <IterationLatency>5</IterationLatency>
                    </VITIS_LOOP_471_4>
                </VITIS_LOOP_467_2>
            </VITIS_LOOP_464_1>
            <VITIS_LOOP_485_1>
                <TripCount>4</TripCount>
                <Latency>328</Latency>
                <AbsoluteTimeLatency>3411</AbsoluteTimeLatency>
                <IterationLatency>82</IterationLatency>
                <VITIS_LOOP_488_2>
                    <TripCount>16</TripCount>
                    <Latency>80</Latency>
                    <AbsoluteTimeLatency>831</AbsoluteTimeLatency>
                    <IterationLatency>5</IterationLatency>
                </VITIS_LOOP_488_2>
            </VITIS_LOOP_485_1>
            <VITIS_LOOP_504_2>
                <TripCount>4</TripCount>
                <Latency>108</Latency>
                <AbsoluteTimeLatency>1123</AbsoluteTimeLatency>
                <IterationLatency>27</IterationLatency>
            </VITIS_LOOP_504_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>48</BRAM_18K>
            <DSP>185</DSP>
            <FF>30128</FF>
            <LUT>27008</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>master_fix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>master_fix</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_convolution1_fix_fu_620</InstName>
                    <ModuleName>convolution1_fix</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>620</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_convolution1_fix_Pipeline_VITIS_LOOP_181_1_fu_152</InstName>
                            <ModuleName>convolution1_fix_Pipeline_VITIS_LOOP_181_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <BindInstances>add_ln181_fu_402_p2 add_ln182_fu_414_p2 add_ln183_fu_445_p2 sub_ln183_fu_477_p2 sub_ln186_fu_1044_p2 add_ln186_1_fu_1053_p2 add_ln186_fu_541_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution1_fix_Pipeline_Conv_loop_fu_180</InstName>
                            <ModuleName>convolution1_fix_Pipeline_Conv_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>id_4_fu_845_p2 add_ln201_fu_875_p2 sub_ln201_fu_907_p2 add_ln209_fu_1321_p2 sub_ln209_fu_1353_p2 add_ln222_fu_952_p2 add_ln228_fu_989_p2 add_ln229_fu_1021_p2 newFirst74_fu_1069_p2 newSecond75_fu_1075_p2 add_ln230_fu_1081_p2 newFirst76_fu_1119_p2 newSecond77_fu_1125_p2 add_ln231_fu_1131_p2 sub_ln231_fu_1149_p2 add_ln231_1_fu_1155_p2 add_ln232_fu_1161_p2 newFirst_fu_1179_p2 newSecond_fu_1185_p2 add_ln260_fu_1197_p2 mul_36s_12s_36_2_1_U37 mul_36s_12s_36_2_1_U38 mul_36s_12s_36_2_1_U39 mul_36s_12s_36_2_1_U40 mul_36s_12s_36_2_1_U41 mul_36s_12s_36_2_1_U42 mul_36s_12s_36_2_1_U43 mul_36s_12s_36_2_1_U44 mul_36s_12s_36_2_1_U45 mul_36s_12s_36_2_1_U46 mul_36s_12s_36_2_1_U47 mul_36s_12s_36_2_1_U48 add_ln712_fu_2839_p2 add_ln712_1_fu_2843_p2 add_ln712_2_fu_2848_p2 add_ln712_3_fu_2852_p2 add_ln712_4_fu_2903_p2 add_ln712_5_fu_2825_p2 add_ln712_6_fu_2830_p2 add_ln712_7_fu_2865_p2 add_ln712_8_fu_2869_p2 add_ln712_9_fu_2881_p2 add_ln712_10_fu_2887_p2 add_ln712_12_fu_2893_p2 add_ln712_13_fu_2907_p2 add_ln712_14_fu_2898_p2 add_ln712_11_fu_2911_p2 add_ln1548_fu_2916_p2 sub_ln274_fu_1235_p2 add_ln274_fu_1241_p2 add_ln274_1_fu_2499_p2 firstKernel_f_V_0_0_U firstKernel_f_V_0_1_U firstKernel_f_V_0_2_U firstKernel_f_V_1_0_U firstKernel_f_V_1_1_U firstKernel_f_V_1_2_U firstKernel_f_V_2_0_U firstKernel_f_V_2_1_U firstKernel_f_V_2_2_U firstKernel_f_V_3_0_U firstKernel_f_V_3_1_U firstKernel_f_V_3_2_U firstBias_f_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_convolution2_fix_fu_654</InstName>
                    <ModuleName>convolution2_fix</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>654</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_convolution2_fix_Pipeline_VITIS_LOOP_326_1_fu_268</InstName>
                            <ModuleName>convolution2_fix_Pipeline_VITIS_LOOP_326_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>268</ID>
                            <BindInstances>add_ln326_fu_742_p2 add_ln328_fu_785_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution2_fix_Pipeline_Conv_loop_fu_322</InstName>
                            <ModuleName>convolution2_fix_Pipeline_Conv_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>322</ID>
                            <BindInstances>id_2_fu_1799_p2 add_ln353_fu_1829_p2 sub_ln353_fu_1861_p2 add_ln365_1_fu_1900_p2 add_ln365_fu_1920_p2 sub160_fu_2050_p2 add_ln383_fu_2289_p2 mul_36s_36s_55_2_1_U181 add_ln1245_fu_2708_p2 add_ln415_fu_2760_p2 mul_36s_36s_55_2_1_U182 add_ln1245_1_fu_2853_p2 add_ln415_2_fu_2905_p2 mul_36s_36s_55_2_1_U183 add_ln1245_2_fu_2998_p2 add_ln415_3_fu_3050_p2 mul_36s_36s_55_2_1_U184 add_ln1245_3_fu_3143_p2 add_ln415_4_fu_3195_p2 mul_36s_36s_55_2_1_U185 add_ln1245_4_fu_3297_p2 add_ln415_5_fu_3349_p2 mul_36s_36s_55_2_1_U186 add_ln1245_5_fu_3415_p2 add_ln415_6_fu_3467_p2 mul_36s_36s_55_2_1_U187 add_ln1245_6_fu_3509_p2 add_ln415_7_fu_3561_p2 mul_36s_36s_55_2_1_U188 add_ln1245_7_fu_3603_p2 add_ln415_8_fu_3655_p2 mul_36s_36s_55_2_1_U189 add_ln1245_8_fu_3697_p2 add_ln415_9_fu_3749_p2 mul_36s_36s_55_2_1_U190 add_ln1245_9_fu_3791_p2 add_ln415_10_fu_3843_p2 mul_36s_36s_55_2_1_U191 add_ln1245_10_fu_3885_p2 add_ln415_11_fu_3937_p2 mul_36s_36s_55_2_1_U192 add_ln1245_11_fu_3979_p2 add_ln415_12_fu_4031_p2 mul_36s_36s_55_2_1_U193 add_ln1245_12_fu_4073_p2 add_ln415_13_fu_4125_p2 mul_36s_36s_55_2_1_U194 add_ln1245_13_fu_4167_p2 add_ln415_14_fu_4219_p2 mul_36s_36s_55_2_1_U195 add_ln1245_14_fu_4261_p2 add_ln415_15_fu_4313_p2 mul_36s_36s_55_2_1_U196 add_ln1245_15_fu_4355_p2 add_ln415_16_fu_4407_p2 mul_36s_36s_55_2_1_U197 add_ln1245_16_fu_4449_p2 add_ln415_17_fu_4501_p2 mul_36s_36s_55_2_1_U198 add_ln1245_17_fu_4543_p2 add_ln415_18_fu_4595_p2 mul_36s_36s_55_2_1_U199 add_ln1245_18_fu_4637_p2 add_ln415_19_fu_4689_p2 mul_36s_36s_55_2_1_U200 add_ln1245_19_fu_4731_p2 add_ln415_20_fu_4783_p2 mul_36s_36s_55_2_1_U201 add_ln1245_20_fu_4825_p2 add_ln415_21_fu_4877_p2 mul_36s_36s_55_2_1_U202 add_ln1245_21_fu_4919_p2 add_ln415_22_fu_4971_p2 mul_36s_36s_55_2_1_U203 add_ln1245_22_fu_5013_p2 add_ln415_23_fu_5065_p2 mul_36s_36s_55_2_1_U204 add_ln1245_23_fu_5107_p2 add_ln415_24_fu_5159_p2 mul_36s_36s_55_2_1_U205 add_ln1245_24_fu_5201_p2 add_ln415_25_fu_5253_p2 mul_36s_36s_55_2_1_U206 add_ln1245_25_fu_5322_p2 add_ln415_26_fu_5374_p2 mul_36s_36s_55_2_1_U207 add_ln1245_26_fu_5416_p2 add_ln415_27_fu_5468_p2 mul_36s_36s_55_2_1_U208 add_ln1245_27_fu_5537_p2 add_ln415_28_fu_5589_p2 mul_36s_36s_55_2_1_U209 add_ln1245_28_fu_5618_p2 add_ln415_29_fu_5670_p2 mul_36s_36s_55_2_1_U210 add_ln1245_29_fu_5698_p2 add_ln415_30_fu_5744_p2 mul_36s_36s_55_2_1_U211 add_ln1245_30_fu_5757_p2 add_ln415_31_fu_5803_p2 mul_36s_36s_55_2_1_U212 add_ln1245_31_fu_5816_p2 add_ln415_32_fu_5876_p2 add_ln1548_fu_5882_p2 add_ln413_fu_2387_p2 secondKernel_f_V_0_0_U secondKernel_f_V_0_1_U secondKernel_f_V_0_2_U secondKernel_f_V_0_3_U secondKernel_f_V_0_4_U secondKernel_f_V_0_5_U secondKernel_f_V_0_6_U secondKernel_f_V_0_7_U secondKernel_f_V_1_0_U secondKernel_f_V_1_1_U secondKernel_f_V_1_2_U secondKernel_f_V_1_3_U secondKernel_f_V_1_4_U secondKernel_f_V_1_5_U secondKernel_f_V_1_6_U secondKernel_f_V_1_7_U secondKernel_f_V_2_0_U secondKernel_f_V_2_1_U secondKernel_f_V_2_2_U secondKernel_f_V_2_3_U secondKernel_f_V_2_4_U secondKernel_f_V_2_5_U secondKernel_f_V_2_6_U secondKernel_f_V_2_7_U secondKernel_f_V_3_0_U secondKernel_f_V_3_1_U secondKernel_f_V_3_2_U secondKernel_f_V_3_3_U secondKernel_f_V_3_4_U secondKernel_f_V_3_5_U secondKernel_f_V_3_6_U secondKernel_f_V_3_7_U secondBias_f_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_master_fix_Pipeline_VITIS_LOOP_498_1_fu_726</InstName>
                    <ModuleName>master_fix_Pipeline_VITIS_LOOP_498_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>726</ID>
                    <BindInstances>add_ln498_fu_194_p2 tmp_V_fu_232_p2 sub_ln947_fu_280_p2 lsb_index_fu_286_p2 sub_ln950_fu_312_p2 add_ln961_fu_380_p2 sub_ln962_fu_395_p2 m_3_fu_428_p2 sub_ln968_fu_462_p2 add_ln968_fu_467_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_master_fix_Pipeline_VITIS_LOOP_509_3_fu_738</InstName>
                    <ModuleName>master_fix_Pipeline_VITIS_LOOP_509_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>738</ID>
                    <BindInstances>add_ln509_fu_123_p2 ddiv_64ns_64ns_64_59_no_dsp_1_U310</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_U max1_V_0_U conv2_0_U max2_V_0_U den1_V_0_U add_ln422_fu_791_p2 sub_ln432_fu_818_p2 add_ln424_fu_834_p2 mul_7ns_9ns_15_1_1_U325 add_ln426_fu_858_p2 add_ln428_fu_894_p2 add_ln432_fu_921_p2 add_ln432_1_fu_932_p2 add_ln430_fu_948_p2 add_ln443_fu_997_p2 add_ln453_fu_1016_p2 add_ln445_fu_1032_p2 next_mul_fu_1038_p2 add_ln449_fu_1072_p2 add_ln453_1_fu_1082_p2 sub_ln1171_fu_1153_p2 add_ln464_fu_1165_p2 add_ln1171_fu_1184_p2 add_ln467_fu_1211_p2 add_ln1171_2_fu_1250_p2 add_ln1169_fu_1260_p2 add_ln471_fu_1276_p2 mul_21s_35ns_55_2_1_U327 ret_V_fu_1306_p2 add_ln415_1_fu_1358_p2 add_ln485_fu_1385_p2 add_ln1171_1_fu_1440_p2 add_ln488_fu_1456_p2 mul_19s_35ns_54_2_1_U329 ret_V_2_fu_1513_p2 add_ln415_fu_1565_p2 add_ln504_fu_1592_p2 dexp_64ns_64ns_64_18_full_dsp_1_U324 dadd_64ns_64ns_64_7_full_dsp_1_U323 thirdBias_f_V_U firstDense_f_V_U secondDense_f_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>convolution1_fix_Pipeline_VITIS_LOOP_181_1</Name>
            <Loops>
                <VITIS_LOOP_181_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>6.952</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>93.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>93.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>93.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_1>
                        <Name>VITIS_LOOP_181_1</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>72.800 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_181_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1220</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_402_p2" SOURCE="model_functions.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_414_p2" SOURCE="model_functions.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_445_p2" SOURCE="model_functions.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln183_fu_477_p2" SOURCE="model_functions.cpp:183" URAM="0" VARIABLE="sub_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_181_1" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln186_fu_1044_p2" SOURCE="model_functions.cpp:186" URAM="0" VARIABLE="sub_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_181_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_1053_p2" SOURCE="model_functions.cpp:186" URAM="0" VARIABLE="add_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_541_p2" SOURCE="model_functions.cpp:186" URAM="0" VARIABLE="add_ln186"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution1_fix_Pipeline_Conv_loop</Name>
            <Loops>
                <Conv_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>7.561</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3083</Best-caseLatency>
                    <Average-caseLatency>3083</Average-caseLatency>
                    <Worst-caseLatency>3083</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.063 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.063 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.063 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3083</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv_loop>
                        <Name>Conv_loop</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3081</Latency>
                        <AbsoluteTimeLatency>32.042 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Conv_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>5226</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>3671</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="id_4_fu_845_p2" SOURCE="model_functions.cpp:197" URAM="0" VARIABLE="id_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_875_p2" SOURCE="model_functions.cpp:201" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln201_fu_907_p2" SOURCE="model_functions.cpp:201" URAM="0" VARIABLE="sub_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_1321_p2" SOURCE="model_functions.cpp:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln209_fu_1353_p2" SOURCE="model_functions.cpp:209" URAM="0" VARIABLE="sub_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_952_p2" SOURCE="model_functions.cpp:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_989_p2" SOURCE="model_functions.cpp:228" URAM="0" VARIABLE="add_ln228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_1021_p2" SOURCE="model_functions.cpp:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newFirst74_fu_1069_p2" SOURCE="model_functions.cpp:229" URAM="0" VARIABLE="newFirst74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newSecond75_fu_1075_p2" SOURCE="model_functions.cpp:229" URAM="0" VARIABLE="newSecond75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_1081_p2" SOURCE="model_functions.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newFirst76_fu_1119_p2" SOURCE="model_functions.cpp:229" URAM="0" VARIABLE="newFirst76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newSecond77_fu_1125_p2" SOURCE="model_functions.cpp:230" URAM="0" VARIABLE="newSecond77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_1131_p2" SOURCE="model_functions.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln231_fu_1149_p2" SOURCE="model_functions.cpp:231" URAM="0" VARIABLE="sub_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_1155_p2" SOURCE="model_functions.cpp:231" URAM="0" VARIABLE="add_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_1161_p2" SOURCE="model_functions.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newFirst_fu_1179_p2" SOURCE="model_functions.cpp:232" URAM="0" VARIABLE="newFirst"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="newSecond_fu_1185_p2" SOURCE="model_functions.cpp:232" URAM="0" VARIABLE="newSecond"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_1197_p2" SOURCE="model_functions.cpp:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U37" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U38" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U39" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U40" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U41" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U42" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U43" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U44" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U45" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U46" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U47" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_12s_36_2_1_U48" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_2839_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_2843_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_2_fu_2848_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_3_fu_2852_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_4_fu_2903_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_5_fu_2825_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_6_fu_2830_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_7_fu_2865_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_8_fu_2869_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_9_fu_2881_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_10_fu_2887_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_2893_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_13_fu_2907_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_14_fu_2898_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_11_fu_2911_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_2916_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln274_fu_1235_p2" SOURCE="model_functions.cpp:274" URAM="0" VARIABLE="sub_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_1241_p2" SOURCE="model_functions.cpp:274" URAM="0" VARIABLE="add_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_1_fu_2499_p2" SOURCE="model_functions.cpp:274" URAM="0" VARIABLE="add_ln274_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_0_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_1_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_2_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_0_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_1_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstKernel_f_V_3_2_U" SOURCE="" URAM="0" VARIABLE="firstKernel_f_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstBias_f_V_U" SOURCE="" URAM="0" VARIABLE="firstBias_f_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution1_fix</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>7.561</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3097</Best-caseLatency>
                    <Average-caseLatency>3097</Average-caseLatency>
                    <Worst-caseLatency>3097</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.209 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.209 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.209 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3097</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>5543</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4968</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution2_fix_Pipeline_VITIS_LOOP_326_1</Name>
            <Loops>
                <VITIS_LOOP_326_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>6.136</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.187 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.187 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.187 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_326_1>
                        <Name>VITIS_LOOP_326_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.166 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_326_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1756</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4054</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_326_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln326_fu_742_p2" SOURCE="model_functions.cpp:326" URAM="0" VARIABLE="add_ln326"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_326_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_785_p2" SOURCE="model_functions.cpp:328" URAM="0" VARIABLE="add_ln328"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution2_fix_Pipeline_Conv_loop</Name>
            <Loops>
                <Conv_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>7.473</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>709</Best-caseLatency>
                    <Average-caseLatency>709</Average-caseLatency>
                    <Worst-caseLatency>709</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.374 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.374 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.374 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>709</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Conv_loop>
                        <Name>Conv_loop</Name>
                        <TripCount>672</TripCount>
                        <Latency>707</Latency>
                        <AbsoluteTimeLatency>7.353 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>37</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Conv_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>17616</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>10116</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="id_2_fu_1799_p2" SOURCE="model_functions.cpp:337" URAM="0" VARIABLE="id_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_1829_p2" SOURCE="model_functions.cpp:353" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln353_fu_1861_p2" SOURCE="model_functions.cpp:353" URAM="0" VARIABLE="sub_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_1_fu_1900_p2" SOURCE="model_functions.cpp:365" URAM="0" VARIABLE="add_ln365_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_fu_1920_p2" SOURCE="model_functions.cpp:365" URAM="0" VARIABLE="add_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="sub160_fu_2050_p2" SOURCE="model_functions.cpp:352" URAM="0" VARIABLE="sub160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln383_fu_2289_p2" SOURCE="model_functions.cpp:383" URAM="0" VARIABLE="add_ln383"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U181" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_2708_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_2760_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U182" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_1_fu_2853_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_2_fu_2905_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U183" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_2_fu_2998_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_3_fu_3050_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U184" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_3_fu_3143_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_4_fu_3195_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U185" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_4_fu_3297_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_5_fu_3349_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U186" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_5_fu_3415_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_6_fu_3467_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U187" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_6_fu_3509_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_7_fu_3561_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U188" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_7_fu_3603_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_8_fu_3655_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U189" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_8_fu_3697_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_9_fu_3749_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U190" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_9_fu_3791_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_10_fu_3843_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U191" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_10_fu_3885_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_11_fu_3937_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U192" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_11_fu_3979_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_12_fu_4031_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U193" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_12_fu_4073_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_13_fu_4125_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U194" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_13_fu_4167_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_14_fu_4219_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U195" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_14_fu_4261_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_15_fu_4313_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U196" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_15_fu_4355_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_16_fu_4407_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U197" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_16_fu_4449_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_17_fu_4501_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U198" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_17_fu_4543_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_18_fu_4595_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U199" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_18_fu_4637_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_19_fu_4689_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U200" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_19_fu_4731_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_20_fu_4783_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U201" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_20_fu_4825_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_21_fu_4877_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U202" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_21_fu_4919_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_22_fu_4971_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U203" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_22_fu_5013_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_23_fu_5065_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U204" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_23_fu_5107_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_24_fu_5159_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U205" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_24_fu_5201_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_25_fu_5253_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U206" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_25_fu_5322_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_26_fu_5374_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U207" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_26_fu_5416_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_27_fu_5468_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U208" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_27_fu_5537_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_28_fu_5589_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U209" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_28_fu_5618_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_29_fu_5670_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U210" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_29_fu_5698_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_30_fu_5744_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U211" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_30_fu_5757_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_31_fu_5803_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="Conv_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_55_2_1_U212" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_31_fu_5816_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_32_fu_5876_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_5882_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Conv_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_fu_2387_p2" SOURCE="model_functions.cpp:413" URAM="0" VARIABLE="add_ln413"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_0_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_1_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_2_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_3_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_4_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_5_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_6_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_0_7_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_0_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_1_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_2_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_3_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_4_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_5_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_6_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_1_7_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_0_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_1_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_2_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_3_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_4_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_5_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_6_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_2_7_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_0_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_1_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_2_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_3_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_4_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_5_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_6_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondKernel_f_V_3_7_U" SOURCE="" URAM="0" VARIABLE="secondKernel_f_V_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondBias_f_V_U" SOURCE="" URAM="0" VARIABLE="secondBias_f_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution2_fix</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>7.473</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>730</Best-caseLatency>
                    <Average-caseLatency>730</Average-caseLatency>
                    <Worst-caseLatency>730</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.592 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.592 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.592 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>730</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>19378</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>14358</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>master_fix_Pipeline_VITIS_LOOP_498_1</Name>
            <Loops>
                <VITIS_LOOP_498_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>7.574</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>93.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>93.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>93.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_498_1>
                        <Name>VITIS_LOOP_498_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>72.800 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_498_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>853</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1883</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln498_fu_194_p2" SOURCE="model_functions.cpp:498" URAM="0" VARIABLE="add_ln498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_232_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_280_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_286_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_312_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_380_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_395_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="add" PRAGMA="" RTLNAME="m_3_fu_428_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_fu_462_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_498_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_467_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_fix_Pipeline_VITIS_LOOP_509_3</Name>
            <Loops>
                <VITIS_LOOP_509_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>7.524</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>84</Best-caseLatency>
                    <Average-caseLatency>84</Average-caseLatency>
                    <Worst-caseLatency>84</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.874 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.874 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.874 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>84</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_509_3>
                        <Name>VITIS_LOOP_509_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>82</Latency>
                        <AbsoluteTimeLatency>0.853 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>80</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_509_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>421</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_509_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln509_fu_123_p2" SOURCE="model_functions.cpp:509" URAM="0" VARIABLE="add_ln509"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="58" LOOP="VITIS_LOOP_509_3" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U310" SOURCE="model_functions.cpp:510" URAM="0" VARIABLE="div_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>master_fix</Name>
            <Loops>
                <VITIS_LOOP_422_1>
                    <VITIS_LOOP_424_2>
                        <VITIS_LOOP_430_3/>
                    </VITIS_LOOP_424_2>
                </VITIS_LOOP_422_1>
                <VITIS_LOOP_443_1>
                    <VITIS_LOOP_445_2/>
                </VITIS_LOOP_443_1>
                <VITIS_LOOP_464_1>
                    <VITIS_LOOP_467_2>
                        <VITIS_LOOP_471_4/>
                    </VITIS_LOOP_467_2>
                </VITIS_LOOP_464_1>
                <VITIS_LOOP_485_1>
                    <VITIS_LOOP_488_2/>
                </VITIS_LOOP_485_1>
                <VITIS_LOOP_504_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.40</TargetClockPeriod>
                    <ClockUncertainty>2.81</ClockUncertainty>
                    <EstimatedClockPeriod>7.574</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25678</Best-caseLatency>
                    <Average-caseLatency>35758</Average-caseLatency>
                    <Worst-caseLatency>45998</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.267 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.372 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.478 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25679 ~ 45999</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_422_1>
                        <Name>VITIS_LOOP_422_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>176 ~ 20496</Latency>
                        <AbsoluteTimeLatency>1.830 us ~ 0.213 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>22</min>
                                <max>2562</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>22 ~ 2562</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_424_2>
                            <Name>VITIS_LOOP_424_2</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>128</max>
                                </range>
                            </TripCount>
                            <Latency>20 ~ 2560</Latency>
                            <AbsoluteTimeLatency>0.208 us ~ 26.624 us</AbsoluteTimeLatency>
                            <IterationLatency>20</IterationLatency>
                            <PipelineDepth>20</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_430_3>
                                <Name>VITIS_LOOP_430_3</Name>
                                <TripCount>3</TripCount>
                                <Latency>6</Latency>
                                <AbsoluteTimeLatency>62.400 ns</AbsoluteTimeLatency>
                                <IterationLatency>2</IterationLatency>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_430_3>
                        </VITIS_LOOP_424_2>
                    </VITIS_LOOP_422_1>
                    <VITIS_LOOP_443_1>
                        <Name>VITIS_LOOP_443_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>2720</Latency>
                        <AbsoluteTimeLatency>28.288 us</AbsoluteTimeLatency>
                        <IterationLatency>170</IterationLatency>
                        <PipelineDepth>170</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_445_2>
                            <Name>VITIS_LOOP_445_2</Name>
                            <TripCount>42</TripCount>
                            <Latency>168</Latency>
                            <AbsoluteTimeLatency>1.747 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_445_2>
                    </VITIS_LOOP_443_1>
                    <VITIS_LOOP_464_1>
                        <Name>VITIS_LOOP_464_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>18416</Latency>
                        <AbsoluteTimeLatency>0.192 ms</AbsoluteTimeLatency>
                        <IterationLatency>1151</IterationLatency>
                        <PipelineDepth>1151</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_467_2>
                            <Name>VITIS_LOOP_467_2</Name>
                            <TripCount>14</TripCount>
                            <Latency>1148</Latency>
                            <AbsoluteTimeLatency>11.939 us</AbsoluteTimeLatency>
                            <IterationLatency>82</IterationLatency>
                            <PipelineDepth>82</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <VITIS_LOOP_471_4>
                                <Name>VITIS_LOOP_471_4</Name>
                                <TripCount>16</TripCount>
                                <Latency>80</Latency>
                                <AbsoluteTimeLatency>0.832 us</AbsoluteTimeLatency>
                                <IterationLatency>5</IterationLatency>
                                <PipelineDepth>5</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </VITIS_LOOP_471_4>
                        </VITIS_LOOP_467_2>
                    </VITIS_LOOP_464_1>
                    <VITIS_LOOP_485_1>
                        <Name>VITIS_LOOP_485_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>328</Latency>
                        <AbsoluteTimeLatency>3.411 us</AbsoluteTimeLatency>
                        <IterationLatency>82</IterationLatency>
                        <PipelineDepth>82</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_488_2>
                            <Name>VITIS_LOOP_488_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>80</Latency>
                            <AbsoluteTimeLatency>0.832 us</AbsoluteTimeLatency>
                            <IterationLatency>5</IterationLatency>
                            <PipelineDepth>5</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_488_2>
                    </VITIS_LOOP_485_1>
                    <VITIS_LOOP_504_2>
                        <Name>VITIS_LOOP_504_2</Name>
                        <TripCount>4</TripCount>
                        <Latency>108</Latency>
                        <AbsoluteTimeLatency>1.123 us</AbsoluteTimeLatency>
                        <IterationLatency>27</IterationLatency>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_504_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>48</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <DSP>185</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>84</UTIL_DSP>
                    <FF>30128</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>27008</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>50</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_U" SOURCE="" URAM="0" VARIABLE="conv1"/>
                <BindNode BINDTYPE="storage" BRAM="30" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="max1_V_0_U" SOURCE="" URAM="0" VARIABLE="max1_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_0_U" SOURCE="" URAM="0" VARIABLE="conv2_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max2_V_0_U" SOURCE="" URAM="0" VARIABLE="max2_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="den1_V_0_U" SOURCE="master.cpp:12" URAM="0" VARIABLE="den1_V_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_791_p2" SOURCE="model_functions.cpp:422" URAM="0" VARIABLE="add_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln432_fu_818_p2" SOURCE="model_functions.cpp:432" URAM="0" VARIABLE="sub_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln424_fu_834_p2" SOURCE="model_functions.cpp:424" URAM="0" VARIABLE="add_ln424"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_422_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U325" SOURCE="model_functions.cpp:424" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_858_p2" SOURCE="model_functions.cpp:426" URAM="0" VARIABLE="add_ln426"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln428_fu_894_p2" SOURCE="model_functions.cpp:428" URAM="0" VARIABLE="add_ln428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_921_p2" SOURCE="model_functions.cpp:432" URAM="0" VARIABLE="add_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_1_fu_932_p2" SOURCE="model_functions.cpp:432" URAM="0" VARIABLE="add_ln432_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_422_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln430_fu_948_p2" SOURCE="model_functions.cpp:430" URAM="0" VARIABLE="add_ln430"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_443_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln443_fu_997_p2" SOURCE="model_functions.cpp:443" URAM="0" VARIABLE="add_ln443"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_443_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_fu_1016_p2" SOURCE="model_functions.cpp:453" URAM="0" VARIABLE="add_ln453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_443_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_fu_1032_p2" SOURCE="model_functions.cpp:445" URAM="0" VARIABLE="add_ln445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_443_1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_1038_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_443_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln449_fu_1072_p2" SOURCE="model_functions.cpp:449" URAM="0" VARIABLE="add_ln449"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_443_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_1_fu_1082_p2" SOURCE="model_functions.cpp:453" URAM="0" VARIABLE="add_ln453_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_fu_1153_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln464_fu_1165_p2" SOURCE="model_functions.cpp:464" URAM="0" VARIABLE="add_ln464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_1184_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln467_fu_1211_p2" SOURCE="model_functions.cpp:467" URAM="0" VARIABLE="add_ln467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_2_fu_1250_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_1260_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln471_fu_1276_p2" SOURCE="model_functions.cpp:471" URAM="0" VARIABLE="add_ln471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21s_35ns_55_2_1_U327" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1306_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_1_fu_1358_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln485_fu_1385_p2" SOURCE="model_functions.cpp:485" URAM="0" VARIABLE="add_ln485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_1_fu_1440_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln488_fu_1456_p2" SOURCE="model_functions.cpp:488" URAM="0" VARIABLE="add_ln488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_485_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_35ns_54_2_1_U329" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_1513_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_1565_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:415" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_504_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln504_fu_1592_p2" SOURCE="model_functions.cpp:504" URAM="0" VARIABLE="add_ln504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_504_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U324" SOURCE="model_functions.cpp:506" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_504_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_U323" SOURCE="model_functions.cpp:506" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="thirdBias_f_V_U" SOURCE="" URAM="0" VARIABLE="thirdBias_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="firstDense_f_V_U" SOURCE="" URAM="0" VARIABLE="firstDense_f_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="secondDense_f_V_U" SOURCE="" URAM="0" VARIABLE="secondDense_f_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;12, 12, AP_RND_CONV, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_r_address0" name="out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce0" name="out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_we0" name="out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d0" name="out_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">9</column>
                    <column name="input_r_q0">16</column>
                    <column name="out_r_address0">2</column>
                    <column name="out_r_d0">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;12 12 AP_RND_CONV AP_WRAP 0&gt;*</column>
                    <column name="out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="out">out_r_address0, port, offset</column>
                    <column name="out">out_r_ce0, port, </column>
                    <column name="out">out_r_we0, port, </column>
                    <column name="out">out_r_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

