<div id="accordion-2017PubsHead" class="accordion">
  <div class="collapsed" data-toggle="collapse" href="#collapse-2017PubsBody">
    <button class="card-title"><p>2017 &nbsp</p></button>
  </div>
  <div id="collapse-2017PubsBody" class="collapse" data-parent="#accordion-2017PubsHead">
    <ul>
      <li><a href="https://doi.org/10.1109/LANMAN.2017.7972136">Wellem, T., Lai, Y. K., Cheng, C. H., Liao, Y. C., Chen, L. T., & Huang, C. Y. (2017, June). Implementing a heavy hitter detection on the NetFPGA OpenFlow switch. In Local and Metropolitan Area Networks (LANMAN), 2017 IEEE International Symposium on (pp. 1-2). IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/WETICE.2017.56">Dorosh, S., Debita, G., & Schauer, P. (2017, June). Network hardware analyzer based on NetFPGA 1G. In 2017 IEEE 26th International Conference on Enabling Technologies: Infrastructure for Collaborative Enterprises (WETICE) (pp. 150-154). IEEE.</a></li>
      <li><a href="https://link.springer.com/article/10.1007/s11277-016-3835-2">Radonjic, M., Ljumovic, N., Misovic, D., Maljevic, I., Yoshigoe, K., & Radusinovic, I. (2017). CQ Ethernet Switch Implementation on the NetFPGA Platform. Wireless Personal Communications, 92(1), 5-19.</a></li>
      <li><a href="https://doi.org/10.2316/Journal.201.2017.4.201-2864">Su, T., You, L., Wang, Q., & Yang, Y. (2017). THE HIGH-SPEED SWITCHING EXPERIMENT BASED ON NETFPGA SUME. Control and Intelligent Systems, 45(4).</a></li>
      <li><a href="https://www.researchgate.net/publication/325254190_Proposal_of_a_New_Structure_for_Netfpga_Cards">Michalski, M., & Sielach, T. (2017). Proposal of a new structure for netfpga cards. Image Processing & Communications, 22(1), 27-34.</a></li>
      <li><a href="https://doi.org/10.1109/ECTICON.2017.8096324">Viet, A. N., Van, L. P., Minh, H. A. N., Xuan, H. D., Ngoc, N. P., & Huu, T. N. (2017, June). Mitigating HTTP GET flooding attacks in SDN using NetFPGA-based OpenFlow switch. In Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), 2017 14th International Conference on (pp. 660-663). IEEE.</a></li>
      <li><a href="https://journal.portalgaruda.org/index.php/EECSI/article/viewFile/988/552">Loo, H. R., Monemi, A., Andromeda, T., & Marsono, M. N. (2017, September). Incremental high throughput network traffic classifier. In Electrical Engineering, Computer Science and Informatics (EECSI), 2017 4th International Conference on (pp. 1-6). IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/ICECS.2017.8292042">Juracy, L. R., Lazzarotto, F. B., Pigatto, D., Calazans, N. L., & Moraes, F. G. (2017, December). XGT4: An industrial grade, open source tester for multi-gigabit networks. In Electronics, Circuits and Systems (ICECS), 2017 24th IEEE International Conference on (pp. 252-255). IEEE.</a></li>
      <li><a href="https://doi.org/10.1002/ett.3619">Liu, P., Ghiasian, A., Wang, X., & Collier, M. (2017, May). A programmable energy efficient 40 Gb/s switch using frequency scaling and OpenFlow. In Communications Workshops (ICC Workshops), 2017 IEEE International Conference on (pp. 405-410). IEEE.</a></li>
      <li><a href="http://dx.doi.org/10.25046/aj030513">Kyriakos, A., Patronas, I., Tzimas, G., Kitsakis, V., & Reisis, D. (2017, November). Realizing virtual output queues in high throughput data center nodes. In Electronics and Telecommunications (PACET), 2017 Panhellenic Conference on (pp. 1-4). IEEE.</a></li>
      <li><a href="https://doi.org/10.1145/3050220.3063773">Petrucci, L., Bonola, M., Pontarelli, S., Bianchi, G., & Bifulco, R. (2017, April). Implementing iptables using a programmable stateful data plane abstraction. In Proceedings of the Symposium on SDN Research (pp. 193-194). ACM.</a></li>
      <li><a href="https://doi.org/10.1145/3120895.3120917">Osana, Y., & Sakamoto, Y. (2017, June). Performance Evaluation of a CPU-FPGA Hybrid Cluster Platform Prototype. In Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (p. 22). ACM.</a></li>
      <li><a href="https://doi.org/10.4218/etrij.17.0117.0174">Duan, T., Lan, J., Hu, Y., & Sun, P. (2017). Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture. ETRI Journal, 39(4), 525-534.</a></li>
      <li><a href="https://doi.org/10.23919/FPL.2017.8056802">Mitsuzuka, K., Hayashi, A., Koibuchi, M., Amano, H., & Matsutani, H. (2017, September). In-switch approximate processing: Delayed tasks management for MapReduce applications. In Field Programmable Logic and Applications (FPL), 2017 27th International Conference on (pp. 1-4). IEEE.</a></li>
      <li><a href="https://doi.org/10.1145/3120895.3120897">Sakakibara, Y., Nakamura, K., & Matsutani, H. (2017, June). An FPGA NIC Based Hardware Caching for Blockchain. In Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (p. 1). ACM.</a></li>
      <li><a href="https://doi.org/10.1109/MM.2017.3711654">Arap, O., Brasilino, L. R., Kissel, E., Shroyer, A., & Swany, M. (2017). Offloading Collective Operations to Programmable Logic. IEEE Micro, 37(5), 52-60.</a></li>
      <li><a href="https://doi.org/10.1109/FPT.2017.8280152">Zhao, B., Li, Y., Wang, Y., & Yang, H. (2017, December). Streaming sorting network based BWT acceleration on FPGA for lossless compression. In Field Programmable Technology (ICFPT), 2017 International Conference on (pp. 247-250). IEEE.</a></li>
      <li><a href="https://doi.org/10.1145/3020078.3021782">Nakahara, H., Yonekawa, H., Iwamoto, H., & Motomura, M. (2017, February). A batch normalization free binarized convolutional deep neural network on an fpga. In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (pp. 290-290). ACM.</a></li>
      <li><a href="https://doi.org/10.1109/MM.2017.3711653">Tokusashi, Y., & Matsutani, H. (2017). Multilevel NoSQL Cache Combining In-NIC and In-Kernel Approaches. IEEE Micro, 37(5), 44-51.</a></li>
      <li>Vainstein, C., Katz, A., Birk, Y., & Nemirovsky, Y. (2017, November). Prototype of real-time single photon avalanche diode-based muzzle flash detector. In Microwaves, Antennas, Communications and Electronic Systems (COMCAS), 2017 IEEE International Conference on (pp. 1-4). IEEE.</li>
      <li><a href="https://doi.org/10.1109/NAS.2017.8026862">Tan, T. H., Ooi, C. Y., & Marsono, M. N. (2017, August). hpFog: A FPGA-Based Fog Computing Platform. In Networking, Architecture, and Storage (NAS), 2017 International Conference on (pp. 1-2). IEEE.</a></li>
      <li><a href="https://journal.utem.edu.my/index.php/jtec/article/view/2357">Nguyen-Hoang, B., Tran-Thanh, B., Pham-Quoc, C., Tuan, N. Q., & Thinh, T. N. (2017). A Novel High-Speed Architecture for Integrating Multiple DDoS Countermeasure Mechanisms Using Reconfigurable Hardware. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(2-4), 41-46.</a></li>
      <li><a href="https://doi.org/10.1109/LANMAN.2017.7972130">Bonola, M., Bifulco, R., Petrucci, L., Pontarelli, S., Tulumello, A., & Bianchi, G. (2017, June). Implementing advanced network functions with stateful programmable data planes. In Local and Metropolitan Area Networks (LANMAN), 2017 IEEE International Symposium on (pp. 1-2). IEEE.</a></li>
      <li><a href="https://doi.org/10.1145/3039902.3039906">Pham-Quoc, C., Nguyen, B., & Thinh, T. N. (2017). FPGA-based multicore architecture for integrating multiple DDoS defense mechanisms. ACM SIGARCH Computer Architecture News, 44(4), 14-19.</a></li>
      <li><a href="https://doi.org/10.1109/CNS.2017.8228684">Cornevaux-Juignet, F., Arzel, M., Horrein, P. H., Groleat, T., & Person, C. (2017, October). Combining FPGAs and processors for high-throughput forensics. In CNS 2017: IEEE Conference on Communications and Network Security. IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/ECOC.2017.8346181">Kondepu, K., Zou, J., Beldachi, A. F., Chen, H. K., Chase, C., Huang, M., ... & Eiselt, M. (2017, September). Performance evaluation of next-generation elastic backhaul with flexible VCSEL-based WDM fronthaul. In 43rd European Conf. on Optical Communication (ECOC) (pp. 1-3).</a></li>
      <li><a href="https://doi.org/10.1007/978-3-319-56258-2_23">Fujii, T., Sato, S., Nakahara, H., & Motomura, M. (2017, April). An FPGA Realization of a Deep Convolutional Neural Network Using a Threshold Neuron Pruning. In International Symposium on Applied Reconfigurable Computing (pp. 268-280). Springer, Cham.</a></li>
      <li><a href="https://doi.org/10.1007/978-3-319-67639-5_18">Bianchi, G., Bonola, M., Bruschi, V., Petrucci, L., & Pontarelli, S. (2017, September). Implementing a Per-Flow Token Bucket Using Open Packet Processor. In International Tyrrhenian Workshop on Digital Communication (pp. 251-262). Springer, Cham.</a></li>
      <li><a href="https://www.usenix.org/conference/atc17/technical-sessions/presentation/sultana">Sultana, N., Galea, S., Greaves, D., Wójcik, M., Shipton, J., Clegg, R., ... and Zilberman, N. (2017, July). Emu: Rapid prototyping of networking services. In 2017 USENIX Annual Technical Conference (USENIX ATC 17) (pp. 459-471).</a></li>
      <li><a href="https://doi.org/10.1109/CLUSTER.2017.44">Xu, C., Wang, C., Gong, L., Lu, Y., Sun, F., Zhang, Y., ... and Zhou, X. (2017, September). OmniGraph: A Scalable Hardware Accelerator for Graph Processing. In Cluster Computing (CLUSTER), 2017 IEEE International Conference on (pp. 623-624). IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/NetSys.2017.7903967">Nobach, L., Rudolph, B., & Hausheer, D. (2017, March). Benefits of conditional FPGA provisioning for virtualized network functions. In Networked Systems (NetSys), 2017 International Conference on (pp. 1-6). IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/ICICE.2017.8478986">Wang, X., Liu, Q., & Yan, B. (2017, November). A Design of Programmable Parser Generation System Based on Dynamic Programming. In 2017 International Conference on Information, Communication and Engineering (ICICE) (pp. 325-328). IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/CNS.2017.8228685">Cornevaux-Juignet, F., Arzel, M., Horrein, P. H., Groleat, T., & Person, C. (2017, October). Open-source flexible packet parser for high data rate agile network probe. In CNS 2017: IEEE Conference on Communications and Network Security.</a></li>
      <li><a href="https://doi.org/10.1109/tmscs.2016.2631534">Reece, T., Sathyanarayana, S., Robinson, W. H., & Beyah, R. A. (2017). On The Outside Looking In: Towards Detecting Counterfeit Devices Using Network Traffic Analysis. IEEE Transactions on Multi-Scale Computing Systems, 3(1), 50-61.</a></li>
      <li><a href="https://doi.org/10.1371/journal.pone.0173442">Yu, Y., Liang, M., & Wang, Z. (2017). A source-controlled data center network model. PloS one, 12(3), e0173442.</a></li>
      <li><a href="http://dx.doi.org/10.1016/j.comcom.2017.01.002">Giaccone, P., Pretti, M., Syrivelis, D., Koutsopoulos, I., & Tassiulas, L. (2017). Design and implementation of a belief-propagation scheduler for multicast traffic in input-queued switches. Computer Communications, 103, 141-152.</a></li>
      <li><a href="https://doi.org/10.1007/978-3-319-54328-4_15">Zilberman, N., Grosvenor, M., Popescu, D. A., Manihatty-Bojan, N., Antichi, G., Wójcik, M., & Moore, A. W. (2017, March). Where has my time gone?. In International Conference on Passive and Active Network Measurement (pp. 201-214). Springer, Cham.</a></li>
      <li><a href="https://doi.org/10.1109/ANCS.2017.32">Emmerich, P., Gallenmuller, S., Antichi, G., Moore, A. W., & Carle, G. (2017, May). Mind the Gap-A Comparison of Software Packet Generators. In Architectures for Networking and Communications Systems (ANCS), 2017 ACM/IEEE Symposium on (pp. 191-203). IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/RTSS.2017.00021">Qian, K., Zhang, T., & Ren, F. (2017, December). Awakening Power of Physical Layer: High Precision Time Synchronization for Industrial Ethernet. In Real-Time Systems Symposium (RTSS), 2017 IEEE (pp. 147-156). IEEE.</a></li>
      <li><a href="https://doi.org/10.1109/ICIT.2017.7915528">Yamamoto, M., & Takahiro, Y. (2017, March). Integration of existing ethernet devices into time-division-multiplexing ethernet. In Industrial Technology (ICIT), 2017 IEEE International Conference on (pp. 1171-1176). IEEE.</a></li>
      <li><a href="http://dx.doi.org/10.1145/3050220.3050234">Wang, H., Soule, R., Dang, H. T., Lee, K. S., Shrivastav, V., Foster, N., & Weatherspoon, H. (2017, April). P4FPGA: A rapid prototyping framework for P4. In Proceedings of the Symposium on SDN Research (pp. 122-135). ACM.</a></li>
      <li><a href="https://doi.org/10.1109/TNET.2017.2749699">Fiessler, A., Lorenz, C., Hager, S., Scheuermann, B., & Moore, A. W. (2017). HyPaFilter+: Enhanced Hybrid Packet Filtering Using Hardware Assisted Classification and Header Space Analysis. IEEE/ACM Transactions on Networking, 25(6), 3655-3669.</a></li>
      <li><a href="https://doi.org/10.1364/OFC.2017.Th2A.35">Chen, Q., Mishra, V., Parsons, N., & Zervas, G. (2017, March). Hardware programmable network function service chain on optical rack-scale data centers. In Optical Fiber Communications Conference and Exhibition (OFC), 2017 (pp. 1-3). IEEE.</a></li>
      <li><a href="https://doi.org/10.1145/3064176.3064212">Chen, A., Haeberlen, A., Zhou, W., & Loo, B. T. (2017, April). One primitive to diagnose them all: Architectural support for Internet diagnostics. In Proceedings of the Twelfth European Conference on Computer Systems (pp. 374-388). ACM.</a></li>
      <li><a href="https://dx.doi.org/10.1016/j.sysarc.2017.06.001">Najem, M., Bollengier, T., Le Lann, J. C., & Lagadec, L. (2017). Extended overlay architectures for heterogeneous FPGA cluster management. Journal of Systems Architecture, 78, 1-14.</a></li>
      <li><a href="https://doi.org/10.1109/TNET.2018.2840722">Shan, D., & Ren, F. (2017, May). Improving ECN marking scheme with micro-burst traffic in data center networks. In INFOCOM 2017-IEEE Conference on Computer Communications, IEEE (pp. 1-9). IEEE.</a></li>
      <li><a href="https://doi.org/10.1145/3098822.3098825">Handley, M., Raiciu, C., Agache, A., Voinescu, A., Moore, A. W., Antichi, G., & Wojcik, M. (2017, August). Re-architecting datacenter networks and stacks for low latency and high performance. In Proceedings of the Conference of the ACM Special Interest Group on Data Communication (pp. 29-42). ACM.</a></li>
    </ul>
  </div>
</div>
