{
    "fileIDs": {
        "1": "/nfs_project/castor/DV/Azfar/full_adder_vhdl/full_adder_vhdl.srcs/sources_1/full_adder.vhd"
    },
    "hierTree": [
        {
            "file": "1",
            "language": "VHDL_2008",
            "line": 11,
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Input",
                    "name": "ci",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "s",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                },
                {
                    "direction": "Output",
                    "name": "co",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "std_logic"
                }
            ],
            "topModule": "full_adder"
        }
    ],
    "modules": null
}
