
STM32_SDcard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006280  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e08  08006410  08006410  00016410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007218  08007218  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007218  08007218  00017218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007220  08007220  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007220  08007220  00017220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007224  08007224  00017224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a4c  20000090  080072b8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000adc  080072b8  00020adc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001863a  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d40  00000000  00000000  000386fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001308  00000000  00000000  0003b440  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011a0  00000000  00000000  0003c748  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004778  00000000  00000000  0003d8e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010866  00000000  00000000  00042060  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00100ca1  00000000  00000000  000528c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00153567  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000533c  00000000  00000000  001535e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080063f8 	.word	0x080063f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	080063f8 	.word	0x080063f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f001 f806 	bl	8001594 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f934 	bl	80007f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 fae2 	bl	8000b54 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000590:	f000 fab0 	bl	8000af4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000594:	f000 f9b8 	bl	8000908 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000598:	f000 fa2e 	bl	80009f8 <MX_I2C1_Init>
  MX_SPI2_Init();
 800059c:	f000 fa6c 	bl	8000a78 <MX_SPI2_Init>
  MX_FATFS_Init();
 80005a0:	f005 fa2c 	bl	80059fc <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init (); // initialize the diaply
 80005a4:	f000 fb46 	bl	8000c34 <SSD1306_Init>
  SSD1306_GotoXY (8,0); // goto 10, 10
 80005a8:	2100      	movs	r1, #0
 80005aa:	2008      	movs	r0, #8
 80005ac:	f000 fcac 	bl	8000f08 <SSD1306_GotoXY>
  SSD1306_Puts ("Voltmeter", &Font_11x18, 1); // print Voltmeter_Back to Intel Nuc
 80005b0:	2201      	movs	r2, #1
 80005b2:	4981      	ldr	r1, [pc, #516]	; (80007b8 <main+0x238>)
 80005b4:	4881      	ldr	r0, [pc, #516]	; (80007bc <main+0x23c>)
 80005b6:	f000 fd3d 	bl	8001034 <SSD1306_Puts>
  SSD1306_UpdateScreen(); // update screen
 80005ba:	f000 fbff 	bl	8000dbc <SSD1306_UpdateScreen>
  //HAL_Delay(3000);
  SSD1306_GotoXY (0,20);
 80005be:	2114      	movs	r1, #20
 80005c0:	2000      	movs	r0, #0
 80005c2:	f000 fca1 	bl	8000f08 <SSD1306_GotoXY>
  SSD1306_Puts ("Digit:  ", &Font_11x18, 1);
 80005c6:	2201      	movs	r2, #1
 80005c8:	497b      	ldr	r1, [pc, #492]	; (80007b8 <main+0x238>)
 80005ca:	487d      	ldr	r0, [pc, #500]	; (80007c0 <main+0x240>)
 80005cc:	f000 fd32 	bl	8001034 <SSD1306_Puts>
  SSD1306_GotoXY (0,42);
 80005d0:	212a      	movs	r1, #42	; 0x2a
 80005d2:	2000      	movs	r0, #0
 80005d4:	f000 fc98 	bl	8000f08 <SSD1306_GotoXY>
  SSD1306_Puts ("Volts:  ", &Font_11x18, 1);
 80005d8:	2201      	movs	r2, #1
 80005da:	4977      	ldr	r1, [pc, #476]	; (80007b8 <main+0x238>)
 80005dc:	4879      	ldr	r0, [pc, #484]	; (80007c4 <main+0x244>)
 80005de:	f000 fd29 	bl	8001034 <SSD1306_Puts>
  SSD1306_UpdateScreen(); // update screen
 80005e2:	f000 fbeb 	bl	8000dbc <SSD1306_UpdateScreen>
  // Get ADC value
  HAL_ADC_Start(&hadc1);
 80005e6:	4878      	ldr	r0, [pc, #480]	; (80007c8 <main+0x248>)
 80005e8:	f001 fbaa 	bl	8001d40 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80005ec:	f04f 31ff 	mov.w	r1, #4294967295
 80005f0:	4875      	ldr	r0, [pc, #468]	; (80007c8 <main+0x248>)
 80005f2:	f001 fc5f 	bl	8001eb4 <HAL_ADC_PollForConversion>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	value_adc = HAL_ADC_GetValue(&hadc1);
 80005f6:	4874      	ldr	r0, [pc, #464]	; (80007c8 <main+0x248>)
 80005f8:	f001 fd2c 	bl	8002054 <HAL_ADC_GetValue>
 80005fc:	4603      	mov	r3, r0
 80005fe:	b29a      	uxth	r2, r3
 8000600:	4b72      	ldr	r3, [pc, #456]	; (80007cc <main+0x24c>)
 8000602:	801a      	strh	r2, [r3, #0]
	SSD1306_GotoXY (70,20); // goto 10, 10
 8000604:	2114      	movs	r1, #20
 8000606:	2046      	movs	r0, #70	; 0x46
 8000608:	f000 fc7e 	bl	8000f08 <SSD1306_GotoXY>
	SSD1306_Putc ((char)(value_adc/1000+48), &Font_11x18, 1);
 800060c:	4b6f      	ldr	r3, [pc, #444]	; (80007cc <main+0x24c>)
 800060e:	881b      	ldrh	r3, [r3, #0]
 8000610:	4a6f      	ldr	r2, [pc, #444]	; (80007d0 <main+0x250>)
 8000612:	fba2 2303 	umull	r2, r3, r2, r3
 8000616:	099b      	lsrs	r3, r3, #6
 8000618:	b29b      	uxth	r3, r3
 800061a:	b2db      	uxtb	r3, r3
 800061c:	3330      	adds	r3, #48	; 0x30
 800061e:	b2db      	uxtb	r3, r3
 8000620:	2201      	movs	r2, #1
 8000622:	4965      	ldr	r1, [pc, #404]	; (80007b8 <main+0x238>)
 8000624:	4618      	mov	r0, r3
 8000626:	f000 fc85 	bl	8000f34 <SSD1306_Putc>
	SSD1306_Putc ((char)((value_adc%1000)/100+48), &Font_11x18, 1);
 800062a:	4b68      	ldr	r3, [pc, #416]	; (80007cc <main+0x24c>)
 800062c:	881b      	ldrh	r3, [r3, #0]
 800062e:	4a68      	ldr	r2, [pc, #416]	; (80007d0 <main+0x250>)
 8000630:	fba2 1203 	umull	r1, r2, r2, r3
 8000634:	0992      	lsrs	r2, r2, #6
 8000636:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800063a:	fb01 f202 	mul.w	r2, r1, r2
 800063e:	1a9b      	subs	r3, r3, r2
 8000640:	b29b      	uxth	r3, r3
 8000642:	4a64      	ldr	r2, [pc, #400]	; (80007d4 <main+0x254>)
 8000644:	fba2 2303 	umull	r2, r3, r2, r3
 8000648:	095b      	lsrs	r3, r3, #5
 800064a:	b29b      	uxth	r3, r3
 800064c:	b2db      	uxtb	r3, r3
 800064e:	3330      	adds	r3, #48	; 0x30
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2201      	movs	r2, #1
 8000654:	4958      	ldr	r1, [pc, #352]	; (80007b8 <main+0x238>)
 8000656:	4618      	mov	r0, r3
 8000658:	f000 fc6c 	bl	8000f34 <SSD1306_Putc>
	SSD1306_Putc ((char)((value_adc%100)/10+48), &Font_11x18, 1);
 800065c:	4b5b      	ldr	r3, [pc, #364]	; (80007cc <main+0x24c>)
 800065e:	881b      	ldrh	r3, [r3, #0]
 8000660:	4a5c      	ldr	r2, [pc, #368]	; (80007d4 <main+0x254>)
 8000662:	fba2 1203 	umull	r1, r2, r2, r3
 8000666:	0952      	lsrs	r2, r2, #5
 8000668:	2164      	movs	r1, #100	; 0x64
 800066a:	fb01 f202 	mul.w	r2, r1, r2
 800066e:	1a9b      	subs	r3, r3, r2
 8000670:	b29b      	uxth	r3, r3
 8000672:	4a59      	ldr	r2, [pc, #356]	; (80007d8 <main+0x258>)
 8000674:	fba2 2303 	umull	r2, r3, r2, r3
 8000678:	08db      	lsrs	r3, r3, #3
 800067a:	b29b      	uxth	r3, r3
 800067c:	b2db      	uxtb	r3, r3
 800067e:	3330      	adds	r3, #48	; 0x30
 8000680:	b2db      	uxtb	r3, r3
 8000682:	2201      	movs	r2, #1
 8000684:	494c      	ldr	r1, [pc, #304]	; (80007b8 <main+0x238>)
 8000686:	4618      	mov	r0, r3
 8000688:	f000 fc54 	bl	8000f34 <SSD1306_Putc>
	SSD1306_Putc ((char)(value_adc%10+48), &Font_11x18, 1);
 800068c:	4b4f      	ldr	r3, [pc, #316]	; (80007cc <main+0x24c>)
 800068e:	881a      	ldrh	r2, [r3, #0]
 8000690:	4b51      	ldr	r3, [pc, #324]	; (80007d8 <main+0x258>)
 8000692:	fba3 1302 	umull	r1, r3, r3, r2
 8000696:	08d9      	lsrs	r1, r3, #3
 8000698:	460b      	mov	r3, r1
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	440b      	add	r3, r1
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	3330      	adds	r3, #48	; 0x30
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2201      	movs	r2, #1
 80006ac:	4942      	ldr	r1, [pc, #264]	; (80007b8 <main+0x238>)
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 fc40 	bl	8000f34 <SSD1306_Putc>
	volts = value_adc*333/4096;
 80006b4:	4b45      	ldr	r3, [pc, #276]	; (80007cc <main+0x24c>)
 80006b6:	881b      	ldrh	r3, [r3, #0]
 80006b8:	461a      	mov	r2, r3
 80006ba:	f240 134d 	movw	r3, #333	; 0x14d
 80006be:	fb03 f302 	mul.w	r3, r3, r2
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	da01      	bge.n	80006ca <main+0x14a>
 80006c6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80006ca:	131b      	asrs	r3, r3, #12
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006d4:	4b41      	ldr	r3, [pc, #260]	; (80007dc <main+0x25c>)
 80006d6:	edc3 7a00 	vstr	s15, [r3]
	SSD1306_GotoXY (70,42); // goto 10, 10
 80006da:	212a      	movs	r1, #42	; 0x2a
 80006dc:	2046      	movs	r0, #70	; 0x46
 80006de:	f000 fc13 	bl	8000f08 <SSD1306_GotoXY>
	SSD1306_Putc ((char)((int)(volts)/100+48), &Font_11x18, 1);
 80006e2:	4b3e      	ldr	r3, [pc, #248]	; (80007dc <main+0x25c>)
 80006e4:	edd3 7a00 	vldr	s15, [r3]
 80006e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80006ec:	ee17 1a90 	vmov	r1, s15
 80006f0:	4b38      	ldr	r3, [pc, #224]	; (80007d4 <main+0x254>)
 80006f2:	fb83 2301 	smull	r2, r3, r3, r1
 80006f6:	115a      	asrs	r2, r3, #5
 80006f8:	17cb      	asrs	r3, r1, #31
 80006fa:	1ad3      	subs	r3, r2, r3
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	3330      	adds	r3, #48	; 0x30
 8000700:	b2db      	uxtb	r3, r3
 8000702:	2201      	movs	r2, #1
 8000704:	492c      	ldr	r1, [pc, #176]	; (80007b8 <main+0x238>)
 8000706:	4618      	mov	r0, r3
 8000708:	f000 fc14 	bl	8000f34 <SSD1306_Putc>
	SSD1306_Puts (".", &Font_11x18, 1);
 800070c:	2201      	movs	r2, #1
 800070e:	492a      	ldr	r1, [pc, #168]	; (80007b8 <main+0x238>)
 8000710:	4833      	ldr	r0, [pc, #204]	; (80007e0 <main+0x260>)
 8000712:	f000 fc8f 	bl	8001034 <SSD1306_Puts>
	SSD1306_Putc ((char)(((int)(volts)%100)/10+48), &Font_11x18, 1);
 8000716:	4b31      	ldr	r3, [pc, #196]	; (80007dc <main+0x25c>)
 8000718:	edd3 7a00 	vldr	s15, [r3]
 800071c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000720:	ee17 2a90 	vmov	r2, s15
 8000724:	4b2b      	ldr	r3, [pc, #172]	; (80007d4 <main+0x254>)
 8000726:	fb83 1302 	smull	r1, r3, r3, r2
 800072a:	1159      	asrs	r1, r3, #5
 800072c:	17d3      	asrs	r3, r2, #31
 800072e:	1acb      	subs	r3, r1, r3
 8000730:	2164      	movs	r1, #100	; 0x64
 8000732:	fb01 f303 	mul.w	r3, r1, r3
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	4a2a      	ldr	r2, [pc, #168]	; (80007e4 <main+0x264>)
 800073a:	fb82 1203 	smull	r1, r2, r2, r3
 800073e:	1092      	asrs	r2, r2, #2
 8000740:	17db      	asrs	r3, r3, #31
 8000742:	1ad3      	subs	r3, r2, r3
 8000744:	b2db      	uxtb	r3, r3
 8000746:	3330      	adds	r3, #48	; 0x30
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2201      	movs	r2, #1
 800074c:	491a      	ldr	r1, [pc, #104]	; (80007b8 <main+0x238>)
 800074e:	4618      	mov	r0, r3
 8000750:	f000 fbf0 	bl	8000f34 <SSD1306_Putc>
	SSD1306_Putc ((char)((int)(volts)%10+48), &Font_11x18, 1);
 8000754:	4b21      	ldr	r3, [pc, #132]	; (80007dc <main+0x25c>)
 8000756:	edd3 7a00 	vldr	s15, [r3]
 800075a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800075e:	ee17 1a90 	vmov	r1, s15
 8000762:	4b20      	ldr	r3, [pc, #128]	; (80007e4 <main+0x264>)
 8000764:	fb83 2301 	smull	r2, r3, r3, r1
 8000768:	109a      	asrs	r2, r3, #2
 800076a:	17cb      	asrs	r3, r1, #31
 800076c:	1ad2      	subs	r2, r2, r3
 800076e:	4613      	mov	r3, r2
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	4413      	add	r3, r2
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	1aca      	subs	r2, r1, r3
 8000778:	b2d3      	uxtb	r3, r2
 800077a:	3330      	adds	r3, #48	; 0x30
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2201      	movs	r2, #1
 8000780:	490d      	ldr	r1, [pc, #52]	; (80007b8 <main+0x238>)
 8000782:	4618      	mov	r0, r3
 8000784:	f000 fbd6 	bl	8000f34 <SSD1306_Putc>
	SSD1306_UpdateScreen(); // update screen
 8000788:	f000 fb18 	bl	8000dbc <SSD1306_UpdateScreen>
	//Convert to string and print
	sprintf(msg,"%hu\r\n",value_adc);
 800078c:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <main+0x24c>)
 800078e:	881b      	ldrh	r3, [r3, #0]
 8000790:	461a      	mov	r2, r3
 8000792:	4915      	ldr	r1, [pc, #84]	; (80007e8 <main+0x268>)
 8000794:	4815      	ldr	r0, [pc, #84]	; (80007ec <main+0x26c>)
 8000796:	f005 fa29 	bl	8005bec <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800079a:	4814      	ldr	r0, [pc, #80]	; (80007ec <main+0x26c>)
 800079c:	f7ff fd18 	bl	80001d0 <strlen>
 80007a0:	4603      	mov	r3, r0
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	f04f 33ff 	mov.w	r3, #4294967295
 80007a8:	4910      	ldr	r1, [pc, #64]	; (80007ec <main+0x26c>)
 80007aa:	4811      	ldr	r0, [pc, #68]	; (80007f0 <main+0x270>)
 80007ac:	f004 fca7 	bl	80050fe <HAL_UART_Transmit>
	HAL_Delay(100);
 80007b0:	2064      	movs	r0, #100	; 0x64
 80007b2:	f000 ff6b 	bl	800168c <HAL_Delay>
	value_adc = HAL_ADC_GetValue(&hadc1);
 80007b6:	e71e      	b.n	80005f6 <main+0x76>
 80007b8:	20000000 	.word	0x20000000
 80007bc:	08006410 	.word	0x08006410
 80007c0:	0800641c 	.word	0x0800641c
 80007c4:	08006428 	.word	0x08006428
 80007c8:	20000588 	.word	0x20000588
 80007cc:	20000008 	.word	0x20000008
 80007d0:	10624dd3 	.word	0x10624dd3
 80007d4:	51eb851f 	.word	0x51eb851f
 80007d8:	cccccccd 	.word	0xcccccccd
 80007dc:	200000ac 	.word	0x200000ac
 80007e0:	08006434 	.word	0x08006434
 80007e4:	66666667 	.word	0x66666667
 80007e8:	08006438 	.word	0x08006438
 80007ec:	20000580 	.word	0x20000580
 80007f0:	200005ec 	.word	0x200005ec

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b0b8      	sub	sp, #224	; 0xe0
 80007f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007fe:	2244      	movs	r2, #68	; 0x44
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f005 f9ea 	bl	8005bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000808:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000818:	463b      	mov	r3, r7
 800081a:	2288      	movs	r2, #136	; 0x88
 800081c:	2100      	movs	r1, #0
 800081e:	4618      	mov	r0, r3
 8000820:	f005 f9dc 	bl	8005bdc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000824:	2302      	movs	r3, #2
 8000826:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800082a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800082e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000832:	2310      	movs	r3, #16
 8000834:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000838:	2302      	movs	r3, #2
 800083a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800083e:	2302      	movs	r3, #2
 8000840:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000844:	2301      	movs	r3, #1
 8000846:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800084a:	230a      	movs	r3, #10
 800084c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000850:	2307      	movs	r3, #7
 8000852:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000856:	2302      	movs	r3, #2
 8000858:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800085c:	2302      	movs	r3, #2
 800085e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000862:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000866:	4618      	mov	r0, r3
 8000868:	f003 f8be 	bl	80039e8 <HAL_RCC_OscConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000872:	f000 f9d7 	bl	8000c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000876:	230f      	movs	r3, #15
 8000878:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087c:	2303      	movs	r3, #3
 800087e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000888:	2300      	movs	r3, #0
 800088a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800088e:	2300      	movs	r3, #0
 8000890:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000894:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000898:	2104      	movs	r1, #4
 800089a:	4618      	mov	r0, r3
 800089c:	f003 fc8a 	bl	80041b4 <HAL_RCC_ClockConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80008a6:	f000 f9bd 	bl	8000c24 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80008aa:	f244 0342 	movw	r3, #16450	; 0x4042
 80008ae:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80008b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80008bc:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80008be:	2302      	movs	r3, #2
 80008c0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80008c2:	2301      	movs	r3, #1
 80008c4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80008c6:	2308      	movs	r3, #8
 80008c8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80008ca:	2307      	movs	r3, #7
 80008cc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80008ce:	2302      	movs	r3, #2
 80008d0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80008d2:	2302      	movs	r3, #2
 80008d4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80008d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80008da:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008dc:	463b      	mov	r3, r7
 80008de:	4618      	mov	r0, r3
 80008e0:	f003 fe6c 	bl	80045bc <HAL_RCCEx_PeriphCLKConfig>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0xfa>
  {
    Error_Handler();
 80008ea:	f000 f99b 	bl	8000c24 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008f2:	f003 f823 	bl	800393c <HAL_PWREx_ControlVoltageScaling>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80008fc:	f000 f992 	bl	8000c24 <Error_Handler>
  }
}
 8000900:	bf00      	nop
 8000902:	37e0      	adds	r7, #224	; 0xe0
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08a      	sub	sp, #40	; 0x28
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800090e:	f107 031c 	add.w	r3, r7, #28
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
 8000920:	605a      	str	r2, [r3, #4]
 8000922:	609a      	str	r2, [r3, #8]
 8000924:	60da      	str	r2, [r3, #12]
 8000926:	611a      	str	r2, [r3, #16]
 8000928:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800092a:	4b30      	ldr	r3, [pc, #192]	; (80009ec <MX_ADC1_Init+0xe4>)
 800092c:	4a30      	ldr	r2, [pc, #192]	; (80009f0 <MX_ADC1_Init+0xe8>)
 800092e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000930:	4b2e      	ldr	r3, [pc, #184]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000932:	2200      	movs	r2, #0
 8000934:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000936:	4b2d      	ldr	r3, [pc, #180]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800093c:	4b2b      	ldr	r3, [pc, #172]	; (80009ec <MX_ADC1_Init+0xe4>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000942:	4b2a      	ldr	r3, [pc, #168]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000948:	4b28      	ldr	r3, [pc, #160]	; (80009ec <MX_ADC1_Init+0xe4>)
 800094a:	2208      	movs	r2, #8
 800094c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800094e:	4b27      	ldr	r3, [pc, #156]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000950:	2200      	movs	r2, #0
 8000952:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000954:	4b25      	ldr	r3, [pc, #148]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000956:	2201      	movs	r2, #1
 8000958:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800095a:	4b24      	ldr	r3, [pc, #144]	; (80009ec <MX_ADC1_Init+0xe4>)
 800095c:	2201      	movs	r2, #1
 800095e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000960:	4b22      	ldr	r3, [pc, #136]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000962:	2200      	movs	r2, #0
 8000964:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000968:	4b20      	ldr	r3, [pc, #128]	; (80009ec <MX_ADC1_Init+0xe4>)
 800096a:	2200      	movs	r2, #0
 800096c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800096e:	4b1f      	ldr	r3, [pc, #124]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000970:	2200      	movs	r2, #0
 8000972:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000974:	4b1d      	ldr	r3, [pc, #116]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000976:	2200      	movs	r2, #0
 8000978:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800097c:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <MX_ADC1_Init+0xe4>)
 800097e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000982:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000984:	4b19      	ldr	r3, [pc, #100]	; (80009ec <MX_ADC1_Init+0xe4>)
 8000986:	2200      	movs	r2, #0
 8000988:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800098c:	4817      	ldr	r0, [pc, #92]	; (80009ec <MX_ADC1_Init+0xe4>)
 800098e:	f001 f883 	bl	8001a98 <HAL_ADC_Init>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000998:	f000 f944 	bl	8000c24 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800099c:	2300      	movs	r3, #0
 800099e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	4811      	ldr	r0, [pc, #68]	; (80009ec <MX_ADC1_Init+0xe4>)
 80009a8:	f001 ffd0 	bl	800294c <HAL_ADCEx_MultiModeConfigChannel>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80009b2:	f000 f937 	bl	8000c24 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <MX_ADC1_Init+0xec>)
 80009b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009ba:	2306      	movs	r3, #6
 80009bc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009c2:	237f      	movs	r3, #127	; 0x7f
 80009c4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009c6:	2304      	movs	r3, #4
 80009c8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	4619      	mov	r1, r3
 80009d2:	4806      	ldr	r0, [pc, #24]	; (80009ec <MX_ADC1_Init+0xe4>)
 80009d4:	f001 fb4c 	bl	8002070 <HAL_ADC_ConfigChannel>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80009de:	f000 f921 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	3728      	adds	r7, #40	; 0x28
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000588 	.word	0x20000588
 80009f0:	50040000 	.word	0x50040000
 80009f4:	04300002 	.word	0x04300002

080009f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009fc:	4b1b      	ldr	r3, [pc, #108]	; (8000a6c <MX_I2C1_Init+0x74>)
 80009fe:	4a1c      	ldr	r2, [pc, #112]	; (8000a70 <MX_I2C1_Init+0x78>)
 8000a00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8000a02:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a04:	4a1b      	ldr	r2, [pc, #108]	; (8000a74 <MX_I2C1_Init+0x7c>)
 8000a06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a08:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a0e:	4b17      	ldr	r3, [pc, #92]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a14:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a20:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a26:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a32:	480e      	ldr	r0, [pc, #56]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a34:	f002 fadc 	bl	8002ff0 <HAL_I2C_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a3e:	f000 f8f1 	bl	8000c24 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a42:	2100      	movs	r1, #0
 8000a44:	4809      	ldr	r0, [pc, #36]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a46:	f002 fed3 	bl	80037f0 <HAL_I2CEx_ConfigAnalogFilter>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a50:	f000 f8e8 	bl	8000c24 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a54:	2100      	movs	r1, #0
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_I2C1_Init+0x74>)
 8000a58:	f002 ff15 	bl	8003886 <HAL_I2CEx_ConfigDigitalFilter>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a62:	f000 f8df 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000534 	.word	0x20000534
 8000a70:	40005400 	.word	0x40005400
 8000a74:	00702991 	.word	0x00702991

08000a78 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a7c:	4b1b      	ldr	r3, [pc, #108]	; (8000aec <MX_SPI2_Init+0x74>)
 8000a7e:	4a1c      	ldr	r2, [pc, #112]	; (8000af0 <MX_SPI2_Init+0x78>)
 8000a80:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a82:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <MX_SPI2_Init+0x74>)
 8000a84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a88:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a8a:	4b18      	ldr	r3, [pc, #96]	; (8000aec <MX_SPI2_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a90:	4b16      	ldr	r3, [pc, #88]	; (8000aec <MX_SPI2_Init+0x74>)
 8000a92:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000a96:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a98:	4b14      	ldr	r3, [pc, #80]	; (8000aec <MX_SPI2_Init+0x74>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a9e:	4b13      	ldr	r3, [pc, #76]	; (8000aec <MX_SPI2_Init+0x74>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000aa4:	4b11      	ldr	r3, [pc, #68]	; (8000aec <MX_SPI2_Init+0x74>)
 8000aa6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aaa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000aac:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <MX_SPI2_Init+0x74>)
 8000aae:	2220      	movs	r2, #32
 8000ab0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <MX_SPI2_Init+0x74>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <MX_SPI2_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <MX_SPI2_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	; (8000aec <MX_SPI2_Init+0x74>)
 8000ac6:	2207      	movs	r2, #7
 8000ac8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aca:	4b08      	ldr	r3, [pc, #32]	; (8000aec <MX_SPI2_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <MX_SPI2_Init+0x74>)
 8000ad2:	2208      	movs	r2, #8
 8000ad4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ad6:	4805      	ldr	r0, [pc, #20]	; (8000aec <MX_SPI2_Init+0x74>)
 8000ad8:	f004 fa20 	bl	8004f1c <HAL_SPI_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000ae2:	f000 f89f 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	200004d0 	.word	0x200004d0
 8000af0:	40003800 	.word	0x40003800

08000af4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000af8:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000afa:	4a15      	ldr	r2, [pc, #84]	; (8000b50 <MX_USART2_UART_Init+0x5c>)
 8000afc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000afe:	4b13      	ldr	r3, [pc, #76]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b06:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b12:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b18:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b1a:	220c      	movs	r2, #12
 8000b1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b1e:	4b0b      	ldr	r3, [pc, #44]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b24:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b2a:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b36:	4805      	ldr	r0, [pc, #20]	; (8000b4c <MX_USART2_UART_Init+0x58>)
 8000b38:	f004 fa93 	bl	8005062 <HAL_UART_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b42:	f000 f86f 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	200005ec 	.word	0x200005ec
 8000b50:	40004400 	.word	0x40004400

08000b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08a      	sub	sp, #40	; 0x28
 8000b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5a:	f107 0314 	add.w	r3, r7, #20
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b6a:	4b2b      	ldr	r3, [pc, #172]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6e:	4a2a      	ldr	r2, [pc, #168]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000b70:	f043 0304 	orr.w	r3, r3, #4
 8000b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b76:	4b28      	ldr	r3, [pc, #160]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b7a:	f003 0304 	and.w	r3, r3, #4
 8000b7e:	613b      	str	r3, [r7, #16]
 8000b80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b82:	4b25      	ldr	r3, [pc, #148]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b86:	4a24      	ldr	r2, [pc, #144]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b8e:	4b22      	ldr	r3, [pc, #136]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	4b1f      	ldr	r3, [pc, #124]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9e:	4a1e      	ldr	r2, [pc, #120]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ba6:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	4b19      	ldr	r3, [pc, #100]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bb6:	4a18      	ldr	r2, [pc, #96]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000bb8:	f043 0302 	orr.w	r3, r3, #2
 8000bbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bbe:	4b16      	ldr	r3, [pc, #88]	; (8000c18 <MX_GPIO_Init+0xc4>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc2:	f003 0302 	and.w	r3, r3, #2
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2120      	movs	r1, #32
 8000bce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd2:	f002 f9f5 	bl	8002fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <MX_GPIO_Init+0xc8>)
 8000bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	4619      	mov	r1, r3
 8000bea:	480d      	ldr	r0, [pc, #52]	; (8000c20 <MX_GPIO_Init+0xcc>)
 8000bec:	f002 f840 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bf0:	2320      	movs	r3, #32
 8000bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4619      	mov	r1, r3
 8000c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0a:	f002 f831 	bl	8002c70 <HAL_GPIO_Init>

}
 8000c0e:	bf00      	nop
 8000c10:	3728      	adds	r7, #40	; 0x28
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	10210000 	.word	0x10210000
 8000c20:	48000800 	.word	0x48000800

08000c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
	...

08000c34 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000c3a:	f000 fa21 	bl	8001080 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000c3e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000c42:	2201      	movs	r2, #1
 8000c44:	2178      	movs	r1, #120	; 0x78
 8000c46:	485b      	ldr	r0, [pc, #364]	; (8000db4 <SSD1306_Init+0x180>)
 8000c48:	f002 fb56 	bl	80032f8 <HAL_I2C_IsDeviceReady>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	e0a9      	b.n	8000daa <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000c56:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000c5a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000c5c:	e002      	b.n	8000c64 <SSD1306_Init+0x30>
		p--;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d1f9      	bne.n	8000c5e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000c6a:	22ae      	movs	r2, #174	; 0xae
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	2078      	movs	r0, #120	; 0x78
 8000c70:	f000 fa62 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000c74:	2220      	movs	r2, #32
 8000c76:	2100      	movs	r1, #0
 8000c78:	2078      	movs	r0, #120	; 0x78
 8000c7a:	f000 fa5d 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000c7e:	2210      	movs	r2, #16
 8000c80:	2100      	movs	r1, #0
 8000c82:	2078      	movs	r0, #120	; 0x78
 8000c84:	f000 fa58 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000c88:	22b0      	movs	r2, #176	; 0xb0
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	2078      	movs	r0, #120	; 0x78
 8000c8e:	f000 fa53 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000c92:	22c8      	movs	r2, #200	; 0xc8
 8000c94:	2100      	movs	r1, #0
 8000c96:	2078      	movs	r0, #120	; 0x78
 8000c98:	f000 fa4e 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2078      	movs	r0, #120	; 0x78
 8000ca2:	f000 fa49 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000ca6:	2210      	movs	r2, #16
 8000ca8:	2100      	movs	r1, #0
 8000caa:	2078      	movs	r0, #120	; 0x78
 8000cac:	f000 fa44 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000cb0:	2240      	movs	r2, #64	; 0x40
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	2078      	movs	r0, #120	; 0x78
 8000cb6:	f000 fa3f 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000cba:	2281      	movs	r2, #129	; 0x81
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	2078      	movs	r0, #120	; 0x78
 8000cc0:	f000 fa3a 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000cc4:	22ff      	movs	r2, #255	; 0xff
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	2078      	movs	r0, #120	; 0x78
 8000cca:	f000 fa35 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000cce:	22a1      	movs	r2, #161	; 0xa1
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	2078      	movs	r0, #120	; 0x78
 8000cd4:	f000 fa30 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000cd8:	22a6      	movs	r2, #166	; 0xa6
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2078      	movs	r0, #120	; 0x78
 8000cde:	f000 fa2b 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000ce2:	22a8      	movs	r2, #168	; 0xa8
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2078      	movs	r0, #120	; 0x78
 8000ce8:	f000 fa26 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000cec:	223f      	movs	r2, #63	; 0x3f
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2078      	movs	r0, #120	; 0x78
 8000cf2:	f000 fa21 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000cf6:	22a4      	movs	r2, #164	; 0xa4
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2078      	movs	r0, #120	; 0x78
 8000cfc:	f000 fa1c 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000d00:	22d3      	movs	r2, #211	; 0xd3
 8000d02:	2100      	movs	r1, #0
 8000d04:	2078      	movs	r0, #120	; 0x78
 8000d06:	f000 fa17 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	2078      	movs	r0, #120	; 0x78
 8000d10:	f000 fa12 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000d14:	22d5      	movs	r2, #213	; 0xd5
 8000d16:	2100      	movs	r1, #0
 8000d18:	2078      	movs	r0, #120	; 0x78
 8000d1a:	f000 fa0d 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000d1e:	22f0      	movs	r2, #240	; 0xf0
 8000d20:	2100      	movs	r1, #0
 8000d22:	2078      	movs	r0, #120	; 0x78
 8000d24:	f000 fa08 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000d28:	22d9      	movs	r2, #217	; 0xd9
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	2078      	movs	r0, #120	; 0x78
 8000d2e:	f000 fa03 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000d32:	2222      	movs	r2, #34	; 0x22
 8000d34:	2100      	movs	r1, #0
 8000d36:	2078      	movs	r0, #120	; 0x78
 8000d38:	f000 f9fe 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000d3c:	22da      	movs	r2, #218	; 0xda
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2078      	movs	r0, #120	; 0x78
 8000d42:	f000 f9f9 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000d46:	2212      	movs	r2, #18
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2078      	movs	r0, #120	; 0x78
 8000d4c:	f000 f9f4 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000d50:	22db      	movs	r2, #219	; 0xdb
 8000d52:	2100      	movs	r1, #0
 8000d54:	2078      	movs	r0, #120	; 0x78
 8000d56:	f000 f9ef 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000d5a:	2220      	movs	r2, #32
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	2078      	movs	r0, #120	; 0x78
 8000d60:	f000 f9ea 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000d64:	228d      	movs	r2, #141	; 0x8d
 8000d66:	2100      	movs	r1, #0
 8000d68:	2078      	movs	r0, #120	; 0x78
 8000d6a:	f000 f9e5 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000d6e:	2214      	movs	r2, #20
 8000d70:	2100      	movs	r1, #0
 8000d72:	2078      	movs	r0, #120	; 0x78
 8000d74:	f000 f9e0 	bl	8001138 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000d78:	22af      	movs	r2, #175	; 0xaf
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2078      	movs	r0, #120	; 0x78
 8000d7e:	f000 f9db 	bl	8001138 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000d82:	222e      	movs	r2, #46	; 0x2e
 8000d84:	2100      	movs	r1, #0
 8000d86:	2078      	movs	r0, #120	; 0x78
 8000d88:	f000 f9d6 	bl	8001138 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000d8c:	2000      	movs	r0, #0
 8000d8e:	f000 f843 	bl	8000e18 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000d92:	f000 f813 	bl	8000dbc <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000d96:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <SSD1306_Init+0x184>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <SSD1306_Init+0x184>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000da2:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <SSD1306_Init+0x184>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000da8:	2301      	movs	r3, #1
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	20000534 	.word	0x20000534
 8000db8:	200004b0 	.word	0x200004b0

08000dbc <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	71fb      	strb	r3, [r7, #7]
 8000dc6:	e01d      	b.n	8000e04 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	3b50      	subs	r3, #80	; 0x50
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	461a      	mov	r2, r3
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	2078      	movs	r0, #120	; 0x78
 8000dd4:	f000 f9b0 	bl	8001138 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2100      	movs	r1, #0
 8000ddc:	2078      	movs	r0, #120	; 0x78
 8000dde:	f000 f9ab 	bl	8001138 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000de2:	2210      	movs	r2, #16
 8000de4:	2100      	movs	r1, #0
 8000de6:	2078      	movs	r0, #120	; 0x78
 8000de8:	f000 f9a6 	bl	8001138 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	01db      	lsls	r3, r3, #7
 8000df0:	4a08      	ldr	r2, [pc, #32]	; (8000e14 <SSD1306_UpdateScreen+0x58>)
 8000df2:	441a      	add	r2, r3
 8000df4:	2380      	movs	r3, #128	; 0x80
 8000df6:	2140      	movs	r1, #64	; 0x40
 8000df8:	2078      	movs	r0, #120	; 0x78
 8000dfa:	f000 f955 	bl	80010a8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	3301      	adds	r3, #1
 8000e02:	71fb      	strb	r3, [r7, #7]
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	2b07      	cmp	r3, #7
 8000e08:	d9de      	bls.n	8000dc8 <SSD1306_UpdateScreen+0xc>
	}
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200000b0 	.word	0x200000b0

08000e18 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d101      	bne.n	8000e2c <SSD1306_Fill+0x14>
 8000e28:	2300      	movs	r3, #0
 8000e2a:	e000      	b.n	8000e2e <SSD1306_Fill+0x16>
 8000e2c:	23ff      	movs	r3, #255	; 0xff
 8000e2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e32:	4619      	mov	r1, r3
 8000e34:	4803      	ldr	r0, [pc, #12]	; (8000e44 <SSD1306_Fill+0x2c>)
 8000e36:	f004 fed1 	bl	8005bdc <memset>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	200000b0 	.word	0x200000b0

08000e48 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	80fb      	strh	r3, [r7, #6]
 8000e52:	460b      	mov	r3, r1
 8000e54:	80bb      	strh	r3, [r7, #4]
 8000e56:	4613      	mov	r3, r2
 8000e58:	70fb      	strb	r3, [r7, #3]
	if (
 8000e5a:	88fb      	ldrh	r3, [r7, #6]
 8000e5c:	2b7f      	cmp	r3, #127	; 0x7f
 8000e5e:	d848      	bhi.n	8000ef2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000e60:	88bb      	ldrh	r3, [r7, #4]
 8000e62:	2b3f      	cmp	r3, #63	; 0x3f
 8000e64:	d845      	bhi.n	8000ef2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000e66:	4b26      	ldr	r3, [pc, #152]	; (8000f00 <SSD1306_DrawPixel+0xb8>)
 8000e68:	791b      	ldrb	r3, [r3, #4]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d006      	beq.n	8000e7c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000e6e:	78fb      	ldrb	r3, [r7, #3]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	bf0c      	ite	eq
 8000e74:	2301      	moveq	r3, #1
 8000e76:	2300      	movne	r3, #0
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000e7c:	78fb      	ldrb	r3, [r7, #3]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d11a      	bne.n	8000eb8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000e82:	88fa      	ldrh	r2, [r7, #6]
 8000e84:	88bb      	ldrh	r3, [r7, #4]
 8000e86:	08db      	lsrs	r3, r3, #3
 8000e88:	b298      	uxth	r0, r3
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	01db      	lsls	r3, r3, #7
 8000e8e:	4413      	add	r3, r2
 8000e90:	4a1c      	ldr	r2, [pc, #112]	; (8000f04 <SSD1306_DrawPixel+0xbc>)
 8000e92:	5cd3      	ldrb	r3, [r2, r3]
 8000e94:	b25a      	sxtb	r2, r3
 8000e96:	88bb      	ldrh	r3, [r7, #4]
 8000e98:	f003 0307 	and.w	r3, r3, #7
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	b25b      	sxtb	r3, r3
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	b259      	sxtb	r1, r3
 8000ea8:	88fa      	ldrh	r2, [r7, #6]
 8000eaa:	4603      	mov	r3, r0
 8000eac:	01db      	lsls	r3, r3, #7
 8000eae:	4413      	add	r3, r2
 8000eb0:	b2c9      	uxtb	r1, r1
 8000eb2:	4a14      	ldr	r2, [pc, #80]	; (8000f04 <SSD1306_DrawPixel+0xbc>)
 8000eb4:	54d1      	strb	r1, [r2, r3]
 8000eb6:	e01d      	b.n	8000ef4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000eb8:	88fa      	ldrh	r2, [r7, #6]
 8000eba:	88bb      	ldrh	r3, [r7, #4]
 8000ebc:	08db      	lsrs	r3, r3, #3
 8000ebe:	b298      	uxth	r0, r3
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	01db      	lsls	r3, r3, #7
 8000ec4:	4413      	add	r3, r2
 8000ec6:	4a0f      	ldr	r2, [pc, #60]	; (8000f04 <SSD1306_DrawPixel+0xbc>)
 8000ec8:	5cd3      	ldrb	r3, [r2, r3]
 8000eca:	b25a      	sxtb	r2, r3
 8000ecc:	88bb      	ldrh	r3, [r7, #4]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed8:	b25b      	sxtb	r3, r3
 8000eda:	43db      	mvns	r3, r3
 8000edc:	b25b      	sxtb	r3, r3
 8000ede:	4013      	ands	r3, r2
 8000ee0:	b259      	sxtb	r1, r3
 8000ee2:	88fa      	ldrh	r2, [r7, #6]
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	01db      	lsls	r3, r3, #7
 8000ee8:	4413      	add	r3, r2
 8000eea:	b2c9      	uxtb	r1, r1
 8000eec:	4a05      	ldr	r2, [pc, #20]	; (8000f04 <SSD1306_DrawPixel+0xbc>)
 8000eee:	54d1      	strb	r1, [r2, r3]
 8000ef0:	e000      	b.n	8000ef4 <SSD1306_DrawPixel+0xac>
		return;
 8000ef2:	bf00      	nop
	}
}
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	200004b0 	.word	0x200004b0
 8000f04:	200000b0 	.word	0x200000b0

08000f08 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	460a      	mov	r2, r1
 8000f12:	80fb      	strh	r3, [r7, #6]
 8000f14:	4613      	mov	r3, r2
 8000f16:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000f18:	4a05      	ldr	r2, [pc, #20]	; (8000f30 <SSD1306_GotoXY+0x28>)
 8000f1a:	88fb      	ldrh	r3, [r7, #6]
 8000f1c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000f1e:	4a04      	ldr	r2, [pc, #16]	; (8000f30 <SSD1306_GotoXY+0x28>)
 8000f20:	88bb      	ldrh	r3, [r7, #4]
 8000f22:	8053      	strh	r3, [r2, #2]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	200004b0 	.word	0x200004b0

08000f34 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	6039      	str	r1, [r7, #0]
 8000f3e:	71fb      	strb	r3, [r7, #7]
 8000f40:	4613      	mov	r3, r2
 8000f42:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000f44:	4b3a      	ldr	r3, [pc, #232]	; (8001030 <SSD1306_Putc+0xfc>)
 8000f46:	881b      	ldrh	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4413      	add	r3, r2
	if (
 8000f50:	2b7f      	cmp	r3, #127	; 0x7f
 8000f52:	dc07      	bgt.n	8000f64 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000f54:	4b36      	ldr	r3, [pc, #216]	; (8001030 <SSD1306_Putc+0xfc>)
 8000f56:	885b      	ldrh	r3, [r3, #2]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	785b      	ldrb	r3, [r3, #1]
 8000f5e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000f60:	2b3f      	cmp	r3, #63	; 0x3f
 8000f62:	dd01      	ble.n	8000f68 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	e05e      	b.n	8001026 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
 8000f6c:	e04b      	b.n	8001006 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	3b20      	subs	r3, #32
 8000f76:	6839      	ldr	r1, [r7, #0]
 8000f78:	7849      	ldrb	r1, [r1, #1]
 8000f7a:	fb01 f303 	mul.w	r3, r1, r3
 8000f7e:	4619      	mov	r1, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	440b      	add	r3, r1
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4413      	add	r3, r2
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	613b      	str	r3, [r7, #16]
 8000f90:	e030      	b.n	8000ff4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d010      	beq.n	8000fc4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000fa2:	4b23      	ldr	r3, [pc, #140]	; (8001030 <SSD1306_Putc+0xfc>)
 8000fa4:	881a      	ldrh	r2, [r3, #0]
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	4413      	add	r3, r2
 8000fac:	b298      	uxth	r0, r3
 8000fae:	4b20      	ldr	r3, [pc, #128]	; (8001030 <SSD1306_Putc+0xfc>)
 8000fb0:	885a      	ldrh	r2, [r3, #2]
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	79ba      	ldrb	r2, [r7, #6]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f7ff ff43 	bl	8000e48 <SSD1306_DrawPixel>
 8000fc2:	e014      	b.n	8000fee <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <SSD1306_Putc+0xfc>)
 8000fc6:	881a      	ldrh	r2, [r3, #0]
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	4413      	add	r3, r2
 8000fce:	b298      	uxth	r0, r3
 8000fd0:	4b17      	ldr	r3, [pc, #92]	; (8001030 <SSD1306_Putc+0xfc>)
 8000fd2:	885a      	ldrh	r2, [r3, #2]
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	4413      	add	r3, r2
 8000fda:	b299      	uxth	r1, r3
 8000fdc:	79bb      	ldrb	r3, [r7, #6]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	bf0c      	ite	eq
 8000fe2:	2301      	moveq	r3, #1
 8000fe4:	2300      	movne	r3, #0
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	f7ff ff2d 	bl	8000e48 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d3c8      	bcc.n	8000f92 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	3301      	adds	r3, #1
 8001004:	617b      	str	r3, [r7, #20]
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	785b      	ldrb	r3, [r3, #1]
 800100a:	461a      	mov	r2, r3
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	4293      	cmp	r3, r2
 8001010:	d3ad      	bcc.n	8000f6e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001012:	4b07      	ldr	r3, [pc, #28]	; (8001030 <SSD1306_Putc+0xfc>)
 8001014:	881a      	ldrh	r2, [r3, #0]
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	b29b      	uxth	r3, r3
 800101c:	4413      	add	r3, r2
 800101e:	b29a      	uxth	r2, r3
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <SSD1306_Putc+0xfc>)
 8001022:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001024:	79fb      	ldrb	r3, [r7, #7]
}
 8001026:	4618      	mov	r0, r3
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200004b0 	.word	0x200004b0

08001034 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	4613      	mov	r3, r2
 8001040:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001042:	e012      	b.n	800106a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	79fa      	ldrb	r2, [r7, #7]
 800104a:	68b9      	ldr	r1, [r7, #8]
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ff71 	bl	8000f34 <SSD1306_Putc>
 8001052:	4603      	mov	r3, r0
 8001054:	461a      	mov	r2, r3
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	429a      	cmp	r2, r3
 800105c:	d002      	beq.n	8001064 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	e008      	b.n	8001076 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3301      	adds	r3, #1
 8001068:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d1e8      	bne.n	8001044 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	781b      	ldrb	r3, [r3, #0]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001086:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <ssd1306_I2C_Init+0x24>)
 8001088:	607b      	str	r3, [r7, #4]
	while(p>0)
 800108a:	e002      	b.n	8001092 <ssd1306_I2C_Init+0x12>
		p--;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3b01      	subs	r3, #1
 8001090:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1f9      	bne.n	800108c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	0003d090 	.word	0x0003d090

080010a8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b0c7      	sub	sp, #284	; 0x11c
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	4604      	mov	r4, r0
 80010b0:	4608      	mov	r0, r1
 80010b2:	4639      	mov	r1, r7
 80010b4:	600a      	str	r2, [r1, #0]
 80010b6:	4619      	mov	r1, r3
 80010b8:	1dfb      	adds	r3, r7, #7
 80010ba:	4622      	mov	r2, r4
 80010bc:	701a      	strb	r2, [r3, #0]
 80010be:	1dbb      	adds	r3, r7, #6
 80010c0:	4602      	mov	r2, r0
 80010c2:	701a      	strb	r2, [r3, #0]
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	460a      	mov	r2, r1
 80010c8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	1dba      	adds	r2, r7, #6
 80010d0:	7812      	ldrb	r2, [r2, #0]
 80010d2:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80010d4:	2300      	movs	r3, #0
 80010d6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80010da:	e010      	b.n	80010fe <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 80010dc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80010e0:	463a      	mov	r2, r7
 80010e2:	6812      	ldr	r2, [r2, #0]
 80010e4:	441a      	add	r2, r3
 80010e6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80010ea:	3301      	adds	r3, #1
 80010ec:	7811      	ldrb	r1, [r2, #0]
 80010ee:	f107 020c 	add.w	r2, r7, #12
 80010f2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80010f4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80010f8:	3301      	adds	r3, #1
 80010fa:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80010fe:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001102:	b29b      	uxth	r3, r3
 8001104:	1d3a      	adds	r2, r7, #4
 8001106:	8812      	ldrh	r2, [r2, #0]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8e7      	bhi.n	80010dc <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800110c:	1dfb      	adds	r3, r7, #7
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b299      	uxth	r1, r3
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	3301      	adds	r3, #1
 8001118:	b298      	uxth	r0, r3
 800111a:	f107 020c 	add.w	r2, r7, #12
 800111e:	230a      	movs	r3, #10
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	4603      	mov	r3, r0
 8001124:	4803      	ldr	r0, [pc, #12]	; (8001134 <ssd1306_I2C_WriteMulti+0x8c>)
 8001126:	f001 fff3 	bl	8003110 <HAL_I2C_Master_Transmit>
}
 800112a:	bf00      	nop
 800112c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001130:	46bd      	mov	sp, r7
 8001132:	bd90      	pop	{r4, r7, pc}
 8001134:	20000534 	.word	0x20000534

08001138 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af02      	add	r7, sp, #8
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
 8001142:	460b      	mov	r3, r1
 8001144:	71bb      	strb	r3, [r7, #6]
 8001146:	4613      	mov	r3, r2
 8001148:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800114a:	79bb      	ldrb	r3, [r7, #6]
 800114c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800114e:	797b      	ldrb	r3, [r7, #5]
 8001150:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	b299      	uxth	r1, r3
 8001156:	f107 020c 	add.w	r2, r7, #12
 800115a:	230a      	movs	r3, #10
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	2302      	movs	r3, #2
 8001160:	4803      	ldr	r0, [pc, #12]	; (8001170 <ssd1306_I2C_Write+0x38>)
 8001162:	f001 ffd5 	bl	8003110 <HAL_I2C_Master_Transmit>
}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000534 	.word	0x20000534

08001174 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117a:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <HAL_MspInit+0x44>)
 800117c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800117e:	4a0e      	ldr	r2, [pc, #56]	; (80011b8 <HAL_MspInit+0x44>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6613      	str	r3, [r2, #96]	; 0x60
 8001186:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <HAL_MspInit+0x44>)
 8001188:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <HAL_MspInit+0x44>)
 8001194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001196:	4a08      	ldr	r2, [pc, #32]	; (80011b8 <HAL_MspInit+0x44>)
 8001198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800119c:	6593      	str	r3, [r2, #88]	; 0x58
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <HAL_MspInit+0x44>)
 80011a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a6:	603b      	str	r3, [r7, #0]
 80011a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011aa:	bf00      	nop
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000

080011bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	; 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a15      	ldr	r2, [pc, #84]	; (8001230 <HAL_ADC_MspInit+0x74>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d123      	bne.n	8001226 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011de:	4b15      	ldr	r3, [pc, #84]	; (8001234 <HAL_ADC_MspInit+0x78>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e2:	4a14      	ldr	r2, [pc, #80]	; (8001234 <HAL_ADC_MspInit+0x78>)
 80011e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ea:	4b12      	ldr	r3, [pc, #72]	; (8001234 <HAL_ADC_MspInit+0x78>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f6:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <HAL_ADC_MspInit+0x78>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fa:	4a0e      	ldr	r2, [pc, #56]	; (8001234 <HAL_ADC_MspInit+0x78>)
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001202:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <HAL_ADC_MspInit+0x78>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800120e:	2301      	movs	r3, #1
 8001210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001212:	230b      	movs	r3, #11
 8001214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	4619      	mov	r1, r3
 8001220:	4805      	ldr	r0, [pc, #20]	; (8001238 <HAL_ADC_MspInit+0x7c>)
 8001222:	f001 fd25 	bl	8002c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001226:	bf00      	nop
 8001228:	3728      	adds	r7, #40	; 0x28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	50040000 	.word	0x50040000
 8001234:	40021000 	.word	0x40021000
 8001238:	48000800 	.word	0x48000800

0800123c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	; 0x28
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a17      	ldr	r2, [pc, #92]	; (80012b8 <HAL_I2C_MspInit+0x7c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d127      	bne.n	80012ae <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	4b17      	ldr	r3, [pc, #92]	; (80012bc <HAL_I2C_MspInit+0x80>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	4a16      	ldr	r2, [pc, #88]	; (80012bc <HAL_I2C_MspInit+0x80>)
 8001264:	f043 0302 	orr.w	r3, r3, #2
 8001268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126a:	4b14      	ldr	r3, [pc, #80]	; (80012bc <HAL_I2C_MspInit+0x80>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	613b      	str	r3, [r7, #16]
 8001274:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001276:	23c0      	movs	r3, #192	; 0xc0
 8001278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800127a:	2312      	movs	r3, #18
 800127c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800127e:	2301      	movs	r3, #1
 8001280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001282:	2303      	movs	r3, #3
 8001284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001286:	2304      	movs	r3, #4
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4619      	mov	r1, r3
 8001290:	480b      	ldr	r0, [pc, #44]	; (80012c0 <HAL_I2C_MspInit+0x84>)
 8001292:	f001 fced 	bl	8002c70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <HAL_I2C_MspInit+0x80>)
 8001298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129a:	4a08      	ldr	r2, [pc, #32]	; (80012bc <HAL_I2C_MspInit+0x80>)
 800129c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012a0:	6593      	str	r3, [r2, #88]	; 0x58
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_I2C_MspInit+0x80>)
 80012a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80012ae:	bf00      	nop
 80012b0:	3728      	adds	r7, #40	; 0x28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40005400 	.word	0x40005400
 80012bc:	40021000 	.word	0x40021000
 80012c0:	48000400 	.word	0x48000400

080012c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08a      	sub	sp, #40	; 0x28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a25      	ldr	r2, [pc, #148]	; (8001378 <HAL_SPI_MspInit+0xb4>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d144      	bne.n	8001370 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012e6:	4b25      	ldr	r3, [pc, #148]	; (800137c <HAL_SPI_MspInit+0xb8>)
 80012e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ea:	4a24      	ldr	r2, [pc, #144]	; (800137c <HAL_SPI_MspInit+0xb8>)
 80012ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012f0:	6593      	str	r3, [r2, #88]	; 0x58
 80012f2:	4b22      	ldr	r3, [pc, #136]	; (800137c <HAL_SPI_MspInit+0xb8>)
 80012f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	4b1f      	ldr	r3, [pc, #124]	; (800137c <HAL_SPI_MspInit+0xb8>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	4a1e      	ldr	r2, [pc, #120]	; (800137c <HAL_SPI_MspInit+0xb8>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130a:	4b1c      	ldr	r3, [pc, #112]	; (800137c <HAL_SPI_MspInit+0xb8>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001316:	4b19      	ldr	r3, [pc, #100]	; (800137c <HAL_SPI_MspInit+0xb8>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	4a18      	ldr	r2, [pc, #96]	; (800137c <HAL_SPI_MspInit+0xb8>)
 800131c:	f043 0302 	orr.w	r3, r3, #2
 8001320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001322:	4b16      	ldr	r3, [pc, #88]	; (800137c <HAL_SPI_MspInit+0xb8>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800132e:	230c      	movs	r3, #12
 8001330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	2302      	movs	r3, #2
 8001334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133a:	2303      	movs	r3, #3
 800133c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800133e:	2305      	movs	r3, #5
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	4619      	mov	r1, r3
 8001348:	480d      	ldr	r0, [pc, #52]	; (8001380 <HAL_SPI_MspInit+0xbc>)
 800134a:	f001 fc91 	bl	8002c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800134e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001352:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135c:	2303      	movs	r3, #3
 800135e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001360:	2305      	movs	r3, #5
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4619      	mov	r1, r3
 800136a:	4806      	ldr	r0, [pc, #24]	; (8001384 <HAL_SPI_MspInit+0xc0>)
 800136c:	f001 fc80 	bl	8002c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001370:	bf00      	nop
 8001372:	3728      	adds	r7, #40	; 0x28
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40003800 	.word	0x40003800
 800137c:	40021000 	.word	0x40021000
 8001380:	48000800 	.word	0x48000800
 8001384:	48000400 	.word	0x48000400

08001388 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	; 0x28
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a17      	ldr	r2, [pc, #92]	; (8001404 <HAL_UART_MspInit+0x7c>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d128      	bne.n	80013fc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013aa:	4b17      	ldr	r3, [pc, #92]	; (8001408 <HAL_UART_MspInit+0x80>)
 80013ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ae:	4a16      	ldr	r2, [pc, #88]	; (8001408 <HAL_UART_MspInit+0x80>)
 80013b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013b4:	6593      	str	r3, [r2, #88]	; 0x58
 80013b6:	4b14      	ldr	r3, [pc, #80]	; (8001408 <HAL_UART_MspInit+0x80>)
 80013b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c2:	4b11      	ldr	r3, [pc, #68]	; (8001408 <HAL_UART_MspInit+0x80>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c6:	4a10      	ldr	r2, [pc, #64]	; (8001408 <HAL_UART_MspInit+0x80>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ce:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <HAL_UART_MspInit+0x80>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013da:	230c      	movs	r3, #12
 80013dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013de:	2302      	movs	r3, #2
 80013e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e6:	2303      	movs	r3, #3
 80013e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013ea:	2307      	movs	r3, #7
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	4619      	mov	r1, r3
 80013f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f8:	f001 fc3a 	bl	8002c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013fc:	bf00      	nop
 80013fe:	3728      	adds	r7, #40	; 0x28
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40004400 	.word	0x40004400
 8001408:	40021000 	.word	0x40021000

0800140c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800141e:	e7fe      	b.n	800141e <HardFault_Handler+0x4>

08001420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001424:	e7fe      	b.n	8001424 <MemManage_Handler+0x4>

08001426 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800142a:	e7fe      	b.n	800142a <BusFault_Handler+0x4>

0800142c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <UsageFault_Handler+0x4>

08001432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001460:	f000 f8f4 	bl	800164c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}

08001468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001470:	4a14      	ldr	r2, [pc, #80]	; (80014c4 <_sbrk+0x5c>)
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <_sbrk+0x60>)
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800147c:	4b13      	ldr	r3, [pc, #76]	; (80014cc <_sbrk+0x64>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d102      	bne.n	800148a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001484:	4b11      	ldr	r3, [pc, #68]	; (80014cc <_sbrk+0x64>)
 8001486:	4a12      	ldr	r2, [pc, #72]	; (80014d0 <_sbrk+0x68>)
 8001488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148a:	4b10      	ldr	r3, [pc, #64]	; (80014cc <_sbrk+0x64>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	429a      	cmp	r2, r3
 8001496:	d207      	bcs.n	80014a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001498:	f004 fb76 	bl	8005b88 <__errno>
 800149c:	4602      	mov	r2, r0
 800149e:	230c      	movs	r3, #12
 80014a0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	e009      	b.n	80014bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a8:	4b08      	ldr	r3, [pc, #32]	; (80014cc <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ae:	4b07      	ldr	r3, [pc, #28]	; (80014cc <_sbrk+0x64>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a05      	ldr	r2, [pc, #20]	; (80014cc <_sbrk+0x64>)
 80014b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ba:	68fb      	ldr	r3, [r7, #12]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20018000 	.word	0x20018000
 80014c8:	00000400 	.word	0x00000400
 80014cc:	200004b8 	.word	0x200004b8
 80014d0:	20000ae0 	.word	0x20000ae0

080014d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014d8:	4b17      	ldr	r3, [pc, #92]	; (8001538 <SystemInit+0x64>)
 80014da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014de:	4a16      	ldr	r2, [pc, #88]	; (8001538 <SystemInit+0x64>)
 80014e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80014e8:	4b14      	ldr	r3, [pc, #80]	; (800153c <SystemInit+0x68>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a13      	ldr	r2, [pc, #76]	; (800153c <SystemInit+0x68>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80014f4:	4b11      	ldr	r3, [pc, #68]	; (800153c <SystemInit+0x68>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80014fa:	4b10      	ldr	r3, [pc, #64]	; (800153c <SystemInit+0x68>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a0f      	ldr	r2, [pc, #60]	; (800153c <SystemInit+0x68>)
 8001500:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001504:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001508:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800150a:	4b0c      	ldr	r3, [pc, #48]	; (800153c <SystemInit+0x68>)
 800150c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001510:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001512:	4b0a      	ldr	r3, [pc, #40]	; (800153c <SystemInit+0x68>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a09      	ldr	r2, [pc, #36]	; (800153c <SystemInit+0x68>)
 8001518:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800151c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800151e:	4b07      	ldr	r3, [pc, #28]	; (800153c <SystemInit+0x68>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001524:	4b04      	ldr	r3, [pc, #16]	; (8001538 <SystemInit+0x64>)
 8001526:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800152a:	609a      	str	r2, [r3, #8]
#endif
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	e000ed00 	.word	0xe000ed00
 800153c:	40021000 	.word	0x40021000

08001540 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001540:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001578 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001544:	f7ff ffc6 	bl	80014d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001548:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800154a:	e003      	b.n	8001554 <LoopCopyDataInit>

0800154c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800154c:	4b0b      	ldr	r3, [pc, #44]	; (800157c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800154e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001550:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001552:	3104      	adds	r1, #4

08001554 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001554:	480a      	ldr	r0, [pc, #40]	; (8001580 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001556:	4b0b      	ldr	r3, [pc, #44]	; (8001584 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001558:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800155a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800155c:	d3f6      	bcc.n	800154c <CopyDataInit>
	ldr	r2, =_sbss
 800155e:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001560:	e002      	b.n	8001568 <LoopFillZerobss>

08001562 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001562:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001564:	f842 3b04 	str.w	r3, [r2], #4

08001568 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <LoopForever+0x16>)
	cmp	r2, r3
 800156a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800156c:	d3f9      	bcc.n	8001562 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800156e:	f004 fb11 	bl	8005b94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001572:	f7ff f805 	bl	8000580 <main>

08001576 <LoopForever>:

LoopForever:
    b LoopForever
 8001576:	e7fe      	b.n	8001576 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001578:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800157c:	08007228 	.word	0x08007228
	ldr	r0, =_sdata
 8001580:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001584:	20000090 	.word	0x20000090
	ldr	r2, =_sbss
 8001588:	20000090 	.word	0x20000090
	ldr	r3, = _ebss
 800158c:	20000adc 	.word	0x20000adc

08001590 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001590:	e7fe      	b.n	8001590 <ADC1_2_IRQHandler>
	...

08001594 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800159a:	2300      	movs	r3, #0
 800159c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800159e:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <HAL_Init+0x3c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a0b      	ldr	r2, [pc, #44]	; (80015d0 <HAL_Init+0x3c>)
 80015a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015aa:	2003      	movs	r0, #3
 80015ac:	f001 fb2c 	bl	8002c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015b0:	2000      	movs	r0, #0
 80015b2:	f000 f80f 	bl	80015d4 <HAL_InitTick>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d002      	beq.n	80015c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	71fb      	strb	r3, [r7, #7]
 80015c0:	e001      	b.n	80015c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015c2:	f7ff fdd7 	bl	8001174 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015c6:	79fb      	ldrb	r3, [r7, #7]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40022000 	.word	0x40022000

080015d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015dc:	2300      	movs	r3, #0
 80015de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015e0:	4b17      	ldr	r3, [pc, #92]	; (8001640 <HAL_InitTick+0x6c>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d023      	beq.n	8001630 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015e8:	4b16      	ldr	r3, [pc, #88]	; (8001644 <HAL_InitTick+0x70>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b14      	ldr	r3, [pc, #80]	; (8001640 <HAL_InitTick+0x6c>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4619      	mov	r1, r3
 80015f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fe:	4618      	mov	r0, r3
 8001600:	f001 fb29 	bl	8002c56 <HAL_SYSTICK_Config>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10f      	bne.n	800162a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b0f      	cmp	r3, #15
 800160e:	d809      	bhi.n	8001624 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001610:	2200      	movs	r2, #0
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	f04f 30ff 	mov.w	r0, #4294967295
 8001618:	f001 fb01 	bl	8002c1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800161c:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <HAL_InitTick+0x74>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	e007      	b.n	8001634 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	73fb      	strb	r3, [r7, #15]
 8001628:	e004      	b.n	8001634 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	e001      	b.n	8001634 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001634:	7bfb      	ldrb	r3, [r7, #15]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000014 	.word	0x20000014
 8001644:	2000000c 	.word	0x2000000c
 8001648:	20000010 	.word	0x20000010

0800164c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_IncTick+0x20>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_IncTick+0x24>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <HAL_IncTick+0x24>)
 800165e:	6013      	str	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000014 	.word	0x20000014
 8001670:	2000066c 	.word	0x2000066c

08001674 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return uwTick;
 8001678:	4b03      	ldr	r3, [pc, #12]	; (8001688 <HAL_GetTick+0x14>)
 800167a:	681b      	ldr	r3, [r3, #0]
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2000066c 	.word	0x2000066c

0800168c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001694:	f7ff ffee 	bl	8001674 <HAL_GetTick>
 8001698:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a4:	d005      	beq.n	80016b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_Delay+0x40>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4413      	add	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016b2:	bf00      	nop
 80016b4:	f7ff ffde 	bl	8001674 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d8f7      	bhi.n	80016b4 <HAL_Delay+0x28>
  {
  }
}
 80016c4:	bf00      	nop
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000014 	.word	0x20000014

080016d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	609a      	str	r2, [r3, #8]
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	431a      	orrs	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	609a      	str	r2, [r3, #8]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001738:	b480      	push	{r7}
 800173a:	b087      	sub	sp, #28
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
 8001744:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	3360      	adds	r3, #96	; 0x60
 800174a:	461a      	mov	r2, r3
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <LL_ADC_SetOffset+0x44>)
 800175a:	4013      	ands	r3, r2
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	430a      	orrs	r2, r1
 8001766:	4313      	orrs	r3, r2
 8001768:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001770:	bf00      	nop
 8001772:	371c      	adds	r7, #28
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	03fff000 	.word	0x03fff000

08001780 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3360      	adds	r3, #96	; 0x60
 800178e:	461a      	mov	r2, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4413      	add	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b087      	sub	sp, #28
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3360      	adds	r3, #96	; 0x60
 80017bc:	461a      	mov	r2, r3
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	431a      	orrs	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017d6:	bf00      	nop
 80017d8:	371c      	adds	r7, #28
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017f6:	2301      	movs	r3, #1
 80017f8:	e000      	b.n	80017fc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001808:	b480      	push	{r7}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	3330      	adds	r3, #48	; 0x30
 8001818:	461a      	mov	r2, r3
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	f003 030c 	and.w	r3, r3, #12
 8001824:	4413      	add	r3, r2
 8001826:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	f003 031f 	and.w	r3, r3, #31
 8001832:	211f      	movs	r1, #31
 8001834:	fa01 f303 	lsl.w	r3, r1, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	401a      	ands	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0e9b      	lsrs	r3, r3, #26
 8001840:	f003 011f 	and.w	r1, r3, #31
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f003 031f 	and.w	r3, r3, #31
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	431a      	orrs	r2, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001854:	bf00      	nop
 8001856:	371c      	adds	r7, #28
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001860:	b480      	push	{r7}
 8001862:	b087      	sub	sp, #28
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	3314      	adds	r3, #20
 8001870:	461a      	mov	r2, r3
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	0e5b      	lsrs	r3, r3, #25
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	4413      	add	r3, r2
 800187e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	0d1b      	lsrs	r3, r3, #20
 8001888:	f003 031f 	and.w	r3, r3, #31
 800188c:	2107      	movs	r1, #7
 800188e:	fa01 f303 	lsl.w	r3, r1, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	401a      	ands	r2, r3
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	0d1b      	lsrs	r3, r3, #20
 800189a:	f003 031f 	and.w	r3, r3, #31
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	431a      	orrs	r2, r3
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018aa:	bf00      	nop
 80018ac:	371c      	adds	r7, #28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018d0:	43db      	mvns	r3, r3
 80018d2:	401a      	ands	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0318 	and.w	r3, r3, #24
 80018da:	4908      	ldr	r1, [pc, #32]	; (80018fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80018dc:	40d9      	lsrs	r1, r3
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	400b      	ands	r3, r1
 80018e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018e6:	431a      	orrs	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018ee:	bf00      	nop
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	0007ffff 	.word	0x0007ffff

08001900 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 031f 	and.w	r3, r3, #31
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800192c:	4618      	mov	r0, r3
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001948:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6093      	str	r3, [r2, #8]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800196c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001970:	d101      	bne.n	8001976 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001994:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001998:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80019c0:	d101      	bne.n	80019c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019c2:	2301      	movs	r3, #1
 80019c4:	e000      	b.n	80019c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019e8:	f043 0201 	orr.w	r2, r3, #1
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d101      	bne.n	8001a14 <LL_ADC_IsEnabled+0x18>
 8001a10:	2301      	movs	r3, #1
 8001a12:	e000      	b.n	8001a16 <LL_ADC_IsEnabled+0x1a>
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a36:	f043 0204 	orr.w	r2, r3, #4
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 0304 	and.w	r3, r3, #4
 8001a5a:	2b04      	cmp	r3, #4
 8001a5c:	d101      	bne.n	8001a62 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e000      	b.n	8001a64 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 0308 	and.w	r3, r3, #8
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	d101      	bne.n	8001a88 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a84:	2301      	movs	r3, #1
 8001a86:	e000      	b.n	8001a8a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
	...

08001a98 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b089      	sub	sp, #36	; 0x24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e134      	b.n	8001d1c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d109      	bne.n	8001ad4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f7ff fb7b 	bl	80011bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff3f 	bl	800195c <LL_ADC_IsDeepPowerDownEnabled>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d004      	beq.n	8001aee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff25 	bl	8001938 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff ff5a 	bl	80019ac <LL_ADC_IsInternalRegulatorEnabled>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d113      	bne.n	8001b26 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ff3e 	bl	8001984 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001b08:	4b86      	ldr	r3, [pc, #536]	; (8001d24 <HAL_ADC_Init+0x28c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	099b      	lsrs	r3, r3, #6
 8001b0e:	4a86      	ldr	r2, [pc, #536]	; (8001d28 <HAL_ADC_Init+0x290>)
 8001b10:	fba2 2303 	umull	r2, r3, r2, r3
 8001b14:	099b      	lsrs	r3, r3, #6
 8001b16:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b18:	e002      	b.n	8001b20 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f9      	bne.n	8001b1a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff ff3e 	bl	80019ac <LL_ADC_IsInternalRegulatorEnabled>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10d      	bne.n	8001b52 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3a:	f043 0210 	orr.w	r2, r3, #16
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b46:	f043 0201 	orr.w	r2, r3, #1
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff ff77 	bl	8001a4a <LL_ADC_REG_IsConversionOngoing>
 8001b5c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b62:	f003 0310 	and.w	r3, r3, #16
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f040 80cf 	bne.w	8001d0a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f040 80cb 	bne.w	8001d0a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b78:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b7c:	f043 0202 	orr.w	r2, r3, #2
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ff37 	bl	80019fc <LL_ADC_IsEnabled>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d115      	bne.n	8001bc0 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b94:	4865      	ldr	r0, [pc, #404]	; (8001d2c <HAL_ADC_Init+0x294>)
 8001b96:	f7ff ff31 	bl	80019fc <LL_ADC_IsEnabled>
 8001b9a:	4604      	mov	r4, r0
 8001b9c:	4864      	ldr	r0, [pc, #400]	; (8001d30 <HAL_ADC_Init+0x298>)
 8001b9e:	f7ff ff2d 	bl	80019fc <LL_ADC_IsEnabled>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	431c      	orrs	r4, r3
 8001ba6:	4863      	ldr	r0, [pc, #396]	; (8001d34 <HAL_ADC_Init+0x29c>)
 8001ba8:	f7ff ff28 	bl	80019fc <LL_ADC_IsEnabled>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4323      	orrs	r3, r4
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d105      	bne.n	8001bc0 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	485f      	ldr	r0, [pc, #380]	; (8001d38 <HAL_ADC_Init+0x2a0>)
 8001bbc:	f7ff fd88 	bl	80016d0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7e5b      	ldrb	r3, [r3, #25]
 8001bc4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bca:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001bd0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001bd6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bde:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001be0:	4313      	orrs	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d106      	bne.n	8001bfc <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	045b      	lsls	r3, r3, #17
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d009      	beq.n	8001c18 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c08:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c10:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	4b47      	ldr	r3, [pc, #284]	; (8001d3c <HAL_ADC_Init+0x2a4>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	69b9      	ldr	r1, [r7, #24]
 8001c28:	430b      	orrs	r3, r1
 8001c2a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff ff0a 	bl	8001a4a <LL_ADC_REG_IsConversionOngoing>
 8001c36:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff17 	bl	8001a70 <LL_ADC_INJ_IsConversionOngoing>
 8001c42:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d13d      	bne.n	8001cc6 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d13a      	bne.n	8001cc6 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c54:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c5c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c6c:	f023 0302 	bic.w	r3, r3, #2
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	69b9      	ldr	r1, [r7, #24]
 8001c76:	430b      	orrs	r3, r1
 8001c78:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d118      	bne.n	8001cb6 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001c8e:	f023 0304 	bic.w	r3, r3, #4
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c9a:	4311      	orrs	r1, r2
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ca0:	4311      	orrs	r1, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	431a      	orrs	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	611a      	str	r2, [r3, #16]
 8001cb4:	e007      	b.n	8001cc6 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0201 	bic.w	r2, r2, #1
 8001cc4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d10c      	bne.n	8001ce8 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	f023 010f 	bic.w	r1, r3, #15
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	69db      	ldr	r3, [r3, #28]
 8001cdc:	1e5a      	subs	r2, r3, #1
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	631a      	str	r2, [r3, #48]	; 0x30
 8001ce6:	e007      	b.n	8001cf8 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 020f 	bic.w	r2, r2, #15
 8001cf6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfc:	f023 0303 	bic.w	r3, r3, #3
 8001d00:	f043 0201 	orr.w	r2, r3, #1
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	655a      	str	r2, [r3, #84]	; 0x54
 8001d08:	e007      	b.n	8001d1a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d0e:	f043 0210 	orr.w	r2, r3, #16
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3724      	adds	r7, #36	; 0x24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd90      	pop	{r4, r7, pc}
 8001d24:	2000000c 	.word	0x2000000c
 8001d28:	053e2d63 	.word	0x053e2d63
 8001d2c:	50040000 	.word	0x50040000
 8001d30:	50040100 	.word	0x50040100
 8001d34:	50040200 	.word	0x50040200
 8001d38:	50040300 	.word	0x50040300
 8001d3c:	fff0c007 	.word	0xfff0c007

08001d40 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d48:	4857      	ldr	r0, [pc, #348]	; (8001ea8 <HAL_ADC_Start+0x168>)
 8001d4a:	f7ff fdd9 	bl	8001900 <LL_ADC_GetMultimode>
 8001d4e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fe78 	bl	8001a4a <LL_ADC_REG_IsConversionOngoing>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f040 809c 	bne.w	8001e9a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d101      	bne.n	8001d70 <HAL_ADC_Start+0x30>
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	e097      	b.n	8001ea0 <HAL_ADC_Start+0x160>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 fd67 	bl	800284c <ADC_Enable>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d82:	7dfb      	ldrb	r3, [r7, #23]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f040 8083 	bne.w	8001e90 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d92:	f023 0301 	bic.w	r3, r3, #1
 8001d96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a42      	ldr	r2, [pc, #264]	; (8001eac <HAL_ADC_Start+0x16c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d002      	beq.n	8001dae <HAL_ADC_Start+0x6e>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	e000      	b.n	8001db0 <HAL_ADC_Start+0x70>
 8001dae:	4b40      	ldr	r3, [pc, #256]	; (8001eb0 <HAL_ADC_Start+0x170>)
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6812      	ldr	r2, [r2, #0]
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d002      	beq.n	8001dbe <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d105      	bne.n	8001dca <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dd6:	d106      	bne.n	8001de6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ddc:	f023 0206 	bic.w	r2, r3, #6
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	659a      	str	r2, [r3, #88]	; 0x58
 8001de4:	e002      	b.n	8001dec <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	221c      	movs	r2, #28
 8001df2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a2a      	ldr	r2, [pc, #168]	; (8001eac <HAL_ADC_Start+0x16c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d002      	beq.n	8001e0c <HAL_ADC_Start+0xcc>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	e000      	b.n	8001e0e <HAL_ADC_Start+0xce>
 8001e0c:	4b28      	ldr	r3, [pc, #160]	; (8001eb0 <HAL_ADC_Start+0x170>)
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6812      	ldr	r2, [r2, #0]
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d008      	beq.n	8001e28 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d005      	beq.n	8001e28 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	2b05      	cmp	r3, #5
 8001e20:	d002      	beq.n	8001e28 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	2b09      	cmp	r3, #9
 8001e26:	d114      	bne.n	8001e52 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d007      	beq.n	8001e46 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e3e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fde9 	bl	8001a22 <LL_ADC_REG_StartConversion>
 8001e50:	e025      	b.n	8001e9e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e56:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a12      	ldr	r2, [pc, #72]	; (8001eac <HAL_ADC_Start+0x16c>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d002      	beq.n	8001e6e <HAL_ADC_Start+0x12e>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	e000      	b.n	8001e70 <HAL_ADC_Start+0x130>
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <HAL_ADC_Start+0x170>)
 8001e70:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00f      	beq.n	8001e9e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e82:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e86:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	655a      	str	r2, [r3, #84]	; 0x54
 8001e8e:	e006      	b.n	8001e9e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001e98:	e001      	b.n	8001e9e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	50040300 	.word	0x50040300
 8001eac:	50040100 	.word	0x50040100
 8001eb0:	50040000 	.word	0x50040000

08001eb4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ebe:	4862      	ldr	r0, [pc, #392]	; (8002048 <HAL_ADC_PollForConversion+0x194>)
 8001ec0:	f7ff fd1e 	bl	8001900 <LL_ADC_GetMultimode>
 8001ec4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d102      	bne.n	8001ed4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001ece:	2308      	movs	r3, #8
 8001ed0:	61fb      	str	r3, [r7, #28]
 8001ed2:	e02a      	b.n	8001f2a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d005      	beq.n	8001ee6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	2b05      	cmp	r3, #5
 8001ede:	d002      	beq.n	8001ee6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	2b09      	cmp	r3, #9
 8001ee4:	d111      	bne.n	8001f0a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d007      	beq.n	8001f04 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ef8:	f043 0220 	orr.w	r2, r3, #32
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e09d      	b.n	8002040 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001f04:	2304      	movs	r3, #4
 8001f06:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001f08:	e00f      	b.n	8001f2a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001f0a:	484f      	ldr	r0, [pc, #316]	; (8002048 <HAL_ADC_PollForConversion+0x194>)
 8001f0c:	f7ff fd06 	bl	800191c <LL_ADC_GetMultiDMATransfer>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d007      	beq.n	8001f26 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1a:	f043 0220 	orr.w	r2, r3, #32
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e08c      	b.n	8002040 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001f26:	2304      	movs	r3, #4
 8001f28:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f2a:	f7ff fba3 	bl	8001674 <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f30:	e01a      	b.n	8001f68 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f38:	d016      	beq.n	8001f68 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001f3a:	f7ff fb9b 	bl	8001674 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d302      	bcc.n	8001f50 <HAL_ADC_PollForConversion+0x9c>
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d10b      	bne.n	8001f68 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f54:	f043 0204 	orr.w	r2, r3, #4
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e06b      	b.n	8002040 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	4013      	ands	r3, r2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0dd      	beq.n	8001f32 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f7a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fc2b 	bl	80017e2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d01c      	beq.n	8001fcc <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	7e5b      	ldrb	r3, [r3, #25]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d118      	bne.n	8001fcc <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b08      	cmp	r3, #8
 8001fa6:	d111      	bne.n	8001fcc <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d105      	bne.n	8001fcc <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc4:	f043 0201 	orr.w	r2, r3, #1
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a1e      	ldr	r2, [pc, #120]	; (800204c <HAL_ADC_PollForConversion+0x198>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d002      	beq.n	8001fdc <HAL_ADC_PollForConversion+0x128>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	e000      	b.n	8001fde <HAL_ADC_PollForConversion+0x12a>
 8001fdc:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <HAL_ADC_PollForConversion+0x19c>)
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	6812      	ldr	r2, [r2, #0]
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d008      	beq.n	8001ff8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d005      	beq.n	8001ff8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	2b05      	cmp	r3, #5
 8001ff0:	d002      	beq.n	8001ff8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	2b09      	cmp	r3, #9
 8001ff6:	d104      	bne.n	8002002 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	61bb      	str	r3, [r7, #24]
 8002000:	e00c      	b.n	800201c <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a11      	ldr	r2, [pc, #68]	; (800204c <HAL_ADC_PollForConversion+0x198>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d002      	beq.n	8002012 <HAL_ADC_PollForConversion+0x15e>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	e000      	b.n	8002014 <HAL_ADC_PollForConversion+0x160>
 8002012:	4b0f      	ldr	r3, [pc, #60]	; (8002050 <HAL_ADC_PollForConversion+0x19c>)
 8002014:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	2b08      	cmp	r3, #8
 8002020:	d104      	bne.n	800202c <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2208      	movs	r2, #8
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	e008      	b.n	800203e <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d103      	bne.n	800203e <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	220c      	movs	r2, #12
 800203c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3720      	adds	r7, #32
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	50040300 	.word	0x50040300
 800204c:	50040100 	.word	0x50040100
 8002050:	50040000 	.word	0x50040000

08002054 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
	...

08002070 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b0b6      	sub	sp, #216	; 0xd8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800207a:	2300      	movs	r3, #0
 800207c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800208a:	2b01      	cmp	r3, #1
 800208c:	d101      	bne.n	8002092 <HAL_ADC_ConfigChannel+0x22>
 800208e:	2302      	movs	r3, #2
 8002090:	e3c6      	b.n	8002820 <HAL_ADC_ConfigChannel+0x7b0>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2201      	movs	r2, #1
 8002096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff fcd3 	bl	8001a4a <LL_ADC_REG_IsConversionOngoing>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f040 83a7 	bne.w	80027fa <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b05      	cmp	r3, #5
 80020b2:	d824      	bhi.n	80020fe <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	3b02      	subs	r3, #2
 80020ba:	2b03      	cmp	r3, #3
 80020bc:	d81b      	bhi.n	80020f6 <HAL_ADC_ConfigChannel+0x86>
 80020be:	a201      	add	r2, pc, #4	; (adr r2, 80020c4 <HAL_ADC_ConfigChannel+0x54>)
 80020c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c4:	080020d5 	.word	0x080020d5
 80020c8:	080020dd 	.word	0x080020dd
 80020cc:	080020e5 	.word	0x080020e5
 80020d0:	080020ed 	.word	0x080020ed
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	220c      	movs	r2, #12
 80020d8:	605a      	str	r2, [r3, #4]
          break;
 80020da:	e011      	b.n	8002100 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	2212      	movs	r2, #18
 80020e0:	605a      	str	r2, [r3, #4]
          break;
 80020e2:	e00d      	b.n	8002100 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	2218      	movs	r2, #24
 80020e8:	605a      	str	r2, [r3, #4]
          break;
 80020ea:	e009      	b.n	8002100 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020f2:	605a      	str	r2, [r3, #4]
          break;
 80020f4:	e004      	b.n	8002100 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	2206      	movs	r2, #6
 80020fa:	605a      	str	r2, [r3, #4]
          break;
 80020fc:	e000      	b.n	8002100 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80020fe:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6818      	ldr	r0, [r3, #0]
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	6859      	ldr	r1, [r3, #4]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	f7ff fb7b 	bl	8001808 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff fc97 	bl	8001a4a <LL_ADC_REG_IsConversionOngoing>
 800211c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff fca3 	bl	8001a70 <LL_ADC_INJ_IsConversionOngoing>
 800212a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800212e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002132:	2b00      	cmp	r3, #0
 8002134:	f040 81a6 	bne.w	8002484 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002138:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800213c:	2b00      	cmp	r3, #0
 800213e:	f040 81a1 	bne.w	8002484 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	6819      	ldr	r1, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	461a      	mov	r2, r3
 8002150:	f7ff fb86 	bl	8001860 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	695a      	ldr	r2, [r3, #20]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	08db      	lsrs	r3, r3, #3
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	2b04      	cmp	r3, #4
 8002174:	d00a      	beq.n	800218c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6818      	ldr	r0, [r3, #0]
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	6919      	ldr	r1, [r3, #16]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002186:	f7ff fad7 	bl	8001738 <LL_ADC_SetOffset>
 800218a:	e17b      	b.n	8002484 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2100      	movs	r1, #0
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff faf4 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002198:	4603      	mov	r3, r0
 800219a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10a      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x148>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2100      	movs	r1, #0
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff fae9 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	0e9b      	lsrs	r3, r3, #26
 80021b2:	f003 021f 	and.w	r2, r3, #31
 80021b6:	e01e      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x186>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff fade 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80021c4:	4603      	mov	r3, r0
 80021c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80021ce:	fa93 f3a3 	rbit	r3, r3
 80021d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80021da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80021e6:	2320      	movs	r3, #32
 80021e8:	e004      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80021ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021ee:	fab3 f383 	clz	r3, r3
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d105      	bne.n	800220e <HAL_ADC_ConfigChannel+0x19e>
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	0e9b      	lsrs	r3, r3, #26
 8002208:	f003 031f 	and.w	r3, r3, #31
 800220c:	e018      	b.n	8002240 <HAL_ADC_ConfigChannel+0x1d0>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002216:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800221a:	fa93 f3a3 	rbit	r3, r3
 800221e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002222:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002226:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800222a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002232:	2320      	movs	r3, #32
 8002234:	e004      	b.n	8002240 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002236:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800223a:	fab3 f383 	clz	r3, r3
 800223e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002240:	429a      	cmp	r2, r3
 8002242:	d106      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2200      	movs	r2, #0
 800224a:	2100      	movs	r1, #0
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff faad 	bl	80017ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2101      	movs	r1, #1
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff fa91 	bl	8001780 <LL_ADC_GetOffsetChannel>
 800225e:	4603      	mov	r3, r0
 8002260:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10a      	bne.n	800227e <HAL_ADC_ConfigChannel+0x20e>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2101      	movs	r1, #1
 800226e:	4618      	mov	r0, r3
 8002270:	f7ff fa86 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002274:	4603      	mov	r3, r0
 8002276:	0e9b      	lsrs	r3, r3, #26
 8002278:	f003 021f 	and.w	r2, r3, #31
 800227c:	e01e      	b.n	80022bc <HAL_ADC_ConfigChannel+0x24c>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2101      	movs	r1, #1
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff fa7b 	bl	8001780 <LL_ADC_GetOffsetChannel>
 800228a:	4603      	mov	r3, r0
 800228c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002290:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002294:	fa93 f3a3 	rbit	r3, r3
 8002298:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800229c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80022a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80022a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d101      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80022ac:	2320      	movs	r3, #32
 80022ae:	e004      	b.n	80022ba <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80022b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022b4:	fab3 f383 	clz	r3, r3
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d105      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x264>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0e9b      	lsrs	r3, r3, #26
 80022ce:	f003 031f 	and.w	r3, r3, #31
 80022d2:	e018      	b.n	8002306 <HAL_ADC_ConfigChannel+0x296>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80022e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80022f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80022f8:	2320      	movs	r3, #32
 80022fa:	e004      	b.n	8002306 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80022fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002300:	fab3 f383 	clz	r3, r3
 8002304:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002306:	429a      	cmp	r2, r3
 8002308:	d106      	bne.n	8002318 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2200      	movs	r2, #0
 8002310:	2101      	movs	r1, #1
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff fa4a 	bl	80017ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2102      	movs	r1, #2
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff fa2e 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002324:	4603      	mov	r3, r0
 8002326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800232a:	2b00      	cmp	r3, #0
 800232c:	d10a      	bne.n	8002344 <HAL_ADC_ConfigChannel+0x2d4>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2102      	movs	r1, #2
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff fa23 	bl	8001780 <LL_ADC_GetOffsetChannel>
 800233a:	4603      	mov	r3, r0
 800233c:	0e9b      	lsrs	r3, r3, #26
 800233e:	f003 021f 	and.w	r2, r3, #31
 8002342:	e01e      	b.n	8002382 <HAL_ADC_ConfigChannel+0x312>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2102      	movs	r1, #2
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fa18 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002350:	4603      	mov	r3, r0
 8002352:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002356:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800235a:	fa93 f3a3 	rbit	r3, r3
 800235e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002362:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002366:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800236a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002372:	2320      	movs	r3, #32
 8002374:	e004      	b.n	8002380 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002376:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800237a:	fab3 f383 	clz	r3, r3
 800237e:	b2db      	uxtb	r3, r3
 8002380:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800238a:	2b00      	cmp	r3, #0
 800238c:	d105      	bne.n	800239a <HAL_ADC_ConfigChannel+0x32a>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	0e9b      	lsrs	r3, r3, #26
 8002394:	f003 031f 	and.w	r3, r3, #31
 8002398:	e016      	b.n	80023c8 <HAL_ADC_ConfigChannel+0x358>
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023a6:	fa93 f3a3 	rbit	r3, r3
 80023aa:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80023ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80023ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80023b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80023ba:	2320      	movs	r3, #32
 80023bc:	e004      	b.n	80023c8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80023be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023c2:	fab3 f383 	clz	r3, r3
 80023c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d106      	bne.n	80023da <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2200      	movs	r2, #0
 80023d2:	2102      	movs	r1, #2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff f9e9 	bl	80017ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2103      	movs	r1, #3
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff f9cd 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80023e6:	4603      	mov	r3, r0
 80023e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10a      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x396>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2103      	movs	r1, #3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff f9c2 	bl	8001780 <LL_ADC_GetOffsetChannel>
 80023fc:	4603      	mov	r3, r0
 80023fe:	0e9b      	lsrs	r3, r3, #26
 8002400:	f003 021f 	and.w	r2, r3, #31
 8002404:	e017      	b.n	8002436 <HAL_ADC_ConfigChannel+0x3c6>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2103      	movs	r1, #3
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff f9b7 	bl	8001780 <LL_ADC_GetOffsetChannel>
 8002412:	4603      	mov	r3, r0
 8002414:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002416:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002418:	fa93 f3a3 	rbit	r3, r3
 800241c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800241e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002420:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002422:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002428:	2320      	movs	r3, #32
 800242a:	e003      	b.n	8002434 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 800242c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800242e:	fab3 f383 	clz	r3, r3
 8002432:	b2db      	uxtb	r3, r3
 8002434:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800243e:	2b00      	cmp	r3, #0
 8002440:	d105      	bne.n	800244e <HAL_ADC_ConfigChannel+0x3de>
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	0e9b      	lsrs	r3, r3, #26
 8002448:	f003 031f 	and.w	r3, r3, #31
 800244c:	e011      	b.n	8002472 <HAL_ADC_ConfigChannel+0x402>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002454:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002456:	fa93 f3a3 	rbit	r3, r3
 800245a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800245c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800245e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002460:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002466:	2320      	movs	r3, #32
 8002468:	e003      	b.n	8002472 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800246a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800246c:	fab3 f383 	clz	r3, r3
 8002470:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002472:	429a      	cmp	r2, r3
 8002474:	d106      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2200      	movs	r2, #0
 800247c:	2103      	movs	r1, #3
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff f994 	bl	80017ac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fab7 	bl	80019fc <LL_ADC_IsEnabled>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	f040 813f 	bne.w	8002714 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6818      	ldr	r0, [r3, #0]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	6819      	ldr	r1, [r3, #0]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	461a      	mov	r2, r3
 80024a4:	f7ff fa08 	bl	80018b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	4a8e      	ldr	r2, [pc, #568]	; (80026e8 <HAL_ADC_ConfigChannel+0x678>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	f040 8130 	bne.w	8002714 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10b      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x46c>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	0e9b      	lsrs	r3, r3, #26
 80024ca:	3301      	adds	r3, #1
 80024cc:	f003 031f 	and.w	r3, r3, #31
 80024d0:	2b09      	cmp	r3, #9
 80024d2:	bf94      	ite	ls
 80024d4:	2301      	movls	r3, #1
 80024d6:	2300      	movhi	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	e019      	b.n	8002510 <HAL_ADC_ConfigChannel+0x4a0>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024e4:	fa93 f3a3 	rbit	r3, r3
 80024e8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80024ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024ec:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80024ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80024f4:	2320      	movs	r3, #32
 80024f6:	e003      	b.n	8002500 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80024f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024fa:	fab3 f383 	clz	r3, r3
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	3301      	adds	r3, #1
 8002502:	f003 031f 	and.w	r3, r3, #31
 8002506:	2b09      	cmp	r3, #9
 8002508:	bf94      	ite	ls
 800250a:	2301      	movls	r3, #1
 800250c:	2300      	movhi	r3, #0
 800250e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002510:	2b00      	cmp	r3, #0
 8002512:	d079      	beq.n	8002608 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800251c:	2b00      	cmp	r3, #0
 800251e:	d107      	bne.n	8002530 <HAL_ADC_ConfigChannel+0x4c0>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0e9b      	lsrs	r3, r3, #26
 8002526:	3301      	adds	r3, #1
 8002528:	069b      	lsls	r3, r3, #26
 800252a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800252e:	e015      	b.n	800255c <HAL_ADC_ConfigChannel+0x4ec>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002538:	fa93 f3a3 	rbit	r3, r3
 800253c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800253e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002540:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002542:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002548:	2320      	movs	r3, #32
 800254a:	e003      	b.n	8002554 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 800254c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800254e:	fab3 f383 	clz	r3, r3
 8002552:	b2db      	uxtb	r3, r3
 8002554:	3301      	adds	r3, #1
 8002556:	069b      	lsls	r3, r3, #26
 8002558:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002564:	2b00      	cmp	r3, #0
 8002566:	d109      	bne.n	800257c <HAL_ADC_ConfigChannel+0x50c>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	0e9b      	lsrs	r3, r3, #26
 800256e:	3301      	adds	r3, #1
 8002570:	f003 031f 	and.w	r3, r3, #31
 8002574:	2101      	movs	r1, #1
 8002576:	fa01 f303 	lsl.w	r3, r1, r3
 800257a:	e017      	b.n	80025ac <HAL_ADC_ConfigChannel+0x53c>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002584:	fa93 f3a3 	rbit	r3, r3
 8002588:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800258a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800258c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800258e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002594:	2320      	movs	r3, #32
 8002596:	e003      	b.n	80025a0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002598:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800259a:	fab3 f383 	clz	r3, r3
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	3301      	adds	r3, #1
 80025a2:	f003 031f 	and.w	r3, r3, #31
 80025a6:	2101      	movs	r1, #1
 80025a8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ac:	ea42 0103 	orr.w	r1, r2, r3
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10a      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x562>
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	0e9b      	lsrs	r3, r3, #26
 80025c2:	3301      	adds	r3, #1
 80025c4:	f003 021f 	and.w	r2, r3, #31
 80025c8:	4613      	mov	r3, r2
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	4413      	add	r3, r2
 80025ce:	051b      	lsls	r3, r3, #20
 80025d0:	e018      	b.n	8002604 <HAL_ADC_ConfigChannel+0x594>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025da:	fa93 f3a3 	rbit	r3, r3
 80025de:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80025e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80025e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80025ea:	2320      	movs	r3, #32
 80025ec:	e003      	b.n	80025f6 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80025ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025f0:	fab3 f383 	clz	r3, r3
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	3301      	adds	r3, #1
 80025f8:	f003 021f 	and.w	r2, r3, #31
 80025fc:	4613      	mov	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4413      	add	r3, r2
 8002602:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002604:	430b      	orrs	r3, r1
 8002606:	e080      	b.n	800270a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002610:	2b00      	cmp	r3, #0
 8002612:	d107      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x5b4>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	0e9b      	lsrs	r3, r3, #26
 800261a:	3301      	adds	r3, #1
 800261c:	069b      	lsls	r3, r3, #26
 800261e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002622:	e015      	b.n	8002650 <HAL_ADC_ConfigChannel+0x5e0>
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262c:	fa93 f3a3 	rbit	r3, r3
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002634:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 800263c:	2320      	movs	r3, #32
 800263e:	e003      	b.n	8002648 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002642:	fab3 f383 	clz	r3, r3
 8002646:	b2db      	uxtb	r3, r3
 8002648:	3301      	adds	r3, #1
 800264a:	069b      	lsls	r3, r3, #26
 800264c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002658:	2b00      	cmp	r3, #0
 800265a:	d109      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x600>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	0e9b      	lsrs	r3, r3, #26
 8002662:	3301      	adds	r3, #1
 8002664:	f003 031f 	and.w	r3, r3, #31
 8002668:	2101      	movs	r1, #1
 800266a:	fa01 f303 	lsl.w	r3, r1, r3
 800266e:	e017      	b.n	80026a0 <HAL_ADC_ConfigChannel+0x630>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	6a3b      	ldr	r3, [r7, #32]
 8002678:	fa93 f3a3 	rbit	r3, r3
 800267c:	61fb      	str	r3, [r7, #28]
  return result;
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002688:	2320      	movs	r3, #32
 800268a:	e003      	b.n	8002694 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	fab3 f383 	clz	r3, r3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	3301      	adds	r3, #1
 8002696:	f003 031f 	and.w	r3, r3, #31
 800269a:	2101      	movs	r1, #1
 800269c:	fa01 f303 	lsl.w	r3, r1, r3
 80026a0:	ea42 0103 	orr.w	r1, r2, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10d      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x65c>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	0e9b      	lsrs	r3, r3, #26
 80026b6:	3301      	adds	r3, #1
 80026b8:	f003 021f 	and.w	r2, r3, #31
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	3b1e      	subs	r3, #30
 80026c4:	051b      	lsls	r3, r3, #20
 80026c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026ca:	e01d      	b.n	8002708 <HAL_ADC_ConfigChannel+0x698>
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	fa93 f3a3 	rbit	r3, r3
 80026d8:	613b      	str	r3, [r7, #16]
  return result;
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d103      	bne.n	80026ec <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80026e4:	2320      	movs	r3, #32
 80026e6:	e005      	b.n	80026f4 <HAL_ADC_ConfigChannel+0x684>
 80026e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	fab3 f383 	clz	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	3301      	adds	r3, #1
 80026f6:	f003 021f 	and.w	r2, r3, #31
 80026fa:	4613      	mov	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4413      	add	r3, r2
 8002700:	3b1e      	subs	r3, #30
 8002702:	051b      	lsls	r3, r3, #20
 8002704:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002708:	430b      	orrs	r3, r1
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	6892      	ldr	r2, [r2, #8]
 800270e:	4619      	mov	r1, r3
 8002710:	f7ff f8a6 	bl	8001860 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	4b43      	ldr	r3, [pc, #268]	; (8002828 <HAL_ADC_ConfigChannel+0x7b8>)
 800271a:	4013      	ands	r3, r2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d079      	beq.n	8002814 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002720:	4842      	ldr	r0, [pc, #264]	; (800282c <HAL_ADC_ConfigChannel+0x7bc>)
 8002722:	f7fe fffb 	bl	800171c <LL_ADC_GetCommonPathInternalCh>
 8002726:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a40      	ldr	r2, [pc, #256]	; (8002830 <HAL_ADC_ConfigChannel+0x7c0>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d12b      	bne.n	800278c <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002734:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002738:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d125      	bne.n	800278c <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a3b      	ldr	r2, [pc, #236]	; (8002834 <HAL_ADC_ConfigChannel+0x7c4>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d004      	beq.n	8002754 <HAL_ADC_ConfigChannel+0x6e4>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a3a      	ldr	r2, [pc, #232]	; (8002838 <HAL_ADC_ConfigChannel+0x7c8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d15c      	bne.n	800280e <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002754:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002758:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800275c:	4619      	mov	r1, r3
 800275e:	4833      	ldr	r0, [pc, #204]	; (800282c <HAL_ADC_ConfigChannel+0x7bc>)
 8002760:	f7fe ffc9 	bl	80016f6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002764:	4b35      	ldr	r3, [pc, #212]	; (800283c <HAL_ADC_ConfigChannel+0x7cc>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	099b      	lsrs	r3, r3, #6
 800276a:	4a35      	ldr	r2, [pc, #212]	; (8002840 <HAL_ADC_ConfigChannel+0x7d0>)
 800276c:	fba2 2303 	umull	r2, r3, r2, r3
 8002770:	099a      	lsrs	r2, r3, #6
 8002772:	4613      	mov	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800277c:	e002      	b.n	8002784 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	3b01      	subs	r3, #1
 8002782:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f9      	bne.n	800277e <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800278a:	e040      	b.n	800280e <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a2c      	ldr	r2, [pc, #176]	; (8002844 <HAL_ADC_ConfigChannel+0x7d4>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d118      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x758>
 8002796:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800279a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d112      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a23      	ldr	r2, [pc, #140]	; (8002834 <HAL_ADC_ConfigChannel+0x7c4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d004      	beq.n	80027b6 <HAL_ADC_ConfigChannel+0x746>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a21      	ldr	r2, [pc, #132]	; (8002838 <HAL_ADC_ConfigChannel+0x7c8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d12d      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027be:	4619      	mov	r1, r3
 80027c0:	481a      	ldr	r0, [pc, #104]	; (800282c <HAL_ADC_ConfigChannel+0x7bc>)
 80027c2:	f7fe ff98 	bl	80016f6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027c6:	e024      	b.n	8002812 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a1e      	ldr	r2, [pc, #120]	; (8002848 <HAL_ADC_ConfigChannel+0x7d8>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d120      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80027d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d11a      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a14      	ldr	r2, [pc, #80]	; (8002834 <HAL_ADC_ConfigChannel+0x7c4>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d115      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027f0:	4619      	mov	r1, r3
 80027f2:	480e      	ldr	r0, [pc, #56]	; (800282c <HAL_ADC_ConfigChannel+0x7bc>)
 80027f4:	f7fe ff7f 	bl	80016f6 <LL_ADC_SetCommonPathInternalCh>
 80027f8:	e00c      	b.n	8002814 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027fe:	f043 0220 	orr.w	r2, r3, #32
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800280c:	e002      	b.n	8002814 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800280e:	bf00      	nop
 8002810:	e000      	b.n	8002814 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002812:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800281c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002820:	4618      	mov	r0, r3
 8002822:	37d8      	adds	r7, #216	; 0xd8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	80080000 	.word	0x80080000
 800282c:	50040300 	.word	0x50040300
 8002830:	c7520000 	.word	0xc7520000
 8002834:	50040000 	.word	0x50040000
 8002838:	50040200 	.word	0x50040200
 800283c:	2000000c 	.word	0x2000000c
 8002840:	053e2d63 	.word	0x053e2d63
 8002844:	cb840000 	.word	0xcb840000
 8002848:	80000001 	.word	0x80000001

0800284c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff f8cf 	bl	80019fc <LL_ADC_IsEnabled>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d146      	bne.n	80028f2 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	4b24      	ldr	r3, [pc, #144]	; (80028fc <ADC_Enable+0xb0>)
 800286c:	4013      	ands	r3, r2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00d      	beq.n	800288e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002876:	f043 0210 	orr.w	r2, r3, #16
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002882:	f043 0201 	orr.w	r2, r3, #1
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e032      	b.n	80028f4 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff f89e 	bl	80019d4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002898:	f7fe feec 	bl	8001674 <HAL_GetTick>
 800289c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800289e:	e021      	b.n	80028e4 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff f8a9 	bl	80019fc <LL_ADC_IsEnabled>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d104      	bne.n	80028ba <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff f88d 	bl	80019d4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028ba:	f7fe fedb 	bl	8001674 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d90d      	bls.n	80028e4 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028cc:	f043 0210 	orr.w	r2, r3, #16
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d8:	f043 0201 	orr.w	r2, r3, #1
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e007      	b.n	80028f4 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d1d6      	bne.n	80028a0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	8000003f 	.word	0x8000003f

08002900 <LL_ADC_IsEnabled>:
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <LL_ADC_IsEnabled+0x18>
 8002914:	2301      	movs	r3, #1
 8002916:	e000      	b.n	800291a <LL_ADC_IsEnabled+0x1a>
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <LL_ADC_REG_IsConversionOngoing>:
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 0304 	and.w	r3, r3, #4
 8002936:	2b04      	cmp	r3, #4
 8002938:	d101      	bne.n	800293e <LL_ADC_REG_IsConversionOngoing+0x18>
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800293e:	2300      	movs	r3, #0
}
 8002940:	4618      	mov	r0, r3
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b09f      	sub	sp, #124	; 0x7c
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002956:	2300      	movs	r3, #0
 8002958:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002966:	2302      	movs	r3, #2
 8002968:	e08f      	b.n	8002a8a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a47      	ldr	r2, [pc, #284]	; (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d102      	bne.n	8002982 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800297c:	4b46      	ldr	r3, [pc, #280]	; (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	e001      	b.n	8002986 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002982:	2300      	movs	r3, #0
 8002984:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10b      	bne.n	80029a4 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002990:	f043 0220 	orr.w	r2, r3, #32
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e072      	b.n	8002a8a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff ffbd 	bl	8002926 <LL_ADC_REG_IsConversionOngoing>
 80029ac:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff ffb7 	bl	8002926 <LL_ADC_REG_IsConversionOngoing>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d154      	bne.n	8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80029be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d151      	bne.n	8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80029c4:	4b35      	ldr	r3, [pc, #212]	; (8002a9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80029c6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d02c      	beq.n	8002a2a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80029d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	6859      	ldr	r1, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029e2:	035b      	lsls	r3, r3, #13
 80029e4:	430b      	orrs	r3, r1
 80029e6:	431a      	orrs	r2, r3
 80029e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029ec:	4829      	ldr	r0, [pc, #164]	; (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80029ee:	f7ff ff87 	bl	8002900 <LL_ADC_IsEnabled>
 80029f2:	4604      	mov	r4, r0
 80029f4:	4828      	ldr	r0, [pc, #160]	; (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80029f6:	f7ff ff83 	bl	8002900 <LL_ADC_IsEnabled>
 80029fa:	4603      	mov	r3, r0
 80029fc:	431c      	orrs	r4, r3
 80029fe:	4828      	ldr	r0, [pc, #160]	; (8002aa0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002a00:	f7ff ff7e 	bl	8002900 <LL_ADC_IsEnabled>
 8002a04:	4603      	mov	r3, r0
 8002a06:	4323      	orrs	r3, r4
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d137      	bne.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002a0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a14:	f023 030f 	bic.w	r3, r3, #15
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	6811      	ldr	r1, [r2, #0]
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	6892      	ldr	r2, [r2, #8]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	431a      	orrs	r2, r3
 8002a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a26:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a28:	e028      	b.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a34:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a36:	4817      	ldr	r0, [pc, #92]	; (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002a38:	f7ff ff62 	bl	8002900 <LL_ADC_IsEnabled>
 8002a3c:	4604      	mov	r4, r0
 8002a3e:	4816      	ldr	r0, [pc, #88]	; (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002a40:	f7ff ff5e 	bl	8002900 <LL_ADC_IsEnabled>
 8002a44:	4603      	mov	r3, r0
 8002a46:	431c      	orrs	r4, r3
 8002a48:	4815      	ldr	r0, [pc, #84]	; (8002aa0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002a4a:	f7ff ff59 	bl	8002900 <LL_ADC_IsEnabled>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4323      	orrs	r3, r4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d112      	bne.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a5e:	f023 030f 	bic.w	r3, r3, #15
 8002a62:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a64:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a66:	e009      	b.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6c:	f043 0220 	orr.w	r2, r3, #32
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002a7a:	e000      	b.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a86:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	377c      	adds	r7, #124	; 0x7c
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd90      	pop	{r4, r7, pc}
 8002a92:	bf00      	nop
 8002a94:	50040000 	.word	0x50040000
 8002a98:	50040100 	.word	0x50040100
 8002a9c:	50040300 	.word	0x50040300
 8002aa0:	50040200 	.word	0x50040200

08002aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002acc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ad0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad6:	4a04      	ldr	r2, [pc, #16]	; (8002ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	60d3      	str	r3, [r2, #12]
}
 8002adc:	bf00      	nop
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	e000ed00 	.word	0xe000ed00

08002aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002af0:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <__NVIC_GetPriorityGrouping+0x18>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	0a1b      	lsrs	r3, r3, #8
 8002af6:	f003 0307 	and.w	r3, r3, #7
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr
 8002b04:	e000ed00 	.word	0xe000ed00

08002b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	4603      	mov	r3, r0
 8002b10:	6039      	str	r1, [r7, #0]
 8002b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	db0a      	blt.n	8002b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	b2da      	uxtb	r2, r3
 8002b20:	490c      	ldr	r1, [pc, #48]	; (8002b54 <__NVIC_SetPriority+0x4c>)
 8002b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b26:	0112      	lsls	r2, r2, #4
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b30:	e00a      	b.n	8002b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	b2da      	uxtb	r2, r3
 8002b36:	4908      	ldr	r1, [pc, #32]	; (8002b58 <__NVIC_SetPriority+0x50>)
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	3b04      	subs	r3, #4
 8002b40:	0112      	lsls	r2, r2, #4
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	440b      	add	r3, r1
 8002b46:	761a      	strb	r2, [r3, #24]
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	e000e100 	.word	0xe000e100
 8002b58:	e000ed00 	.word	0xe000ed00

08002b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b089      	sub	sp, #36	; 0x24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	f1c3 0307 	rsb	r3, r3, #7
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	bf28      	it	cs
 8002b7a:	2304      	movcs	r3, #4
 8002b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3304      	adds	r3, #4
 8002b82:	2b06      	cmp	r3, #6
 8002b84:	d902      	bls.n	8002b8c <NVIC_EncodePriority+0x30>
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	3b03      	subs	r3, #3
 8002b8a:	e000      	b.n	8002b8e <NVIC_EncodePriority+0x32>
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b90:	f04f 32ff 	mov.w	r2, #4294967295
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bae:	43d9      	mvns	r1, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb4:	4313      	orrs	r3, r2
         );
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3724      	adds	r7, #36	; 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
	...

08002bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bd4:	d301      	bcc.n	8002bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e00f      	b.n	8002bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bda:	4a0a      	ldr	r2, [pc, #40]	; (8002c04 <SysTick_Config+0x40>)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3b01      	subs	r3, #1
 8002be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002be2:	210f      	movs	r1, #15
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	f7ff ff8e 	bl	8002b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bec:	4b05      	ldr	r3, [pc, #20]	; (8002c04 <SysTick_Config+0x40>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bf2:	4b04      	ldr	r3, [pc, #16]	; (8002c04 <SysTick_Config+0x40>)
 8002bf4:	2207      	movs	r2, #7
 8002bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	e000e010 	.word	0xe000e010

08002c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7ff ff47 	bl	8002aa4 <__NVIC_SetPriorityGrouping>
}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b086      	sub	sp, #24
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	4603      	mov	r3, r0
 8002c26:	60b9      	str	r1, [r7, #8]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c30:	f7ff ff5c 	bl	8002aec <__NVIC_GetPriorityGrouping>
 8002c34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	68b9      	ldr	r1, [r7, #8]
 8002c3a:	6978      	ldr	r0, [r7, #20]
 8002c3c:	f7ff ff8e 	bl	8002b5c <NVIC_EncodePriority>
 8002c40:	4602      	mov	r2, r0
 8002c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c46:	4611      	mov	r1, r2
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff ff5d 	bl	8002b08 <__NVIC_SetPriority>
}
 8002c4e:	bf00      	nop
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b082      	sub	sp, #8
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7ff ffb0 	bl	8002bc4 <SysTick_Config>
 8002c64:	4603      	mov	r3, r0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c7e:	e17f      	b.n	8002f80 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	2101      	movs	r1, #1
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 8171 	beq.w	8002f7a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d00b      	beq.n	8002cb8 <HAL_GPIO_Init+0x48>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d007      	beq.n	8002cb8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cac:	2b11      	cmp	r3, #17
 8002cae:	d003      	beq.n	8002cb8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b12      	cmp	r3, #18
 8002cb6:	d130      	bne.n	8002d1a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cee:	2201      	movs	r2, #1
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	091b      	lsrs	r3, r3, #4
 8002d04:	f003 0201 	and.w	r2, r3, #1
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	d118      	bne.n	8002d58 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	08db      	lsrs	r3, r3, #3
 8002d42:	f003 0201 	and.w	r2, r3, #1
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	2203      	movs	r2, #3
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d003      	beq.n	8002d98 <HAL_GPIO_Init+0x128>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b12      	cmp	r3, #18
 8002d96:	d123      	bne.n	8002de0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	08da      	lsrs	r2, r3, #3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	3208      	adds	r2, #8
 8002da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002da4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	f003 0307 	and.w	r3, r3, #7
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	220f      	movs	r2, #15
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	43db      	mvns	r3, r3
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4013      	ands	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	08da      	lsrs	r2, r3, #3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	3208      	adds	r2, #8
 8002dda:	6939      	ldr	r1, [r7, #16]
 8002ddc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	2203      	movs	r2, #3
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	43db      	mvns	r3, r3
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	4013      	ands	r3, r2
 8002df6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 0203 	and.w	r2, r3, #3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 80ac 	beq.w	8002f7a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e22:	4b5e      	ldr	r3, [pc, #376]	; (8002f9c <HAL_GPIO_Init+0x32c>)
 8002e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e26:	4a5d      	ldr	r2, [pc, #372]	; (8002f9c <HAL_GPIO_Init+0x32c>)
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	6613      	str	r3, [r2, #96]	; 0x60
 8002e2e:	4b5b      	ldr	r3, [pc, #364]	; (8002f9c <HAL_GPIO_Init+0x32c>)
 8002e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	60bb      	str	r3, [r7, #8]
 8002e38:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e3a:	4a59      	ldr	r2, [pc, #356]	; (8002fa0 <HAL_GPIO_Init+0x330>)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	089b      	lsrs	r3, r3, #2
 8002e40:	3302      	adds	r3, #2
 8002e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e46:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f003 0303 	and.w	r3, r3, #3
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	220f      	movs	r2, #15
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43db      	mvns	r3, r3
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002e64:	d025      	beq.n	8002eb2 <HAL_GPIO_Init+0x242>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a4e      	ldr	r2, [pc, #312]	; (8002fa4 <HAL_GPIO_Init+0x334>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d01f      	beq.n	8002eae <HAL_GPIO_Init+0x23e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4d      	ldr	r2, [pc, #308]	; (8002fa8 <HAL_GPIO_Init+0x338>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d019      	beq.n	8002eaa <HAL_GPIO_Init+0x23a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a4c      	ldr	r2, [pc, #304]	; (8002fac <HAL_GPIO_Init+0x33c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d013      	beq.n	8002ea6 <HAL_GPIO_Init+0x236>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a4b      	ldr	r2, [pc, #300]	; (8002fb0 <HAL_GPIO_Init+0x340>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00d      	beq.n	8002ea2 <HAL_GPIO_Init+0x232>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a4a      	ldr	r2, [pc, #296]	; (8002fb4 <HAL_GPIO_Init+0x344>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <HAL_GPIO_Init+0x22e>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a49      	ldr	r2, [pc, #292]	; (8002fb8 <HAL_GPIO_Init+0x348>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_GPIO_Init+0x22a>
 8002e96:	2306      	movs	r3, #6
 8002e98:	e00c      	b.n	8002eb4 <HAL_GPIO_Init+0x244>
 8002e9a:	2307      	movs	r3, #7
 8002e9c:	e00a      	b.n	8002eb4 <HAL_GPIO_Init+0x244>
 8002e9e:	2305      	movs	r3, #5
 8002ea0:	e008      	b.n	8002eb4 <HAL_GPIO_Init+0x244>
 8002ea2:	2304      	movs	r3, #4
 8002ea4:	e006      	b.n	8002eb4 <HAL_GPIO_Init+0x244>
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e004      	b.n	8002eb4 <HAL_GPIO_Init+0x244>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e002      	b.n	8002eb4 <HAL_GPIO_Init+0x244>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <HAL_GPIO_Init+0x244>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	f002 0203 	and.w	r2, r2, #3
 8002eba:	0092      	lsls	r2, r2, #2
 8002ebc:	4093      	lsls	r3, r2
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ec4:	4936      	ldr	r1, [pc, #216]	; (8002fa0 <HAL_GPIO_Init+0x330>)
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	089b      	lsrs	r3, r3, #2
 8002eca:	3302      	adds	r3, #2
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002ed2:	4b3a      	ldr	r3, [pc, #232]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	43db      	mvns	r3, r3
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ef6:	4a31      	ldr	r2, [pc, #196]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002efc:	4b2f      	ldr	r3, [pc, #188]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	43db      	mvns	r3, r3
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f20:	4a26      	ldr	r2, [pc, #152]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f26:	4b25      	ldr	r3, [pc, #148]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	4013      	ands	r3, r2
 8002f34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f4a:	4a1c      	ldr	r2, [pc, #112]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f50:	4b1a      	ldr	r3, [pc, #104]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d003      	beq.n	8002f74 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f74:	4a11      	ldr	r2, [pc, #68]	; (8002fbc <HAL_GPIO_Init+0x34c>)
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f47f ae78 	bne.w	8002c80 <HAL_GPIO_Init+0x10>
  }
}
 8002f90:	bf00      	nop
 8002f92:	371c      	adds	r7, #28
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	40010000 	.word	0x40010000
 8002fa4:	48000400 	.word	0x48000400
 8002fa8:	48000800 	.word	0x48000800
 8002fac:	48000c00 	.word	0x48000c00
 8002fb0:	48001000 	.word	0x48001000
 8002fb4:	48001400 	.word	0x48001400
 8002fb8:	48001800 	.word	0x48001800
 8002fbc:	40010400 	.word	0x40010400

08002fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	807b      	strh	r3, [r7, #2]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fd0:	787b      	ldrb	r3, [r7, #1]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fd6:	887a      	ldrh	r2, [r7, #2]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fdc:	e002      	b.n	8002fe4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fde:	887a      	ldrh	r2, [r7, #2]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e081      	b.n	8003106 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7fe f910 	bl	800123c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2224      	movs	r2, #36	; 0x24
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003040:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003050:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d107      	bne.n	800306a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003066:	609a      	str	r2, [r3, #8]
 8003068:	e006      	b.n	8003078 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	689a      	ldr	r2, [r3, #8]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003076:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	2b02      	cmp	r3, #2
 800307e:	d104      	bne.n	800308a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003088:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003098:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800309c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68da      	ldr	r2, [r3, #12]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691a      	ldr	r2, [r3, #16]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	ea42 0103 	orr.w	r1, r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	021a      	lsls	r2, r3, #8
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	69d9      	ldr	r1, [r3, #28]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a1a      	ldr	r2, [r3, #32]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 0201 	orr.w	r2, r2, #1
 80030e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2220      	movs	r2, #32
 80030f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
	...

08003110 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af02      	add	r7, sp, #8
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	607a      	str	r2, [r7, #4]
 800311a:	461a      	mov	r2, r3
 800311c:	460b      	mov	r3, r1
 800311e:	817b      	strh	r3, [r7, #10]
 8003120:	4613      	mov	r3, r2
 8003122:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b20      	cmp	r3, #32
 800312e:	f040 80da 	bne.w	80032e6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_I2C_Master_Transmit+0x30>
 800313c:	2302      	movs	r3, #2
 800313e:	e0d3      	b.n	80032e8 <HAL_I2C_Master_Transmit+0x1d8>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003148:	f7fe fa94 	bl	8001674 <HAL_GetTick>
 800314c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	2319      	movs	r3, #25
 8003154:	2201      	movs	r2, #1
 8003156:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 f9f7 	bl	800354e <I2C_WaitOnFlagUntilTimeout>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e0be      	b.n	80032e8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2221      	movs	r2, #33	; 0x21
 800316e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2210      	movs	r2, #16
 8003176:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	893a      	ldrh	r2, [r7, #8]
 800318a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003196:	b29b      	uxth	r3, r3
 8003198:	2bff      	cmp	r3, #255	; 0xff
 800319a:	d90e      	bls.n	80031ba <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	22ff      	movs	r2, #255	; 0xff
 80031a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a6:	b2da      	uxtb	r2, r3
 80031a8:	8979      	ldrh	r1, [r7, #10]
 80031aa:	4b51      	ldr	r3, [pc, #324]	; (80032f0 <HAL_I2C_Master_Transmit+0x1e0>)
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f000 faee 	bl	8003794 <I2C_TransferConfig>
 80031b8:	e06c      	b.n	8003294 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	8979      	ldrh	r1, [r7, #10]
 80031cc:	4b48      	ldr	r3, [pc, #288]	; (80032f0 <HAL_I2C_Master_Transmit+0x1e0>)
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031d4:	68f8      	ldr	r0, [r7, #12]
 80031d6:	f000 fadd 	bl	8003794 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80031da:	e05b      	b.n	8003294 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	6a39      	ldr	r1, [r7, #32]
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 f9f4 	bl	80035ce <I2C_WaitOnTXISFlagUntilTimeout>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e07b      	b.n	80032e8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	781a      	ldrb	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003200:	1c5a      	adds	r2, r3, #1
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320a:	b29b      	uxth	r3, r3
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d034      	beq.n	8003294 <HAL_I2C_Master_Transmit+0x184>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322e:	2b00      	cmp	r3, #0
 8003230:	d130      	bne.n	8003294 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	9300      	str	r3, [sp, #0]
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	2200      	movs	r2, #0
 800323a:	2180      	movs	r1, #128	; 0x80
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f000 f986 	bl	800354e <I2C_WaitOnFlagUntilTimeout>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e04d      	b.n	80032e8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003250:	b29b      	uxth	r3, r3
 8003252:	2bff      	cmp	r3, #255	; 0xff
 8003254:	d90e      	bls.n	8003274 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	22ff      	movs	r2, #255	; 0xff
 800325a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003260:	b2da      	uxtb	r2, r3
 8003262:	8979      	ldrh	r1, [r7, #10]
 8003264:	2300      	movs	r3, #0
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 fa91 	bl	8003794 <I2C_TransferConfig>
 8003272:	e00f      	b.n	8003294 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003278:	b29a      	uxth	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003282:	b2da      	uxtb	r2, r3
 8003284:	8979      	ldrh	r1, [r7, #10]
 8003286:	2300      	movs	r3, #0
 8003288:	9300      	str	r3, [sp, #0]
 800328a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f000 fa80 	bl	8003794 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d19e      	bne.n	80031dc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	6a39      	ldr	r1, [r7, #32]
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f000 f9d3 	bl	800364e <I2C_WaitOnSTOPFlagUntilTimeout>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e01a      	b.n	80032e8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2220      	movs	r2, #32
 80032b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6859      	ldr	r1, [r3, #4]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	4b0b      	ldr	r3, [pc, #44]	; (80032f4 <HAL_I2C_Master_Transmit+0x1e4>)
 80032c6:	400b      	ands	r3, r1
 80032c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2220      	movs	r2, #32
 80032ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80032e2:	2300      	movs	r3, #0
 80032e4:	e000      	b.n	80032e8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80032e6:	2302      	movs	r3, #2
  }
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3718      	adds	r7, #24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	80002000 	.word	0x80002000
 80032f4:	fe00e800 	.word	0xfe00e800

080032f8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08a      	sub	sp, #40	; 0x28
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	460b      	mov	r3, r1
 8003306:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2b20      	cmp	r3, #32
 8003316:	f040 80f1 	bne.w	80034fc <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003324:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003328:	d101      	bne.n	800332e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800332a:	2302      	movs	r3, #2
 800332c:	e0e7      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003334:	2b01      	cmp	r3, #1
 8003336:	d101      	bne.n	800333c <HAL_I2C_IsDeviceReady+0x44>
 8003338:	2302      	movs	r3, #2
 800333a:	e0e0      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2224      	movs	r2, #36	; 0x24
 8003348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d107      	bne.n	800336a <HAL_I2C_IsDeviceReady+0x72>
 800335a:	897b      	ldrh	r3, [r7, #10]
 800335c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003360:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003364:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003368:	e004      	b.n	8003374 <HAL_I2C_IsDeviceReady+0x7c>
 800336a:	897b      	ldrh	r3, [r7, #10]
 800336c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003370:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	6812      	ldr	r2, [r2, #0]
 8003378:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800337a:	f7fe f97b 	bl	8001674 <HAL_GetTick>
 800337e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	f003 0320 	and.w	r3, r3, #32
 800338a:	2b20      	cmp	r3, #32
 800338c:	bf0c      	ite	eq
 800338e:	2301      	moveq	r3, #1
 8003390:	2300      	movne	r3, #0
 8003392:	b2db      	uxtb	r3, r3
 8003394:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	f003 0310 	and.w	r3, r3, #16
 80033a0:	2b10      	cmp	r3, #16
 80033a2:	bf0c      	ite	eq
 80033a4:	2301      	moveq	r3, #1
 80033a6:	2300      	movne	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80033ac:	e034      	b.n	8003418 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b4:	d01a      	beq.n	80033ec <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033b6:	f7fe f95d 	bl	8001674 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d302      	bcc.n	80033cc <HAL_I2C_IsDeviceReady+0xd4>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10f      	bne.n	80033ec <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d8:	f043 0220 	orr.w	r2, r3, #32
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e088      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	f003 0320 	and.w	r3, r3, #32
 80033f6:	2b20      	cmp	r3, #32
 80033f8:	bf0c      	ite	eq
 80033fa:	2301      	moveq	r3, #1
 80033fc:	2300      	movne	r3, #0
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	f003 0310 	and.w	r3, r3, #16
 800340c:	2b10      	cmp	r3, #16
 800340e:	bf0c      	ite	eq
 8003410:	2301      	moveq	r3, #1
 8003412:	2300      	movne	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003418:	7ffb      	ldrb	r3, [r7, #31]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d102      	bne.n	8003424 <HAL_I2C_IsDeviceReady+0x12c>
 800341e:	7fbb      	ldrb	r3, [r7, #30]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0c4      	beq.n	80033ae <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	f003 0310 	and.w	r3, r3, #16
 800342e:	2b10      	cmp	r3, #16
 8003430:	d01a      	beq.n	8003468 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2200      	movs	r2, #0
 800343a:	2120      	movs	r1, #32
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f886 	bl	800354e <I2C_WaitOnFlagUntilTimeout>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e058      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2220      	movs	r2, #32
 8003452:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2220      	movs	r2, #32
 8003458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8003464:	2300      	movs	r3, #0
 8003466:	e04a      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2200      	movs	r2, #0
 8003470:	2120      	movs	r1, #32
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 f86b 	bl	800354e <I2C_WaitOnFlagUntilTimeout>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e03d      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2210      	movs	r2, #16
 8003488:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2220      	movs	r2, #32
 8003490:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	429a      	cmp	r2, r3
 8003498:	d118      	bne.n	80034cc <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034a8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2200      	movs	r2, #0
 80034b2:	2120      	movs	r1, #32
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f000 f84a 	bl	800354e <I2C_WaitOnFlagUntilTimeout>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e01c      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2220      	movs	r2, #32
 80034ca:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	3301      	adds	r3, #1
 80034d0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	f63f af3b 	bhi.w	8003352 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e8:	f043 0220 	orr.w	r2, r3, #32
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e000      	b.n	80034fe <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80034fc:	2302      	movs	r3, #2
  }
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3720      	adds	r7, #32
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b02      	cmp	r3, #2
 800351a:	d103      	bne.n	8003524 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2200      	movs	r2, #0
 8003522:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b01      	cmp	r3, #1
 8003530:	d007      	beq.n	8003542 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699a      	ldr	r2, [r3, #24]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f042 0201 	orr.w	r2, r2, #1
 8003540:	619a      	str	r2, [r3, #24]
  }
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	60f8      	str	r0, [r7, #12]
 8003556:	60b9      	str	r1, [r7, #8]
 8003558:	603b      	str	r3, [r7, #0]
 800355a:	4613      	mov	r3, r2
 800355c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800355e:	e022      	b.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003566:	d01e      	beq.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003568:	f7fe f884 	bl	8001674 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	429a      	cmp	r2, r3
 8003576:	d302      	bcc.n	800357e <I2C_WaitOnFlagUntilTimeout+0x30>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d113      	bne.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	f043 0220 	orr.w	r2, r3, #32
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2220      	movs	r2, #32
 800358e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e00f      	b.n	80035c6 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	699a      	ldr	r2, [r3, #24]
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	4013      	ands	r3, r2
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	bf0c      	ite	eq
 80035b6:	2301      	moveq	r3, #1
 80035b8:	2300      	movne	r3, #0
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	461a      	mov	r2, r3
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d0cd      	beq.n	8003560 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b084      	sub	sp, #16
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	60f8      	str	r0, [r7, #12]
 80035d6:	60b9      	str	r1, [r7, #8]
 80035d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035da:	e02c      	b.n	8003636 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	68b9      	ldr	r1, [r7, #8]
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 f871 	bl	80036c8 <I2C_IsAcknowledgeFailed>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e02a      	b.n	8003646 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f6:	d01e      	beq.n	8003636 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035f8:	f7fe f83c 	bl	8001674 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	429a      	cmp	r2, r3
 8003606:	d302      	bcc.n	800360e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d113      	bne.n	8003636 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	f043 0220 	orr.w	r2, r3, #32
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2220      	movs	r2, #32
 800361e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e007      	b.n	8003646 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b02      	cmp	r3, #2
 8003642:	d1cb      	bne.n	80035dc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b084      	sub	sp, #16
 8003652:	af00      	add	r7, sp, #0
 8003654:	60f8      	str	r0, [r7, #12]
 8003656:	60b9      	str	r1, [r7, #8]
 8003658:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800365a:	e028      	b.n	80036ae <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	68b9      	ldr	r1, [r7, #8]
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f000 f831 	bl	80036c8 <I2C_IsAcknowledgeFailed>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d001      	beq.n	8003670 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e026      	b.n	80036be <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003670:	f7fe f800 	bl	8001674 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	429a      	cmp	r2, r3
 800367e:	d302      	bcc.n	8003686 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d113      	bne.n	80036ae <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368a:	f043 0220 	orr.w	r2, r3, #32
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2220      	movs	r2, #32
 8003696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e007      	b.n	80036be <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	f003 0320 	and.w	r3, r3, #32
 80036b8:	2b20      	cmp	r3, #32
 80036ba:	d1cf      	bne.n	800365c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	f003 0310 	and.w	r3, r3, #16
 80036de:	2b10      	cmp	r3, #16
 80036e0:	d151      	bne.n	8003786 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036e2:	e022      	b.n	800372a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ea:	d01e      	beq.n	800372a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ec:	f7fd ffc2 	bl	8001674 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d302      	bcc.n	8003702 <I2C_IsAcknowledgeFailed+0x3a>
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d113      	bne.n	800372a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003706:	f043 0220 	orr.w	r2, r3, #32
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e02e      	b.n	8003788 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	f003 0320 	and.w	r3, r3, #32
 8003734:	2b20      	cmp	r3, #32
 8003736:	d1d5      	bne.n	80036e4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2210      	movs	r2, #16
 800373e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2220      	movs	r2, #32
 8003746:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f7ff fedc 	bl	8003506 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6859      	ldr	r1, [r3, #4]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	4b0d      	ldr	r3, [pc, #52]	; (8003790 <I2C_IsAcknowledgeFailed+0xc8>)
 800375a:	400b      	ands	r3, r1
 800375c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003762:	f043 0204 	orr.w	r2, r3, #4
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2220      	movs	r2, #32
 800376e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e000      	b.n	8003788 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	fe00e800 	.word	0xfe00e800

08003794 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	607b      	str	r3, [r7, #4]
 800379e:	460b      	mov	r3, r1
 80037a0:	817b      	strh	r3, [r7, #10]
 80037a2:	4613      	mov	r3, r2
 80037a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	685a      	ldr	r2, [r3, #4]
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	0d5b      	lsrs	r3, r3, #21
 80037b0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80037b4:	4b0d      	ldr	r3, [pc, #52]	; (80037ec <I2C_TransferConfig+0x58>)
 80037b6:	430b      	orrs	r3, r1
 80037b8:	43db      	mvns	r3, r3
 80037ba:	ea02 0103 	and.w	r1, r2, r3
 80037be:	897b      	ldrh	r3, [r7, #10]
 80037c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80037c4:	7a7b      	ldrb	r3, [r7, #9]
 80037c6:	041b      	lsls	r3, r3, #16
 80037c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80037cc:	431a      	orrs	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	431a      	orrs	r2, r3
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	431a      	orrs	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80037de:	bf00      	nop
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	03ff63ff 	.word	0x03ff63ff

080037f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b20      	cmp	r3, #32
 8003804:	d138      	bne.n	8003878 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003810:	2302      	movs	r3, #2
 8003812:	e032      	b.n	800387a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	; 0x24
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0201 	bic.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003842:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6819      	ldr	r1, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003874:	2300      	movs	r3, #0
 8003876:	e000      	b.n	800387a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003878:	2302      	movs	r3, #2
  }
}
 800387a:	4618      	mov	r0, r3
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003886:	b480      	push	{r7}
 8003888:	b085      	sub	sp, #20
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b20      	cmp	r3, #32
 800389a:	d139      	bne.n	8003910 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038a6:	2302      	movs	r3, #2
 80038a8:	e033      	b.n	8003912 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2224      	movs	r2, #36	; 0x24
 80038b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	021b      	lsls	r3, r3, #8
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2220      	movs	r2, #32
 8003900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800390c:	2300      	movs	r3, #0
 800390e:	e000      	b.n	8003912 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003910:	2302      	movs	r3, #2
  }
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
	...

08003920 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003924:	4b04      	ldr	r3, [pc, #16]	; (8003938 <HAL_PWREx_GetVoltageRange+0x18>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800392c:	4618      	mov	r0, r3
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40007000 	.word	0x40007000

0800393c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800394a:	d130      	bne.n	80039ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800394c:	4b23      	ldr	r3, [pc, #140]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003954:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003958:	d038      	beq.n	80039cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800395a:	4b20      	ldr	r3, [pc, #128]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003962:	4a1e      	ldr	r2, [pc, #120]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003964:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003968:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800396a:	4b1d      	ldr	r3, [pc, #116]	; (80039e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2232      	movs	r2, #50	; 0x32
 8003970:	fb02 f303 	mul.w	r3, r2, r3
 8003974:	4a1b      	ldr	r2, [pc, #108]	; (80039e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	0c9b      	lsrs	r3, r3, #18
 800397c:	3301      	adds	r3, #1
 800397e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003980:	e002      	b.n	8003988 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	3b01      	subs	r3, #1
 8003986:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003988:	4b14      	ldr	r3, [pc, #80]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800398a:	695b      	ldr	r3, [r3, #20]
 800398c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003994:	d102      	bne.n	800399c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1f2      	bne.n	8003982 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800399c:	4b0f      	ldr	r3, [pc, #60]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039a8:	d110      	bne.n	80039cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e00f      	b.n	80039ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80039ae:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ba:	d007      	beq.n	80039cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80039bc:	4b07      	ldr	r3, [pc, #28]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039c4:	4a05      	ldr	r2, [pc, #20]	; (80039dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40007000 	.word	0x40007000
 80039e0:	2000000c 	.word	0x2000000c
 80039e4:	431bde83 	.word	0x431bde83

080039e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e3d4      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039fa:	4ba1      	ldr	r3, [pc, #644]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 030c 	and.w	r3, r3, #12
 8003a02:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a04:	4b9e      	ldr	r3, [pc, #632]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	f003 0303 	and.w	r3, r3, #3
 8003a0c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0310 	and.w	r3, r3, #16
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 80e4 	beq.w	8003be4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d007      	beq.n	8003a32 <HAL_RCC_OscConfig+0x4a>
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	2b0c      	cmp	r3, #12
 8003a26:	f040 808b 	bne.w	8003b40 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	f040 8087 	bne.w	8003b40 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a32:	4b93      	ldr	r3, [pc, #588]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <HAL_RCC_OscConfig+0x62>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e3ac      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1a      	ldr	r2, [r3, #32]
 8003a4e:	4b8c      	ldr	r3, [pc, #560]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d004      	beq.n	8003a64 <HAL_RCC_OscConfig+0x7c>
 8003a5a:	4b89      	ldr	r3, [pc, #548]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a62:	e005      	b.n	8003a70 <HAL_RCC_OscConfig+0x88>
 8003a64:	4b86      	ldr	r3, [pc, #536]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a6a:	091b      	lsrs	r3, r3, #4
 8003a6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d223      	bcs.n	8003abc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f000 fd3f 	bl	80044fc <RCC_SetFlashLatencyFromMSIRange>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e38d      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a88:	4b7d      	ldr	r3, [pc, #500]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a7c      	ldr	r2, [pc, #496]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a8e:	f043 0308 	orr.w	r3, r3, #8
 8003a92:	6013      	str	r3, [r2, #0]
 8003a94:	4b7a      	ldr	r3, [pc, #488]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	4977      	ldr	r1, [pc, #476]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003aa6:	4b76      	ldr	r3, [pc, #472]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69db      	ldr	r3, [r3, #28]
 8003ab2:	021b      	lsls	r3, r3, #8
 8003ab4:	4972      	ldr	r1, [pc, #456]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	604b      	str	r3, [r1, #4]
 8003aba:	e025      	b.n	8003b08 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003abc:	4b70      	ldr	r3, [pc, #448]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a6f      	ldr	r2, [pc, #444]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003ac2:	f043 0308 	orr.w	r3, r3, #8
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	4b6d      	ldr	r3, [pc, #436]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	496a      	ldr	r1, [pc, #424]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ada:	4b69      	ldr	r3, [pc, #420]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	021b      	lsls	r3, r3, #8
 8003ae8:	4965      	ldr	r1, [pc, #404]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d109      	bne.n	8003b08 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f000 fcff 	bl	80044fc <RCC_SetFlashLatencyFromMSIRange>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e34d      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b08:	f000 fc36 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8003b0c:	4601      	mov	r1, r0
 8003b0e:	4b5c      	ldr	r3, [pc, #368]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	091b      	lsrs	r3, r3, #4
 8003b14:	f003 030f 	and.w	r3, r3, #15
 8003b18:	4a5a      	ldr	r2, [pc, #360]	; (8003c84 <HAL_RCC_OscConfig+0x29c>)
 8003b1a:	5cd3      	ldrb	r3, [r2, r3]
 8003b1c:	f003 031f 	and.w	r3, r3, #31
 8003b20:	fa21 f303 	lsr.w	r3, r1, r3
 8003b24:	4a58      	ldr	r2, [pc, #352]	; (8003c88 <HAL_RCC_OscConfig+0x2a0>)
 8003b26:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b28:	4b58      	ldr	r3, [pc, #352]	; (8003c8c <HAL_RCC_OscConfig+0x2a4>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7fd fd51 	bl	80015d4 <HAL_InitTick>
 8003b32:	4603      	mov	r3, r0
 8003b34:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b36:	7bfb      	ldrb	r3, [r7, #15]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d052      	beq.n	8003be2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
 8003b3e:	e331      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d032      	beq.n	8003bae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b48:	4b4d      	ldr	r3, [pc, #308]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a4c      	ldr	r2, [pc, #304]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b4e:	f043 0301 	orr.w	r3, r3, #1
 8003b52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b54:	f7fd fd8e 	bl	8001674 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b5c:	f7fd fd8a 	bl	8001674 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e31a      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b6e:	4b44      	ldr	r3, [pc, #272]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f0      	beq.n	8003b5c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b7a:	4b41      	ldr	r3, [pc, #260]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a40      	ldr	r2, [pc, #256]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b80:	f043 0308 	orr.w	r3, r3, #8
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	4b3e      	ldr	r3, [pc, #248]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	493b      	ldr	r1, [pc, #236]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b98:	4b39      	ldr	r3, [pc, #228]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	69db      	ldr	r3, [r3, #28]
 8003ba4:	021b      	lsls	r3, r3, #8
 8003ba6:	4936      	ldr	r1, [pc, #216]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	604b      	str	r3, [r1, #4]
 8003bac:	e01a      	b.n	8003be4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bae:	4b34      	ldr	r3, [pc, #208]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a33      	ldr	r2, [pc, #204]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003bb4:	f023 0301 	bic.w	r3, r3, #1
 8003bb8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003bba:	f7fd fd5b 	bl	8001674 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003bc0:	e008      	b.n	8003bd4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bc2:	f7fd fd57 	bl	8001674 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e2e7      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003bd4:	4b2a      	ldr	r3, [pc, #168]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1f0      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x1da>
 8003be0:	e000      	b.n	8003be4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003be2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d074      	beq.n	8003cda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	2b08      	cmp	r3, #8
 8003bf4:	d005      	beq.n	8003c02 <HAL_RCC_OscConfig+0x21a>
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	d10e      	bne.n	8003c1a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	2b03      	cmp	r3, #3
 8003c00:	d10b      	bne.n	8003c1a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c02:	4b1f      	ldr	r3, [pc, #124]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d064      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x2f0>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d160      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e2c4      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c22:	d106      	bne.n	8003c32 <HAL_RCC_OscConfig+0x24a>
 8003c24:	4b16      	ldr	r3, [pc, #88]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a15      	ldr	r2, [pc, #84]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c2e:	6013      	str	r3, [r2, #0]
 8003c30:	e01d      	b.n	8003c6e <HAL_RCC_OscConfig+0x286>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c3a:	d10c      	bne.n	8003c56 <HAL_RCC_OscConfig+0x26e>
 8003c3c:	4b10      	ldr	r3, [pc, #64]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a0f      	ldr	r2, [pc, #60]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b0d      	ldr	r3, [pc, #52]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a0c      	ldr	r2, [pc, #48]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	e00b      	b.n	8003c6e <HAL_RCC_OscConfig+0x286>
 8003c56:	4b0a      	ldr	r3, [pc, #40]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a09      	ldr	r2, [pc, #36]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c60:	6013      	str	r3, [r2, #0]
 8003c62:	4b07      	ldr	r3, [pc, #28]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a06      	ldr	r2, [pc, #24]	; (8003c80 <HAL_RCC_OscConfig+0x298>)
 8003c68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c6c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d01c      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c76:	f7fd fcfd 	bl	8001674 <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c7c:	e011      	b.n	8003ca2 <HAL_RCC_OscConfig+0x2ba>
 8003c7e:	bf00      	nop
 8003c80:	40021000 	.word	0x40021000
 8003c84:	0800719c 	.word	0x0800719c
 8003c88:	2000000c 	.word	0x2000000c
 8003c8c:	20000010 	.word	0x20000010
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c90:	f7fd fcf0 	bl	8001674 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b64      	cmp	r3, #100	; 0x64
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e280      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ca2:	4baf      	ldr	r3, [pc, #700]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d0f0      	beq.n	8003c90 <HAL_RCC_OscConfig+0x2a8>
 8003cae:	e014      	b.n	8003cda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fd fce0 	bl	8001674 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb8:	f7fd fcdc 	bl	8001674 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b64      	cmp	r3, #100	; 0x64
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e26c      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cca:	4ba5      	ldr	r3, [pc, #660]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1f0      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x2d0>
 8003cd6:	e000      	b.n	8003cda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d060      	beq.n	8003da8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	2b04      	cmp	r3, #4
 8003cea:	d005      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x310>
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b0c      	cmp	r3, #12
 8003cf0:	d119      	bne.n	8003d26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d116      	bne.n	8003d26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cf8:	4b99      	ldr	r3, [pc, #612]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_RCC_OscConfig+0x328>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e249      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d10:	4b93      	ldr	r3, [pc, #588]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	061b      	lsls	r3, r3, #24
 8003d1e:	4990      	ldr	r1, [pc, #576]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d24:	e040      	b.n	8003da8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d023      	beq.n	8003d76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d2e:	4b8c      	ldr	r3, [pc, #560]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a8b      	ldr	r2, [pc, #556]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3a:	f7fd fc9b 	bl	8001674 <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d40:	e008      	b.n	8003d54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d42:	f7fd fc97 	bl	8001674 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e227      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d54:	4b82      	ldr	r3, [pc, #520]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0f0      	beq.n	8003d42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d60:	4b7f      	ldr	r3, [pc, #508]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	061b      	lsls	r3, r3, #24
 8003d6e:	497c      	ldr	r1, [pc, #496]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	604b      	str	r3, [r1, #4]
 8003d74:	e018      	b.n	8003da8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d76:	4b7a      	ldr	r3, [pc, #488]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a79      	ldr	r2, [pc, #484]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d82:	f7fd fc77 	bl	8001674 <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d88:	e008      	b.n	8003d9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d8a:	f7fd fc73 	bl	8001674 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d901      	bls.n	8003d9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e203      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d9c:	4b70      	ldr	r3, [pc, #448]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1f0      	bne.n	8003d8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d03c      	beq.n	8003e2e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d01c      	beq.n	8003df6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dbc:	4b68      	ldr	r3, [pc, #416]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dc2:	4a67      	ldr	r2, [pc, #412]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003dc4:	f043 0301 	orr.w	r3, r3, #1
 8003dc8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dcc:	f7fd fc52 	bl	8001674 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dd4:	f7fd fc4e 	bl	8001674 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e1de      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003de6:	4b5e      	ldr	r3, [pc, #376]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003de8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0ef      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x3ec>
 8003df4:	e01b      	b.n	8003e2e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003df6:	4b5a      	ldr	r3, [pc, #360]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dfc:	4a58      	ldr	r2, [pc, #352]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003dfe:	f023 0301 	bic.w	r3, r3, #1
 8003e02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e06:	f7fd fc35 	bl	8001674 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e0e:	f7fd fc31 	bl	8001674 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e1c1      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e20:	4b4f      	ldr	r3, [pc, #316]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1ef      	bne.n	8003e0e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0304 	and.w	r3, r3, #4
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 80a6 	beq.w	8003f88 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e40:	4b47      	ldr	r3, [pc, #284]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d10d      	bne.n	8003e68 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e4c:	4b44      	ldr	r3, [pc, #272]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e50:	4a43      	ldr	r2, [pc, #268]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003e52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e56:	6593      	str	r3, [r2, #88]	; 0x58
 8003e58:	4b41      	ldr	r3, [pc, #260]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e60:	60bb      	str	r3, [r7, #8]
 8003e62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e64:	2301      	movs	r3, #1
 8003e66:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e68:	4b3e      	ldr	r3, [pc, #248]	; (8003f64 <HAL_RCC_OscConfig+0x57c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d118      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e74:	4b3b      	ldr	r3, [pc, #236]	; (8003f64 <HAL_RCC_OscConfig+0x57c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a3a      	ldr	r2, [pc, #232]	; (8003f64 <HAL_RCC_OscConfig+0x57c>)
 8003e7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e80:	f7fd fbf8 	bl	8001674 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e88:	f7fd fbf4 	bl	8001674 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e184      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e9a:	4b32      	ldr	r3, [pc, #200]	; (8003f64 <HAL_RCC_OscConfig+0x57c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d108      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x4d8>
 8003eae:	4b2c      	ldr	r3, [pc, #176]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb4:	4a2a      	ldr	r2, [pc, #168]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003eb6:	f043 0301 	orr.w	r3, r3, #1
 8003eba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ebe:	e024      	b.n	8003f0a <HAL_RCC_OscConfig+0x522>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	2b05      	cmp	r3, #5
 8003ec6:	d110      	bne.n	8003eea <HAL_RCC_OscConfig+0x502>
 8003ec8:	4b25      	ldr	r3, [pc, #148]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ece:	4a24      	ldr	r2, [pc, #144]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003ed0:	f043 0304 	orr.w	r3, r3, #4
 8003ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ed8:	4b21      	ldr	r3, [pc, #132]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ede:	4a20      	ldr	r2, [pc, #128]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ee8:	e00f      	b.n	8003f0a <HAL_RCC_OscConfig+0x522>
 8003eea:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef0:	4a1b      	ldr	r2, [pc, #108]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003ef2:	f023 0301 	bic.w	r3, r3, #1
 8003ef6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003efa:	4b19      	ldr	r3, [pc, #100]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f00:	4a17      	ldr	r2, [pc, #92]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003f02:	f023 0304 	bic.w	r3, r3, #4
 8003f06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d016      	beq.n	8003f40 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f12:	f7fd fbaf 	bl	8001674 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f18:	e00a      	b.n	8003f30 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f1a:	f7fd fbab 	bl	8001674 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e139      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f30:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <HAL_RCC_OscConfig+0x578>)
 8003f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d0ed      	beq.n	8003f1a <HAL_RCC_OscConfig+0x532>
 8003f3e:	e01a      	b.n	8003f76 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f40:	f7fd fb98 	bl	8001674 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f46:	e00f      	b.n	8003f68 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f48:	f7fd fb94 	bl	8001674 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d906      	bls.n	8003f68 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e122      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
 8003f5e:	bf00      	nop
 8003f60:	40021000 	.word	0x40021000
 8003f64:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f68:	4b90      	ldr	r3, [pc, #576]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8003f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1e8      	bne.n	8003f48 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f76:	7ffb      	ldrb	r3, [r7, #31]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d105      	bne.n	8003f88 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f7c:	4b8b      	ldr	r3, [pc, #556]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f80:	4a8a      	ldr	r2, [pc, #552]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8003f82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f86:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 8108 	beq.w	80041a2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	f040 80d0 	bne.w	800413c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f9c:	4b83      	ldr	r3, [pc, #524]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f003 0203 	and.w	r2, r3, #3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d130      	bne.n	8004012 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d127      	bne.n	8004012 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fcc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d11f      	bne.n	8004012 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003fdc:	2a07      	cmp	r2, #7
 8003fde:	bf14      	ite	ne
 8003fe0:	2201      	movne	r2, #1
 8003fe2:	2200      	moveq	r2, #0
 8003fe4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d113      	bne.n	8004012 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff4:	085b      	lsrs	r3, r3, #1
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d109      	bne.n	8004012 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004008:	085b      	lsrs	r3, r3, #1
 800400a:	3b01      	subs	r3, #1
 800400c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d06e      	beq.n	80040f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	2b0c      	cmp	r3, #12
 8004016:	d069      	beq.n	80040ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004018:	4b64      	ldr	r3, [pc, #400]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d105      	bne.n	8004030 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004024:	4b61      	ldr	r3, [pc, #388]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e0b7      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004034:	4b5d      	ldr	r3, [pc, #372]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a5c      	ldr	r2, [pc, #368]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 800403a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800403e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004040:	f7fd fb18 	bl	8001674 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004048:	f7fd fb14 	bl	8001674 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e0a4      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800405a:	4b54      	ldr	r3, [pc, #336]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f0      	bne.n	8004048 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004066:	4b51      	ldr	r3, [pc, #324]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	4b51      	ldr	r3, [pc, #324]	; (80041b0 <HAL_RCC_OscConfig+0x7c8>)
 800406c:	4013      	ands	r3, r2
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004076:	3a01      	subs	r2, #1
 8004078:	0112      	lsls	r2, r2, #4
 800407a:	4311      	orrs	r1, r2
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004080:	0212      	lsls	r2, r2, #8
 8004082:	4311      	orrs	r1, r2
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004088:	0852      	lsrs	r2, r2, #1
 800408a:	3a01      	subs	r2, #1
 800408c:	0552      	lsls	r2, r2, #21
 800408e:	4311      	orrs	r1, r2
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004094:	0852      	lsrs	r2, r2, #1
 8004096:	3a01      	subs	r2, #1
 8004098:	0652      	lsls	r2, r2, #25
 800409a:	4311      	orrs	r1, r2
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040a0:	0912      	lsrs	r2, r2, #4
 80040a2:	0452      	lsls	r2, r2, #17
 80040a4:	430a      	orrs	r2, r1
 80040a6:	4941      	ldr	r1, [pc, #260]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80040ac:	4b3f      	ldr	r3, [pc, #252]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a3e      	ldr	r2, [pc, #248]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040b8:	4b3c      	ldr	r3, [pc, #240]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	4a3b      	ldr	r2, [pc, #236]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040c4:	f7fd fad6 	bl	8001674 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040cc:	f7fd fad2 	bl	8001674 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e062      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040de:	4b33      	ldr	r3, [pc, #204]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d0f0      	beq.n	80040cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040ea:	e05a      	b.n	80041a2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e059      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040f0:	4b2e      	ldr	r3, [pc, #184]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d152      	bne.n	80041a2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80040fc:	4b2b      	ldr	r3, [pc, #172]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a2a      	ldr	r2, [pc, #168]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004102:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004106:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004108:	4b28      	ldr	r3, [pc, #160]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a27      	ldr	r2, [pc, #156]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 800410e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004112:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004114:	f7fd faae 	bl	8001674 <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411c:	f7fd faaa 	bl	8001674 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e03a      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800412e:	4b1f      	ldr	r3, [pc, #124]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d0f0      	beq.n	800411c <HAL_RCC_OscConfig+0x734>
 800413a:	e032      	b.n	80041a2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	2b0c      	cmp	r3, #12
 8004140:	d02d      	beq.n	800419e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004142:	4b1a      	ldr	r3, [pc, #104]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a19      	ldr	r2, [pc, #100]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004148:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800414c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800414e:	4b17      	ldr	r3, [pc, #92]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d105      	bne.n	8004166 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800415a:	4b14      	ldr	r3, [pc, #80]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	4a13      	ldr	r2, [pc, #76]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004160:	f023 0303 	bic.w	r3, r3, #3
 8004164:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004166:	4b11      	ldr	r3, [pc, #68]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	4a10      	ldr	r2, [pc, #64]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 800416c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004170:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004174:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004176:	f7fd fa7d 	bl	8001674 <HAL_GetTick>
 800417a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800417e:	f7fd fa79 	bl	8001674 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e009      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004190:	4b06      	ldr	r3, [pc, #24]	; (80041ac <HAL_RCC_OscConfig+0x7c4>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1f0      	bne.n	800417e <HAL_RCC_OscConfig+0x796>
 800419c:	e001      	b.n	80041a2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e000      	b.n	80041a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3720      	adds	r7, #32
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40021000 	.word	0x40021000
 80041b0:	f99d808c 	.word	0xf99d808c

080041b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e0c8      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041c8:	4b66      	ldr	r3, [pc, #408]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	683a      	ldr	r2, [r7, #0]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d910      	bls.n	80041f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d6:	4b63      	ldr	r3, [pc, #396]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f023 0207 	bic.w	r2, r3, #7
 80041de:	4961      	ldr	r1, [pc, #388]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e6:	4b5f      	ldr	r3, [pc, #380]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d001      	beq.n	80041f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e0b0      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	d04c      	beq.n	800429e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	2b03      	cmp	r3, #3
 800420a:	d107      	bne.n	800421c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800420c:	4b56      	ldr	r3, [pc, #344]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d121      	bne.n	800425c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e09e      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	2b02      	cmp	r3, #2
 8004222:	d107      	bne.n	8004234 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004224:	4b50      	ldr	r3, [pc, #320]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d115      	bne.n	800425c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e092      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d107      	bne.n	800424c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800423c:	4b4a      	ldr	r3, [pc, #296]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d109      	bne.n	800425c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e086      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800424c:	4b46      	ldr	r3, [pc, #280]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e07e      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800425c:	4b42      	ldr	r3, [pc, #264]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f023 0203 	bic.w	r2, r3, #3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	493f      	ldr	r1, [pc, #252]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 800426a:	4313      	orrs	r3, r2
 800426c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800426e:	f7fd fa01 	bl	8001674 <HAL_GetTick>
 8004272:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004274:	e00a      	b.n	800428c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004276:	f7fd f9fd 	bl	8001674 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	f241 3288 	movw	r2, #5000	; 0x1388
 8004284:	4293      	cmp	r3, r2
 8004286:	d901      	bls.n	800428c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e066      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800428c:	4b36      	ldr	r3, [pc, #216]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f003 020c 	and.w	r2, r3, #12
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	429a      	cmp	r2, r3
 800429c:	d1eb      	bne.n	8004276 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d008      	beq.n	80042bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042aa:	4b2f      	ldr	r3, [pc, #188]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	492c      	ldr	r1, [pc, #176]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042bc:	4b29      	ldr	r3, [pc, #164]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	683a      	ldr	r2, [r7, #0]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d210      	bcs.n	80042ec <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ca:	4b26      	ldr	r3, [pc, #152]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f023 0207 	bic.w	r2, r3, #7
 80042d2:	4924      	ldr	r1, [pc, #144]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042da:	4b22      	ldr	r3, [pc, #136]	; (8004364 <HAL_RCC_ClockConfig+0x1b0>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	683a      	ldr	r2, [r7, #0]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d001      	beq.n	80042ec <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e036      	b.n	800435a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0304 	and.w	r3, r3, #4
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d008      	beq.n	800430a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042f8:	4b1b      	ldr	r3, [pc, #108]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	4918      	ldr	r1, [pc, #96]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 8004306:	4313      	orrs	r3, r2
 8004308:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0308 	and.w	r3, r3, #8
 8004312:	2b00      	cmp	r3, #0
 8004314:	d009      	beq.n	800432a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004316:	4b14      	ldr	r3, [pc, #80]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	4910      	ldr	r1, [pc, #64]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 8004326:	4313      	orrs	r3, r2
 8004328:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800432a:	f000 f825 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 800432e:	4601      	mov	r1, r0
 8004330:	4b0d      	ldr	r3, [pc, #52]	; (8004368 <HAL_RCC_ClockConfig+0x1b4>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	091b      	lsrs	r3, r3, #4
 8004336:	f003 030f 	and.w	r3, r3, #15
 800433a:	4a0c      	ldr	r2, [pc, #48]	; (800436c <HAL_RCC_ClockConfig+0x1b8>)
 800433c:	5cd3      	ldrb	r3, [r2, r3]
 800433e:	f003 031f 	and.w	r3, r3, #31
 8004342:	fa21 f303 	lsr.w	r3, r1, r3
 8004346:	4a0a      	ldr	r2, [pc, #40]	; (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800434a:	4b0a      	ldr	r3, [pc, #40]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f7fd f940 	bl	80015d4 <HAL_InitTick>
 8004354:	4603      	mov	r3, r0
 8004356:	72fb      	strb	r3, [r7, #11]

  return status;
 8004358:	7afb      	ldrb	r3, [r7, #11]
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	40022000 	.word	0x40022000
 8004368:	40021000 	.word	0x40021000
 800436c:	0800719c 	.word	0x0800719c
 8004370:	2000000c 	.word	0x2000000c
 8004374:	20000010 	.word	0x20000010

08004378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004378:	b480      	push	{r7}
 800437a:	b089      	sub	sp, #36	; 0x24
 800437c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	2300      	movs	r3, #0
 8004384:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004386:	4b3d      	ldr	r3, [pc, #244]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 030c 	and.w	r3, r3, #12
 800438e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004390:	4b3a      	ldr	r3, [pc, #232]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f003 0303 	and.w	r3, r3, #3
 8004398:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d005      	beq.n	80043ac <HAL_RCC_GetSysClockFreq+0x34>
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	2b0c      	cmp	r3, #12
 80043a4:	d121      	bne.n	80043ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d11e      	bne.n	80043ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043ac:	4b33      	ldr	r3, [pc, #204]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043b8:	4b30      	ldr	r3, [pc, #192]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 80043ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043be:	0a1b      	lsrs	r3, r3, #8
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	61fb      	str	r3, [r7, #28]
 80043c6:	e005      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043c8:	4b2c      	ldr	r3, [pc, #176]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043d4:	4a2a      	ldr	r2, [pc, #168]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10d      	bne.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043e8:	e00a      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d102      	bne.n	80043f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043f0:	4b24      	ldr	r3, [pc, #144]	; (8004484 <HAL_RCC_GetSysClockFreq+0x10c>)
 80043f2:	61bb      	str	r3, [r7, #24]
 80043f4:	e004      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	2b08      	cmp	r3, #8
 80043fa:	d101      	bne.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043fc:	4b22      	ldr	r3, [pc, #136]	; (8004488 <HAL_RCC_GetSysClockFreq+0x110>)
 80043fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	2b0c      	cmp	r3, #12
 8004404:	d133      	bne.n	800446e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004406:	4b1d      	ldr	r3, [pc, #116]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2b02      	cmp	r3, #2
 8004414:	d002      	beq.n	800441c <HAL_RCC_GetSysClockFreq+0xa4>
 8004416:	2b03      	cmp	r3, #3
 8004418:	d003      	beq.n	8004422 <HAL_RCC_GetSysClockFreq+0xaa>
 800441a:	e005      	b.n	8004428 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800441c:	4b19      	ldr	r3, [pc, #100]	; (8004484 <HAL_RCC_GetSysClockFreq+0x10c>)
 800441e:	617b      	str	r3, [r7, #20]
      break;
 8004420:	e005      	b.n	800442e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004422:	4b19      	ldr	r3, [pc, #100]	; (8004488 <HAL_RCC_GetSysClockFreq+0x110>)
 8004424:	617b      	str	r3, [r7, #20]
      break;
 8004426:	e002      	b.n	800442e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	617b      	str	r3, [r7, #20]
      break;
 800442c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800442e:	4b13      	ldr	r3, [pc, #76]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	091b      	lsrs	r3, r3, #4
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	3301      	adds	r3, #1
 800443a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800443c:	4b0f      	ldr	r3, [pc, #60]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	0a1b      	lsrs	r3, r3, #8
 8004442:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	fb02 f203 	mul.w	r2, r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004452:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004454:	4b09      	ldr	r3, [pc, #36]	; (800447c <HAL_RCC_GetSysClockFreq+0x104>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	0e5b      	lsrs	r3, r3, #25
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	3301      	adds	r3, #1
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	fbb2 f3f3 	udiv	r3, r2, r3
 800446c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800446e:	69bb      	ldr	r3, [r7, #24]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3724      	adds	r7, #36	; 0x24
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	40021000 	.word	0x40021000
 8004480:	080071b4 	.word	0x080071b4
 8004484:	00f42400 	.word	0x00f42400
 8004488:	007a1200 	.word	0x007a1200

0800448c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004490:	4b03      	ldr	r3, [pc, #12]	; (80044a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004492:	681b      	ldr	r3, [r3, #0]
}
 8004494:	4618      	mov	r0, r3
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	2000000c 	.word	0x2000000c

080044a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044a8:	f7ff fff0 	bl	800448c <HAL_RCC_GetHCLKFreq>
 80044ac:	4601      	mov	r1, r0
 80044ae:	4b06      	ldr	r3, [pc, #24]	; (80044c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	0a1b      	lsrs	r3, r3, #8
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	4a04      	ldr	r2, [pc, #16]	; (80044cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80044ba:	5cd3      	ldrb	r3, [r2, r3]
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40021000 	.word	0x40021000
 80044cc:	080071ac 	.word	0x080071ac

080044d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044d4:	f7ff ffda 	bl	800448c <HAL_RCC_GetHCLKFreq>
 80044d8:	4601      	mov	r1, r0
 80044da:	4b06      	ldr	r3, [pc, #24]	; (80044f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	0adb      	lsrs	r3, r3, #11
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	4a04      	ldr	r2, [pc, #16]	; (80044f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80044e6:	5cd3      	ldrb	r3, [r2, r3]
 80044e8:	f003 031f 	and.w	r3, r3, #31
 80044ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40021000 	.word	0x40021000
 80044f8:	080071ac 	.word	0x080071ac

080044fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b086      	sub	sp, #24
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004504:	2300      	movs	r3, #0
 8004506:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004508:	4b2a      	ldr	r3, [pc, #168]	; (80045b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800450a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800450c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d003      	beq.n	800451c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004514:	f7ff fa04 	bl	8003920 <HAL_PWREx_GetVoltageRange>
 8004518:	6178      	str	r0, [r7, #20]
 800451a:	e014      	b.n	8004546 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800451c:	4b25      	ldr	r3, [pc, #148]	; (80045b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800451e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004520:	4a24      	ldr	r2, [pc, #144]	; (80045b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004526:	6593      	str	r3, [r2, #88]	; 0x58
 8004528:	4b22      	ldr	r3, [pc, #136]	; (80045b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800452a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800452c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004534:	f7ff f9f4 	bl	8003920 <HAL_PWREx_GetVoltageRange>
 8004538:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800453a:	4b1e      	ldr	r3, [pc, #120]	; (80045b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800453c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453e:	4a1d      	ldr	r2, [pc, #116]	; (80045b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004544:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800454c:	d10b      	bne.n	8004566 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b80      	cmp	r3, #128	; 0x80
 8004552:	d919      	bls.n	8004588 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2ba0      	cmp	r3, #160	; 0xa0
 8004558:	d902      	bls.n	8004560 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800455a:	2302      	movs	r3, #2
 800455c:	613b      	str	r3, [r7, #16]
 800455e:	e013      	b.n	8004588 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004560:	2301      	movs	r3, #1
 8004562:	613b      	str	r3, [r7, #16]
 8004564:	e010      	b.n	8004588 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b80      	cmp	r3, #128	; 0x80
 800456a:	d902      	bls.n	8004572 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800456c:	2303      	movs	r3, #3
 800456e:	613b      	str	r3, [r7, #16]
 8004570:	e00a      	b.n	8004588 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b80      	cmp	r3, #128	; 0x80
 8004576:	d102      	bne.n	800457e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004578:	2302      	movs	r3, #2
 800457a:	613b      	str	r3, [r7, #16]
 800457c:	e004      	b.n	8004588 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b70      	cmp	r3, #112	; 0x70
 8004582:	d101      	bne.n	8004588 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004584:	2301      	movs	r3, #1
 8004586:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004588:	4b0b      	ldr	r3, [pc, #44]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f023 0207 	bic.w	r2, r3, #7
 8004590:	4909      	ldr	r1, [pc, #36]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	4313      	orrs	r3, r2
 8004596:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004598:	4b07      	ldr	r3, [pc, #28]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d001      	beq.n	80045aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3718      	adds	r7, #24
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40021000 	.word	0x40021000
 80045b8:	40022000 	.word	0x40022000

080045bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045c4:	2300      	movs	r3, #0
 80045c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045c8:	2300      	movs	r3, #0
 80045ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d03f      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045e0:	d01c      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x60>
 80045e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045e6:	d802      	bhi.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00e      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80045ec:	e01f      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80045ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80045f2:	d003      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80045f4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80045f8:	d01c      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80045fa:	e018      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045fc:	4b85      	ldr	r3, [pc, #532]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	4a84      	ldr	r2, [pc, #528]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004606:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004608:	e015      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	3304      	adds	r3, #4
 800460e:	2100      	movs	r1, #0
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fab9 	bl	8004b88 <RCCEx_PLLSAI1_Config>
 8004616:	4603      	mov	r3, r0
 8004618:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800461a:	e00c      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3320      	adds	r3, #32
 8004620:	2100      	movs	r1, #0
 8004622:	4618      	mov	r0, r3
 8004624:	f000 fba0 	bl	8004d68 <RCCEx_PLLSAI2_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800462c:	e003      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	74fb      	strb	r3, [r7, #19]
      break;
 8004632:	e000      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004634:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004636:	7cfb      	ldrb	r3, [r7, #19]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10b      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800463c:	4b75      	ldr	r3, [pc, #468]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800463e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004642:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800464a:	4972      	ldr	r1, [pc, #456]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800464c:	4313      	orrs	r3, r2
 800464e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004652:	e001      	b.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004654:	7cfb      	ldrb	r3, [r7, #19]
 8004656:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d03f      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004668:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800466c:	d01c      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800466e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004672:	d802      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00e      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004678:	e01f      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800467a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800467e:	d003      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004680:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004684:	d01c      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004686:	e018      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004688:	4b62      	ldr	r3, [pc, #392]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	4a61      	ldr	r2, [pc, #388]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800468e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004692:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004694:	e015      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3304      	adds	r3, #4
 800469a:	2100      	movs	r1, #0
 800469c:	4618      	mov	r0, r3
 800469e:	f000 fa73 	bl	8004b88 <RCCEx_PLLSAI1_Config>
 80046a2:	4603      	mov	r3, r0
 80046a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046a6:	e00c      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3320      	adds	r3, #32
 80046ac:	2100      	movs	r1, #0
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fb5a 	bl	8004d68 <RCCEx_PLLSAI2_Config>
 80046b4:	4603      	mov	r3, r0
 80046b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046b8:	e003      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	74fb      	strb	r3, [r7, #19]
      break;
 80046be:	e000      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80046c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046c2:	7cfb      	ldrb	r3, [r7, #19]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d10b      	bne.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80046c8:	4b52      	ldr	r3, [pc, #328]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046d6:	494f      	ldr	r1, [pc, #316]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80046de:	e001      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e0:	7cfb      	ldrb	r3, [r7, #19]
 80046e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 80a0 	beq.w	8004832 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046f2:	2300      	movs	r3, #0
 80046f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80046f6:	4b47      	ldr	r3, [pc, #284]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004706:	2300      	movs	r3, #0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00d      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800470c:	4b41      	ldr	r3, [pc, #260]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800470e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004710:	4a40      	ldr	r2, [pc, #256]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004712:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004716:	6593      	str	r3, [r2, #88]	; 0x58
 8004718:	4b3e      	ldr	r3, [pc, #248]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800471a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800471c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004720:	60bb      	str	r3, [r7, #8]
 8004722:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004724:	2301      	movs	r3, #1
 8004726:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004728:	4b3b      	ldr	r3, [pc, #236]	; (8004818 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a3a      	ldr	r2, [pc, #232]	; (8004818 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800472e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004732:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004734:	f7fc ff9e 	bl	8001674 <HAL_GetTick>
 8004738:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800473a:	e009      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800473c:	f7fc ff9a 	bl	8001674 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d902      	bls.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	74fb      	strb	r3, [r7, #19]
        break;
 800474e:	e005      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004750:	4b31      	ldr	r3, [pc, #196]	; (8004818 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004758:	2b00      	cmp	r3, #0
 800475a:	d0ef      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800475c:	7cfb      	ldrb	r3, [r7, #19]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d15c      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004762:	4b2c      	ldr	r3, [pc, #176]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004768:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800476c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d01f      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800477a:	697a      	ldr	r2, [r7, #20]
 800477c:	429a      	cmp	r2, r3
 800477e:	d019      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004780:	4b24      	ldr	r3, [pc, #144]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004786:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800478a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800478c:	4b21      	ldr	r3, [pc, #132]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800478e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004792:	4a20      	ldr	r2, [pc, #128]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004798:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800479c:	4b1d      	ldr	r3, [pc, #116]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800479e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047a2:	4a1c      	ldr	r2, [pc, #112]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80047ac:	4a19      	ldr	r2, [pc, #100]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d016      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047be:	f7fc ff59 	bl	8001674 <HAL_GetTick>
 80047c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047c4:	e00b      	b.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c6:	f7fc ff55 	bl	8001674 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d902      	bls.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	74fb      	strb	r3, [r7, #19]
            break;
 80047dc:	e006      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047de:	4b0d      	ldr	r3, [pc, #52]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d0ec      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80047ec:	7cfb      	ldrb	r3, [r7, #19]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10c      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047f2:	4b08      	ldr	r3, [pc, #32]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004802:	4904      	ldr	r1, [pc, #16]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800480a:	e009      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800480c:	7cfb      	ldrb	r3, [r7, #19]
 800480e:	74bb      	strb	r3, [r7, #18]
 8004810:	e006      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004812:	bf00      	nop
 8004814:	40021000 	.word	0x40021000
 8004818:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481c:	7cfb      	ldrb	r3, [r7, #19]
 800481e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004820:	7c7b      	ldrb	r3, [r7, #17]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d105      	bne.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004826:	4b9e      	ldr	r3, [pc, #632]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800482a:	4a9d      	ldr	r2, [pc, #628]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800482c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004830:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800483e:	4b98      	ldr	r3, [pc, #608]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004844:	f023 0203 	bic.w	r2, r3, #3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484c:	4994      	ldr	r1, [pc, #592]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800484e:	4313      	orrs	r3, r2
 8004850:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00a      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004860:	4b8f      	ldr	r3, [pc, #572]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004866:	f023 020c 	bic.w	r2, r3, #12
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486e:	498c      	ldr	r1, [pc, #560]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004870:	4313      	orrs	r3, r2
 8004872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0304 	and.w	r3, r3, #4
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00a      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004882:	4b87      	ldr	r3, [pc, #540]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004888:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004890:	4983      	ldr	r1, [pc, #524]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004892:	4313      	orrs	r3, r2
 8004894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00a      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048a4:	4b7e      	ldr	r3, [pc, #504]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048aa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b2:	497b      	ldr	r1, [pc, #492]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0310 	and.w	r3, r3, #16
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048c6:	4b76      	ldr	r3, [pc, #472]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048d4:	4972      	ldr	r1, [pc, #456]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0320 	and.w	r3, r3, #32
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048e8:	4b6d      	ldr	r3, [pc, #436]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048f6:	496a      	ldr	r1, [pc, #424]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800490a:	4b65      	ldr	r3, [pc, #404]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800490c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004910:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004918:	4961      	ldr	r1, [pc, #388]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800491a:	4313      	orrs	r3, r2
 800491c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00a      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800492c:	4b5c      	ldr	r3, [pc, #368]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800492e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004932:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800493a:	4959      	ldr	r1, [pc, #356]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800493c:	4313      	orrs	r3, r2
 800493e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00a      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800494e:	4b54      	ldr	r3, [pc, #336]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004954:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800495c:	4950      	ldr	r1, [pc, #320]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800495e:	4313      	orrs	r3, r2
 8004960:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00a      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004970:	4b4b      	ldr	r3, [pc, #300]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004976:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800497e:	4948      	ldr	r1, [pc, #288]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004980:	4313      	orrs	r3, r2
 8004982:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00a      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004992:	4b43      	ldr	r3, [pc, #268]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004998:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a0:	493f      	ldr	r1, [pc, #252]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d028      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049b4:	4b3a      	ldr	r3, [pc, #232]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049c2:	4937      	ldr	r1, [pc, #220]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049d2:	d106      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049d4:	4b32      	ldr	r3, [pc, #200]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	4a31      	ldr	r2, [pc, #196]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049de:	60d3      	str	r3, [r2, #12]
 80049e0:	e011      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049ea:	d10c      	bne.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3304      	adds	r3, #4
 80049f0:	2101      	movs	r1, #1
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 f8c8 	bl	8004b88 <RCCEx_PLLSAI1_Config>
 80049f8:	4603      	mov	r3, r0
 80049fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80049fc:	7cfb      	ldrb	r3, [r7, #19]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004a02:	7cfb      	ldrb	r3, [r7, #19]
 8004a04:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d028      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a12:	4b23      	ldr	r3, [pc, #140]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a18:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a20:	491f      	ldr	r1, [pc, #124]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a30:	d106      	bne.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a32:	4b1b      	ldr	r3, [pc, #108]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	4a1a      	ldr	r2, [pc, #104]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a3c:	60d3      	str	r3, [r2, #12]
 8004a3e:	e011      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a44:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a48:	d10c      	bne.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	3304      	adds	r3, #4
 8004a4e:	2101      	movs	r1, #1
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 f899 	bl	8004b88 <RCCEx_PLLSAI1_Config>
 8004a56:	4603      	mov	r3, r0
 8004a58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a5a:	7cfb      	ldrb	r3, [r7, #19]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004a60:	7cfb      	ldrb	r3, [r7, #19]
 8004a62:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d02b      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a70:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a7e:	4908      	ldr	r1, [pc, #32]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a8e:	d109      	bne.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a90:	4b03      	ldr	r3, [pc, #12]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	4a02      	ldr	r2, [pc, #8]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a9a:	60d3      	str	r3, [r2, #12]
 8004a9c:	e014      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004a9e:	bf00      	nop
 8004aa0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aa8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aac:	d10c      	bne.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	3304      	adds	r3, #4
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f000 f867 	bl	8004b88 <RCCEx_PLLSAI1_Config>
 8004aba:	4603      	mov	r3, r0
 8004abc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004abe:	7cfb      	ldrb	r3, [r7, #19]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004ac4:	7cfb      	ldrb	r3, [r7, #19]
 8004ac6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d02f      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ad4:	4b2b      	ldr	r3, [pc, #172]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ada:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ae2:	4928      	ldr	r1, [pc, #160]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004aee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004af2:	d10d      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3304      	adds	r3, #4
 8004af8:	2102      	movs	r1, #2
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 f844 	bl	8004b88 <RCCEx_PLLSAI1_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b04:	7cfb      	ldrb	r3, [r7, #19]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d014      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004b0a:	7cfb      	ldrb	r3, [r7, #19]
 8004b0c:	74bb      	strb	r3, [r7, #18]
 8004b0e:	e011      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b18:	d10c      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	3320      	adds	r3, #32
 8004b1e:	2102      	movs	r1, #2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 f921 	bl	8004d68 <RCCEx_PLLSAI2_Config>
 8004b26:	4603      	mov	r3, r0
 8004b28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b2a:	7cfb      	ldrb	r3, [r7, #19]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004b30:	7cfb      	ldrb	r3, [r7, #19]
 8004b32:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b40:	4b10      	ldr	r3, [pc, #64]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b46:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b4e:	490d      	ldr	r1, [pc, #52]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b50:	4313      	orrs	r3, r2
 8004b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00b      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b62:	4b08      	ldr	r3, [pc, #32]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b68:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b72:	4904      	ldr	r1, [pc, #16]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004b7a:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3718      	adds	r7, #24
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	40021000 	.word	0x40021000

08004b88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b92:	2300      	movs	r3, #0
 8004b94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b96:	4b73      	ldr	r3, [pc, #460]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	f003 0303 	and.w	r3, r3, #3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d018      	beq.n	8004bd4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ba2:	4b70      	ldr	r3, [pc, #448]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	f003 0203 	and.w	r2, r3, #3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d10d      	bne.n	8004bce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
       ||
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d009      	beq.n	8004bce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004bba:	4b6a      	ldr	r3, [pc, #424]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	091b      	lsrs	r3, r3, #4
 8004bc0:	f003 0307 	and.w	r3, r3, #7
 8004bc4:	1c5a      	adds	r2, r3, #1
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
       ||
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d044      	beq.n	8004c58 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	73fb      	strb	r3, [r7, #15]
 8004bd2:	e041      	b.n	8004c58 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	d00c      	beq.n	8004bf6 <RCCEx_PLLSAI1_Config+0x6e>
 8004bdc:	2b03      	cmp	r3, #3
 8004bde:	d013      	beq.n	8004c08 <RCCEx_PLLSAI1_Config+0x80>
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d120      	bne.n	8004c26 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004be4:	4b5f      	ldr	r3, [pc, #380]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d11d      	bne.n	8004c2c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf4:	e01a      	b.n	8004c2c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004bf6:	4b5b      	ldr	r3, [pc, #364]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d116      	bne.n	8004c30 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c06:	e013      	b.n	8004c30 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c08:	4b56      	ldr	r3, [pc, #344]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d10f      	bne.n	8004c34 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c14:	4b53      	ldr	r3, [pc, #332]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d109      	bne.n	8004c34 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c24:	e006      	b.n	8004c34 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	73fb      	strb	r3, [r7, #15]
      break;
 8004c2a:	e004      	b.n	8004c36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c2c:	bf00      	nop
 8004c2e:	e002      	b.n	8004c36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c30:	bf00      	nop
 8004c32:	e000      	b.n	8004c36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c34:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10d      	bne.n	8004c58 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c3c:	4b49      	ldr	r3, [pc, #292]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6819      	ldr	r1, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	430b      	orrs	r3, r1
 8004c52:	4944      	ldr	r1, [pc, #272]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c58:	7bfb      	ldrb	r3, [r7, #15]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d17d      	bne.n	8004d5a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c5e:	4b41      	ldr	r3, [pc, #260]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a40      	ldr	r2, [pc, #256]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c64:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004c68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c6a:	f7fc fd03 	bl	8001674 <HAL_GetTick>
 8004c6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c70:	e009      	b.n	8004c86 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c72:	f7fc fcff 	bl	8001674 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d902      	bls.n	8004c86 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	73fb      	strb	r3, [r7, #15]
        break;
 8004c84:	e005      	b.n	8004c92 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004c86:	4b37      	ldr	r3, [pc, #220]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1ef      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004c92:	7bfb      	ldrb	r3, [r7, #15]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d160      	bne.n	8004d5a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d111      	bne.n	8004cc2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c9e:	4b31      	ldr	r3, [pc, #196]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ca6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	6892      	ldr	r2, [r2, #8]
 8004cae:	0211      	lsls	r1, r2, #8
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	68d2      	ldr	r2, [r2, #12]
 8004cb4:	0912      	lsrs	r2, r2, #4
 8004cb6:	0452      	lsls	r2, r2, #17
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	492a      	ldr	r1, [pc, #168]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	610b      	str	r3, [r1, #16]
 8004cc0:	e027      	b.n	8004d12 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d112      	bne.n	8004cee <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cc8:	4b26      	ldr	r3, [pc, #152]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004cd0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	6892      	ldr	r2, [r2, #8]
 8004cd8:	0211      	lsls	r1, r2, #8
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6912      	ldr	r2, [r2, #16]
 8004cde:	0852      	lsrs	r2, r2, #1
 8004ce0:	3a01      	subs	r2, #1
 8004ce2:	0552      	lsls	r2, r2, #21
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	491f      	ldr	r1, [pc, #124]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	610b      	str	r3, [r1, #16]
 8004cec:	e011      	b.n	8004d12 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cee:	4b1d      	ldr	r3, [pc, #116]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004cf6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6892      	ldr	r2, [r2, #8]
 8004cfe:	0211      	lsls	r1, r2, #8
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6952      	ldr	r2, [r2, #20]
 8004d04:	0852      	lsrs	r2, r2, #1
 8004d06:	3a01      	subs	r2, #1
 8004d08:	0652      	lsls	r2, r2, #25
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	4915      	ldr	r1, [pc, #84]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d12:	4b14      	ldr	r3, [pc, #80]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a13      	ldr	r2, [pc, #76]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004d1c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d1e:	f7fc fca9 	bl	8001674 <HAL_GetTick>
 8004d22:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d24:	e009      	b.n	8004d3a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d26:	f7fc fca5 	bl	8001674 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d902      	bls.n	8004d3a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	73fb      	strb	r3, [r7, #15]
          break;
 8004d38:	e005      	b.n	8004d46 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d3a:	4b0a      	ldr	r3, [pc, #40]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d0ef      	beq.n	8004d26 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004d46:	7bfb      	ldrb	r3, [r7, #15]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d106      	bne.n	8004d5a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d4c:	4b05      	ldr	r3, [pc, #20]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	4903      	ldr	r1, [pc, #12]	; (8004d64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	40021000 	.word	0x40021000

08004d68 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d72:	2300      	movs	r3, #0
 8004d74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d76:	4b68      	ldr	r3, [pc, #416]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f003 0303 	and.w	r3, r3, #3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d018      	beq.n	8004db4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004d82:	4b65      	ldr	r3, [pc, #404]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f003 0203 	and.w	r2, r3, #3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d10d      	bne.n	8004dae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
       ||
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d009      	beq.n	8004dae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004d9a:	4b5f      	ldr	r3, [pc, #380]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	091b      	lsrs	r3, r3, #4
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	1c5a      	adds	r2, r3, #1
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
       ||
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d044      	beq.n	8004e38 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	73fb      	strb	r3, [r7, #15]
 8004db2:	e041      	b.n	8004e38 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d00c      	beq.n	8004dd6 <RCCEx_PLLSAI2_Config+0x6e>
 8004dbc:	2b03      	cmp	r3, #3
 8004dbe:	d013      	beq.n	8004de8 <RCCEx_PLLSAI2_Config+0x80>
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d120      	bne.n	8004e06 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004dc4:	4b54      	ldr	r3, [pc, #336]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d11d      	bne.n	8004e0c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dd4:	e01a      	b.n	8004e0c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004dd6:	4b50      	ldr	r3, [pc, #320]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d116      	bne.n	8004e10 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004de6:	e013      	b.n	8004e10 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004de8:	4b4b      	ldr	r3, [pc, #300]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10f      	bne.n	8004e14 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004df4:	4b48      	ldr	r3, [pc, #288]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d109      	bne.n	8004e14 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e04:	e006      	b.n	8004e14 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	73fb      	strb	r3, [r7, #15]
      break;
 8004e0a:	e004      	b.n	8004e16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e0c:	bf00      	nop
 8004e0e:	e002      	b.n	8004e16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e10:	bf00      	nop
 8004e12:	e000      	b.n	8004e16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e14:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e16:	7bfb      	ldrb	r3, [r7, #15]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10d      	bne.n	8004e38 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e1c:	4b3e      	ldr	r3, [pc, #248]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6819      	ldr	r1, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	011b      	lsls	r3, r3, #4
 8004e30:	430b      	orrs	r3, r1
 8004e32:	4939      	ldr	r1, [pc, #228]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d167      	bne.n	8004f0e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e3e:	4b36      	ldr	r3, [pc, #216]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a35      	ldr	r2, [pc, #212]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e4a:	f7fc fc13 	bl	8001674 <HAL_GetTick>
 8004e4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e50:	e009      	b.n	8004e66 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e52:	f7fc fc0f 	bl	8001674 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d902      	bls.n	8004e66 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	73fb      	strb	r3, [r7, #15]
        break;
 8004e64:	e005      	b.n	8004e72 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e66:	4b2c      	ldr	r3, [pc, #176]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1ef      	bne.n	8004e52 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d14a      	bne.n	8004f0e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d111      	bne.n	8004ea2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004e7e:	4b26      	ldr	r3, [pc, #152]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	6892      	ldr	r2, [r2, #8]
 8004e8e:	0211      	lsls	r1, r2, #8
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	68d2      	ldr	r2, [r2, #12]
 8004e94:	0912      	lsrs	r2, r2, #4
 8004e96:	0452      	lsls	r2, r2, #17
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	491f      	ldr	r1, [pc, #124]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	614b      	str	r3, [r1, #20]
 8004ea0:	e011      	b.n	8004ec6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ea2:	4b1d      	ldr	r3, [pc, #116]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004eaa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6892      	ldr	r2, [r2, #8]
 8004eb2:	0211      	lsls	r1, r2, #8
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6912      	ldr	r2, [r2, #16]
 8004eb8:	0852      	lsrs	r2, r2, #1
 8004eba:	3a01      	subs	r2, #1
 8004ebc:	0652      	lsls	r2, r2, #25
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	4915      	ldr	r1, [pc, #84]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ec6:	4b14      	ldr	r3, [pc, #80]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a13      	ldr	r2, [pc, #76]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ed0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed2:	f7fc fbcf 	bl	8001674 <HAL_GetTick>
 8004ed6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ed8:	e009      	b.n	8004eee <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004eda:	f7fc fbcb 	bl	8001674 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d902      	bls.n	8004eee <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	73fb      	strb	r3, [r7, #15]
          break;
 8004eec:	e005      	b.n	8004efa <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004eee:	4b0a      	ldr	r3, [pc, #40]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d0ef      	beq.n	8004eda <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d106      	bne.n	8004f0e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f00:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f02:	695a      	ldr	r2, [r3, #20]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	4903      	ldr	r1, [pc, #12]	; (8004f18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3710      	adds	r7, #16
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40021000 	.word	0x40021000

08004f1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e095      	b.n	800505a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d108      	bne.n	8004f48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f3e:	d009      	beq.n	8004f54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	61da      	str	r2, [r3, #28]
 8004f46:	e005      	b.n	8004f54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d106      	bne.n	8004f74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7fc f9a8 	bl	80012c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f94:	d902      	bls.n	8004f9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f96:	2300      	movs	r3, #0
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	e002      	b.n	8004fa2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004fa0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004faa:	d007      	beq.n	8004fbc <HAL_SPI_Init+0xa0>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004fb4:	d002      	beq.n	8004fbc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	431a      	orrs	r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	695b      	ldr	r3, [r3, #20]
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fea:	431a      	orrs	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	69db      	ldr	r3, [r3, #28]
 8004ff0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
 8004ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ffe:	ea42 0103 	orr.w	r1, r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005006:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	0c1b      	lsrs	r3, r3, #16
 8005018:	f003 0204 	and.w	r2, r3, #4
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	f003 0310 	and.w	r3, r3, #16
 8005024:	431a      	orrs	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005038:	ea42 0103 	orr.w	r1, r2, r3
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b082      	sub	sp, #8
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e040      	b.n	80050f6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005078:	2b00      	cmp	r3, #0
 800507a:	d106      	bne.n	800508a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7fc f97f 	bl	8001388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2224      	movs	r2, #36	; 0x24
 800508e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0201 	bic.w	r2, r2, #1
 800509e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f000 f8bf 	bl	8005224 <UART_SetConfig>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e022      	b.n	80050f6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d002      	beq.n	80050be <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 fb3d 	bl	8005738 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f042 0201 	orr.w	r2, r2, #1
 80050ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 fbc4 	bl	800587c <UART_CheckIdleState>
 80050f4:	4603      	mov	r3, r0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3708      	adds	r7, #8
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}

080050fe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b08a      	sub	sp, #40	; 0x28
 8005102:	af02      	add	r7, sp, #8
 8005104:	60f8      	str	r0, [r7, #12]
 8005106:	60b9      	str	r1, [r7, #8]
 8005108:	603b      	str	r3, [r7, #0]
 800510a:	4613      	mov	r3, r2
 800510c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005112:	2b20      	cmp	r3, #32
 8005114:	f040 8081 	bne.w	800521a <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d002      	beq.n	8005124 <HAL_UART_Transmit+0x26>
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e079      	b.n	800521c <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800512e:	2b01      	cmp	r3, #1
 8005130:	d101      	bne.n	8005136 <HAL_UART_Transmit+0x38>
 8005132:	2302      	movs	r3, #2
 8005134:	e072      	b.n	800521c <HAL_UART_Transmit+0x11e>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2221      	movs	r2, #33	; 0x21
 8005148:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800514a:	f7fc fa93 	bl	8001674 <HAL_GetTick>
 800514e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	88fa      	ldrh	r2, [r7, #6]
 8005154:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	88fa      	ldrh	r2, [r7, #6]
 800515c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005168:	d108      	bne.n	800517c <HAL_UART_Transmit+0x7e>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d104      	bne.n	800517c <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8005172:	2300      	movs	r3, #0
 8005174:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	61bb      	str	r3, [r7, #24]
 800517a:	e003      	b.n	8005184 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005180:	2300      	movs	r3, #0
 8005182:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800518c:	e02d      	b.n	80051ea <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2200      	movs	r2, #0
 8005196:	2180      	movs	r1, #128	; 0x80
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 fbb4 	bl	8005906 <UART_WaitOnFlagUntilTimeout>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e039      	b.n	800521c <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10b      	bne.n	80051c6 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	881a      	ldrh	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051ba:	b292      	uxth	r2, r2
 80051bc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	3302      	adds	r3, #2
 80051c2:	61bb      	str	r3, [r7, #24]
 80051c4:	e008      	b.n	80051d8 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	781a      	ldrb	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	b292      	uxth	r2, r2
 80051d0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	3301      	adds	r3, #1
 80051d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80051de:	b29b      	uxth	r3, r3
 80051e0:	3b01      	subs	r3, #1
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1cb      	bne.n	800518e <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	2200      	movs	r2, #0
 80051fe:	2140      	movs	r1, #64	; 0x40
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 fb80 	bl	8005906 <UART_WaitOnFlagUntilTimeout>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d001      	beq.n	8005210 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e005      	b.n	800521c <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2220      	movs	r2, #32
 8005214:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8005216:	2300      	movs	r3, #0
 8005218:	e000      	b.n	800521c <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800521a:	2302      	movs	r3, #2
  }
}
 800521c:	4618      	mov	r0, r3
 800521e:	3720      	adds	r7, #32
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005224:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005228:	b088      	sub	sp, #32
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800522e:	2300      	movs	r3, #0
 8005230:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	689a      	ldr	r2, [r3, #8]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	431a      	orrs	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	4313      	orrs	r3, r2
 8005248:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	4bac      	ldr	r3, [pc, #688]	; (8005504 <UART_SetConfig+0x2e0>)
 8005252:	4013      	ands	r3, r2
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	6812      	ldr	r2, [r2, #0]
 8005258:	69f9      	ldr	r1, [r7, #28]
 800525a:	430b      	orrs	r3, r1
 800525c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68da      	ldr	r2, [r3, #12]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4aa2      	ldr	r2, [pc, #648]	; (8005508 <UART_SetConfig+0x2e4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d004      	beq.n	800528e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	69fa      	ldr	r2, [r7, #28]
 800528a:	4313      	orrs	r3, r2
 800528c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	69fa      	ldr	r2, [r7, #28]
 800529e:	430a      	orrs	r2, r1
 80052a0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a99      	ldr	r2, [pc, #612]	; (800550c <UART_SetConfig+0x2e8>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d121      	bne.n	80052f0 <UART_SetConfig+0xcc>
 80052ac:	4b98      	ldr	r3, [pc, #608]	; (8005510 <UART_SetConfig+0x2ec>)
 80052ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	2b03      	cmp	r3, #3
 80052b8:	d816      	bhi.n	80052e8 <UART_SetConfig+0xc4>
 80052ba:	a201      	add	r2, pc, #4	; (adr r2, 80052c0 <UART_SetConfig+0x9c>)
 80052bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c0:	080052d1 	.word	0x080052d1
 80052c4:	080052dd 	.word	0x080052dd
 80052c8:	080052d7 	.word	0x080052d7
 80052cc:	080052e3 	.word	0x080052e3
 80052d0:	2301      	movs	r3, #1
 80052d2:	76fb      	strb	r3, [r7, #27]
 80052d4:	e0e8      	b.n	80054a8 <UART_SetConfig+0x284>
 80052d6:	2302      	movs	r3, #2
 80052d8:	76fb      	strb	r3, [r7, #27]
 80052da:	e0e5      	b.n	80054a8 <UART_SetConfig+0x284>
 80052dc:	2304      	movs	r3, #4
 80052de:	76fb      	strb	r3, [r7, #27]
 80052e0:	e0e2      	b.n	80054a8 <UART_SetConfig+0x284>
 80052e2:	2308      	movs	r3, #8
 80052e4:	76fb      	strb	r3, [r7, #27]
 80052e6:	e0df      	b.n	80054a8 <UART_SetConfig+0x284>
 80052e8:	2310      	movs	r3, #16
 80052ea:	76fb      	strb	r3, [r7, #27]
 80052ec:	bf00      	nop
 80052ee:	e0db      	b.n	80054a8 <UART_SetConfig+0x284>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a87      	ldr	r2, [pc, #540]	; (8005514 <UART_SetConfig+0x2f0>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d134      	bne.n	8005364 <UART_SetConfig+0x140>
 80052fa:	4b85      	ldr	r3, [pc, #532]	; (8005510 <UART_SetConfig+0x2ec>)
 80052fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005300:	f003 030c 	and.w	r3, r3, #12
 8005304:	2b0c      	cmp	r3, #12
 8005306:	d829      	bhi.n	800535c <UART_SetConfig+0x138>
 8005308:	a201      	add	r2, pc, #4	; (adr r2, 8005310 <UART_SetConfig+0xec>)
 800530a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800530e:	bf00      	nop
 8005310:	08005345 	.word	0x08005345
 8005314:	0800535d 	.word	0x0800535d
 8005318:	0800535d 	.word	0x0800535d
 800531c:	0800535d 	.word	0x0800535d
 8005320:	08005351 	.word	0x08005351
 8005324:	0800535d 	.word	0x0800535d
 8005328:	0800535d 	.word	0x0800535d
 800532c:	0800535d 	.word	0x0800535d
 8005330:	0800534b 	.word	0x0800534b
 8005334:	0800535d 	.word	0x0800535d
 8005338:	0800535d 	.word	0x0800535d
 800533c:	0800535d 	.word	0x0800535d
 8005340:	08005357 	.word	0x08005357
 8005344:	2300      	movs	r3, #0
 8005346:	76fb      	strb	r3, [r7, #27]
 8005348:	e0ae      	b.n	80054a8 <UART_SetConfig+0x284>
 800534a:	2302      	movs	r3, #2
 800534c:	76fb      	strb	r3, [r7, #27]
 800534e:	e0ab      	b.n	80054a8 <UART_SetConfig+0x284>
 8005350:	2304      	movs	r3, #4
 8005352:	76fb      	strb	r3, [r7, #27]
 8005354:	e0a8      	b.n	80054a8 <UART_SetConfig+0x284>
 8005356:	2308      	movs	r3, #8
 8005358:	76fb      	strb	r3, [r7, #27]
 800535a:	e0a5      	b.n	80054a8 <UART_SetConfig+0x284>
 800535c:	2310      	movs	r3, #16
 800535e:	76fb      	strb	r3, [r7, #27]
 8005360:	bf00      	nop
 8005362:	e0a1      	b.n	80054a8 <UART_SetConfig+0x284>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a6b      	ldr	r2, [pc, #428]	; (8005518 <UART_SetConfig+0x2f4>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d120      	bne.n	80053b0 <UART_SetConfig+0x18c>
 800536e:	4b68      	ldr	r3, [pc, #416]	; (8005510 <UART_SetConfig+0x2ec>)
 8005370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005374:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005378:	2b10      	cmp	r3, #16
 800537a:	d00f      	beq.n	800539c <UART_SetConfig+0x178>
 800537c:	2b10      	cmp	r3, #16
 800537e:	d802      	bhi.n	8005386 <UART_SetConfig+0x162>
 8005380:	2b00      	cmp	r3, #0
 8005382:	d005      	beq.n	8005390 <UART_SetConfig+0x16c>
 8005384:	e010      	b.n	80053a8 <UART_SetConfig+0x184>
 8005386:	2b20      	cmp	r3, #32
 8005388:	d005      	beq.n	8005396 <UART_SetConfig+0x172>
 800538a:	2b30      	cmp	r3, #48	; 0x30
 800538c:	d009      	beq.n	80053a2 <UART_SetConfig+0x17e>
 800538e:	e00b      	b.n	80053a8 <UART_SetConfig+0x184>
 8005390:	2300      	movs	r3, #0
 8005392:	76fb      	strb	r3, [r7, #27]
 8005394:	e088      	b.n	80054a8 <UART_SetConfig+0x284>
 8005396:	2302      	movs	r3, #2
 8005398:	76fb      	strb	r3, [r7, #27]
 800539a:	e085      	b.n	80054a8 <UART_SetConfig+0x284>
 800539c:	2304      	movs	r3, #4
 800539e:	76fb      	strb	r3, [r7, #27]
 80053a0:	e082      	b.n	80054a8 <UART_SetConfig+0x284>
 80053a2:	2308      	movs	r3, #8
 80053a4:	76fb      	strb	r3, [r7, #27]
 80053a6:	e07f      	b.n	80054a8 <UART_SetConfig+0x284>
 80053a8:	2310      	movs	r3, #16
 80053aa:	76fb      	strb	r3, [r7, #27]
 80053ac:	bf00      	nop
 80053ae:	e07b      	b.n	80054a8 <UART_SetConfig+0x284>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a59      	ldr	r2, [pc, #356]	; (800551c <UART_SetConfig+0x2f8>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d120      	bne.n	80053fc <UART_SetConfig+0x1d8>
 80053ba:	4b55      	ldr	r3, [pc, #340]	; (8005510 <UART_SetConfig+0x2ec>)
 80053bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80053c4:	2b40      	cmp	r3, #64	; 0x40
 80053c6:	d00f      	beq.n	80053e8 <UART_SetConfig+0x1c4>
 80053c8:	2b40      	cmp	r3, #64	; 0x40
 80053ca:	d802      	bhi.n	80053d2 <UART_SetConfig+0x1ae>
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d005      	beq.n	80053dc <UART_SetConfig+0x1b8>
 80053d0:	e010      	b.n	80053f4 <UART_SetConfig+0x1d0>
 80053d2:	2b80      	cmp	r3, #128	; 0x80
 80053d4:	d005      	beq.n	80053e2 <UART_SetConfig+0x1be>
 80053d6:	2bc0      	cmp	r3, #192	; 0xc0
 80053d8:	d009      	beq.n	80053ee <UART_SetConfig+0x1ca>
 80053da:	e00b      	b.n	80053f4 <UART_SetConfig+0x1d0>
 80053dc:	2300      	movs	r3, #0
 80053de:	76fb      	strb	r3, [r7, #27]
 80053e0:	e062      	b.n	80054a8 <UART_SetConfig+0x284>
 80053e2:	2302      	movs	r3, #2
 80053e4:	76fb      	strb	r3, [r7, #27]
 80053e6:	e05f      	b.n	80054a8 <UART_SetConfig+0x284>
 80053e8:	2304      	movs	r3, #4
 80053ea:	76fb      	strb	r3, [r7, #27]
 80053ec:	e05c      	b.n	80054a8 <UART_SetConfig+0x284>
 80053ee:	2308      	movs	r3, #8
 80053f0:	76fb      	strb	r3, [r7, #27]
 80053f2:	e059      	b.n	80054a8 <UART_SetConfig+0x284>
 80053f4:	2310      	movs	r3, #16
 80053f6:	76fb      	strb	r3, [r7, #27]
 80053f8:	bf00      	nop
 80053fa:	e055      	b.n	80054a8 <UART_SetConfig+0x284>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a47      	ldr	r2, [pc, #284]	; (8005520 <UART_SetConfig+0x2fc>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d124      	bne.n	8005450 <UART_SetConfig+0x22c>
 8005406:	4b42      	ldr	r3, [pc, #264]	; (8005510 <UART_SetConfig+0x2ec>)
 8005408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005410:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005414:	d012      	beq.n	800543c <UART_SetConfig+0x218>
 8005416:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800541a:	d802      	bhi.n	8005422 <UART_SetConfig+0x1fe>
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <UART_SetConfig+0x20c>
 8005420:	e012      	b.n	8005448 <UART_SetConfig+0x224>
 8005422:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005426:	d006      	beq.n	8005436 <UART_SetConfig+0x212>
 8005428:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800542c:	d009      	beq.n	8005442 <UART_SetConfig+0x21e>
 800542e:	e00b      	b.n	8005448 <UART_SetConfig+0x224>
 8005430:	2300      	movs	r3, #0
 8005432:	76fb      	strb	r3, [r7, #27]
 8005434:	e038      	b.n	80054a8 <UART_SetConfig+0x284>
 8005436:	2302      	movs	r3, #2
 8005438:	76fb      	strb	r3, [r7, #27]
 800543a:	e035      	b.n	80054a8 <UART_SetConfig+0x284>
 800543c:	2304      	movs	r3, #4
 800543e:	76fb      	strb	r3, [r7, #27]
 8005440:	e032      	b.n	80054a8 <UART_SetConfig+0x284>
 8005442:	2308      	movs	r3, #8
 8005444:	76fb      	strb	r3, [r7, #27]
 8005446:	e02f      	b.n	80054a8 <UART_SetConfig+0x284>
 8005448:	2310      	movs	r3, #16
 800544a:	76fb      	strb	r3, [r7, #27]
 800544c:	bf00      	nop
 800544e:	e02b      	b.n	80054a8 <UART_SetConfig+0x284>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a2c      	ldr	r2, [pc, #176]	; (8005508 <UART_SetConfig+0x2e4>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d124      	bne.n	80054a4 <UART_SetConfig+0x280>
 800545a:	4b2d      	ldr	r3, [pc, #180]	; (8005510 <UART_SetConfig+0x2ec>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005460:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005468:	d012      	beq.n	8005490 <UART_SetConfig+0x26c>
 800546a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800546e:	d802      	bhi.n	8005476 <UART_SetConfig+0x252>
 8005470:	2b00      	cmp	r3, #0
 8005472:	d007      	beq.n	8005484 <UART_SetConfig+0x260>
 8005474:	e012      	b.n	800549c <UART_SetConfig+0x278>
 8005476:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800547a:	d006      	beq.n	800548a <UART_SetConfig+0x266>
 800547c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005480:	d009      	beq.n	8005496 <UART_SetConfig+0x272>
 8005482:	e00b      	b.n	800549c <UART_SetConfig+0x278>
 8005484:	2300      	movs	r3, #0
 8005486:	76fb      	strb	r3, [r7, #27]
 8005488:	e00e      	b.n	80054a8 <UART_SetConfig+0x284>
 800548a:	2302      	movs	r3, #2
 800548c:	76fb      	strb	r3, [r7, #27]
 800548e:	e00b      	b.n	80054a8 <UART_SetConfig+0x284>
 8005490:	2304      	movs	r3, #4
 8005492:	76fb      	strb	r3, [r7, #27]
 8005494:	e008      	b.n	80054a8 <UART_SetConfig+0x284>
 8005496:	2308      	movs	r3, #8
 8005498:	76fb      	strb	r3, [r7, #27]
 800549a:	e005      	b.n	80054a8 <UART_SetConfig+0x284>
 800549c:	2310      	movs	r3, #16
 800549e:	76fb      	strb	r3, [r7, #27]
 80054a0:	bf00      	nop
 80054a2:	e001      	b.n	80054a8 <UART_SetConfig+0x284>
 80054a4:	2310      	movs	r3, #16
 80054a6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a16      	ldr	r2, [pc, #88]	; (8005508 <UART_SetConfig+0x2e4>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	f040 8087 	bne.w	80055c2 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054b4:	7efb      	ldrb	r3, [r7, #27]
 80054b6:	2b08      	cmp	r3, #8
 80054b8:	d836      	bhi.n	8005528 <UART_SetConfig+0x304>
 80054ba:	a201      	add	r2, pc, #4	; (adr r2, 80054c0 <UART_SetConfig+0x29c>)
 80054bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c0:	080054e5 	.word	0x080054e5
 80054c4:	08005529 	.word	0x08005529
 80054c8:	080054ed 	.word	0x080054ed
 80054cc:	08005529 	.word	0x08005529
 80054d0:	080054f3 	.word	0x080054f3
 80054d4:	08005529 	.word	0x08005529
 80054d8:	08005529 	.word	0x08005529
 80054dc:	08005529 	.word	0x08005529
 80054e0:	080054fb 	.word	0x080054fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054e4:	f7fe ffde 	bl	80044a4 <HAL_RCC_GetPCLK1Freq>
 80054e8:	6178      	str	r0, [r7, #20]
        break;
 80054ea:	e022      	b.n	8005532 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054ec:	4b0d      	ldr	r3, [pc, #52]	; (8005524 <UART_SetConfig+0x300>)
 80054ee:	617b      	str	r3, [r7, #20]
        break;
 80054f0:	e01f      	b.n	8005532 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054f2:	f7fe ff41 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80054f6:	6178      	str	r0, [r7, #20]
        break;
 80054f8:	e01b      	b.n	8005532 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054fe:	617b      	str	r3, [r7, #20]
        break;
 8005500:	e017      	b.n	8005532 <UART_SetConfig+0x30e>
 8005502:	bf00      	nop
 8005504:	efff69f3 	.word	0xefff69f3
 8005508:	40008000 	.word	0x40008000
 800550c:	40013800 	.word	0x40013800
 8005510:	40021000 	.word	0x40021000
 8005514:	40004400 	.word	0x40004400
 8005518:	40004800 	.word	0x40004800
 800551c:	40004c00 	.word	0x40004c00
 8005520:	40005000 	.word	0x40005000
 8005524:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005528:	2300      	movs	r3, #0
 800552a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	76bb      	strb	r3, [r7, #26]
        break;
 8005530:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 80f1 	beq.w	800571c <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	4413      	add	r3, r2
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	429a      	cmp	r2, r3
 8005548:	d305      	bcc.n	8005556 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	429a      	cmp	r2, r3
 8005554:	d902      	bls.n	800555c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	76bb      	strb	r3, [r7, #26]
 800555a:	e0df      	b.n	800571c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	4619      	mov	r1, r3
 8005560:	f04f 0200 	mov.w	r2, #0
 8005564:	f04f 0300 	mov.w	r3, #0
 8005568:	f04f 0400 	mov.w	r4, #0
 800556c:	0214      	lsls	r4, r2, #8
 800556e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005572:	020b      	lsls	r3, r1, #8
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	6852      	ldr	r2, [r2, #4]
 8005578:	0852      	lsrs	r2, r2, #1
 800557a:	4611      	mov	r1, r2
 800557c:	f04f 0200 	mov.w	r2, #0
 8005580:	eb13 0b01 	adds.w	fp, r3, r1
 8005584:	eb44 0c02 	adc.w	ip, r4, r2
 8005588:	4658      	mov	r0, fp
 800558a:	4661      	mov	r1, ip
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f04f 0400 	mov.w	r4, #0
 8005594:	461a      	mov	r2, r3
 8005596:	4623      	mov	r3, r4
 8005598:	f7fa fe72 	bl	8000280 <__aeabi_uldivmod>
 800559c:	4603      	mov	r3, r0
 800559e:	460c      	mov	r4, r1
 80055a0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055a8:	d308      	bcc.n	80055bc <UART_SetConfig+0x398>
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055b0:	d204      	bcs.n	80055bc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	60da      	str	r2, [r3, #12]
 80055ba:	e0af      	b.n	800571c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	76bb      	strb	r3, [r7, #26]
 80055c0:	e0ac      	b.n	800571c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055ca:	d15b      	bne.n	8005684 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80055cc:	7efb      	ldrb	r3, [r7, #27]
 80055ce:	2b08      	cmp	r3, #8
 80055d0:	d827      	bhi.n	8005622 <UART_SetConfig+0x3fe>
 80055d2:	a201      	add	r2, pc, #4	; (adr r2, 80055d8 <UART_SetConfig+0x3b4>)
 80055d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d8:	080055fd 	.word	0x080055fd
 80055dc:	08005605 	.word	0x08005605
 80055e0:	0800560d 	.word	0x0800560d
 80055e4:	08005623 	.word	0x08005623
 80055e8:	08005613 	.word	0x08005613
 80055ec:	08005623 	.word	0x08005623
 80055f0:	08005623 	.word	0x08005623
 80055f4:	08005623 	.word	0x08005623
 80055f8:	0800561b 	.word	0x0800561b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055fc:	f7fe ff52 	bl	80044a4 <HAL_RCC_GetPCLK1Freq>
 8005600:	6178      	str	r0, [r7, #20]
        break;
 8005602:	e013      	b.n	800562c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005604:	f7fe ff64 	bl	80044d0 <HAL_RCC_GetPCLK2Freq>
 8005608:	6178      	str	r0, [r7, #20]
        break;
 800560a:	e00f      	b.n	800562c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800560c:	4b49      	ldr	r3, [pc, #292]	; (8005734 <UART_SetConfig+0x510>)
 800560e:	617b      	str	r3, [r7, #20]
        break;
 8005610:	e00c      	b.n	800562c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005612:	f7fe feb1 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8005616:	6178      	str	r0, [r7, #20]
        break;
 8005618:	e008      	b.n	800562c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800561a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800561e:	617b      	str	r3, [r7, #20]
        break;
 8005620:	e004      	b.n	800562c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005622:	2300      	movs	r3, #0
 8005624:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	76bb      	strb	r3, [r7, #26]
        break;
 800562a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d074      	beq.n	800571c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	005a      	lsls	r2, r3, #1
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	085b      	lsrs	r3, r3, #1
 800563c:	441a      	add	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	fbb2 f3f3 	udiv	r3, r2, r3
 8005646:	b29b      	uxth	r3, r3
 8005648:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	2b0f      	cmp	r3, #15
 800564e:	d916      	bls.n	800567e <UART_SetConfig+0x45a>
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005656:	d212      	bcs.n	800567e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	b29b      	uxth	r3, r3
 800565c:	f023 030f 	bic.w	r3, r3, #15
 8005660:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	085b      	lsrs	r3, r3, #1
 8005666:	b29b      	uxth	r3, r3
 8005668:	f003 0307 	and.w	r3, r3, #7
 800566c:	b29a      	uxth	r2, r3
 800566e:	89fb      	ldrh	r3, [r7, #14]
 8005670:	4313      	orrs	r3, r2
 8005672:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	89fa      	ldrh	r2, [r7, #14]
 800567a:	60da      	str	r2, [r3, #12]
 800567c:	e04e      	b.n	800571c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	76bb      	strb	r3, [r7, #26]
 8005682:	e04b      	b.n	800571c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005684:	7efb      	ldrb	r3, [r7, #27]
 8005686:	2b08      	cmp	r3, #8
 8005688:	d827      	bhi.n	80056da <UART_SetConfig+0x4b6>
 800568a:	a201      	add	r2, pc, #4	; (adr r2, 8005690 <UART_SetConfig+0x46c>)
 800568c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005690:	080056b5 	.word	0x080056b5
 8005694:	080056bd 	.word	0x080056bd
 8005698:	080056c5 	.word	0x080056c5
 800569c:	080056db 	.word	0x080056db
 80056a0:	080056cb 	.word	0x080056cb
 80056a4:	080056db 	.word	0x080056db
 80056a8:	080056db 	.word	0x080056db
 80056ac:	080056db 	.word	0x080056db
 80056b0:	080056d3 	.word	0x080056d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056b4:	f7fe fef6 	bl	80044a4 <HAL_RCC_GetPCLK1Freq>
 80056b8:	6178      	str	r0, [r7, #20]
        break;
 80056ba:	e013      	b.n	80056e4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056bc:	f7fe ff08 	bl	80044d0 <HAL_RCC_GetPCLK2Freq>
 80056c0:	6178      	str	r0, [r7, #20]
        break;
 80056c2:	e00f      	b.n	80056e4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056c4:	4b1b      	ldr	r3, [pc, #108]	; (8005734 <UART_SetConfig+0x510>)
 80056c6:	617b      	str	r3, [r7, #20]
        break;
 80056c8:	e00c      	b.n	80056e4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056ca:	f7fe fe55 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80056ce:	6178      	str	r0, [r7, #20]
        break;
 80056d0:	e008      	b.n	80056e4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056d6:	617b      	str	r3, [r7, #20]
        break;
 80056d8:	e004      	b.n	80056e4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80056da:	2300      	movs	r3, #0
 80056dc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	76bb      	strb	r3, [r7, #26]
        break;
 80056e2:	bf00      	nop
    }

    if (pclk != 0U)
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d018      	beq.n	800571c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	085a      	lsrs	r2, r3, #1
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	441a      	add	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	2b0f      	cmp	r3, #15
 8005704:	d908      	bls.n	8005718 <UART_SetConfig+0x4f4>
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800570c:	d204      	bcs.n	8005718 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	60da      	str	r2, [r3, #12]
 8005716:	e001      	b.n	800571c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005728:	7ebb      	ldrb	r3, [r7, #26]
}
 800572a:	4618      	mov	r0, r3
 800572c:	3720      	adds	r7, #32
 800572e:	46bd      	mov	sp, r7
 8005730:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005734:	00f42400 	.word	0x00f42400

08005738 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00a      	beq.n	8005762 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	430a      	orrs	r2, r1
 8005760:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00a      	beq.n	8005784 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	430a      	orrs	r2, r1
 8005782:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005788:	f003 0304 	and.w	r3, r3, #4
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00a      	beq.n	80057a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057aa:	f003 0308 	and.w	r3, r3, #8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00a      	beq.n	80057c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	f003 0310 	and.w	r3, r3, #16
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00a      	beq.n	80057ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ee:	f003 0320 	and.w	r3, r3, #32
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00a      	beq.n	800580c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005814:	2b00      	cmp	r3, #0
 8005816:	d01a      	beq.n	800584e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005832:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005836:	d10a      	bne.n	800584e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00a      	beq.n	8005870 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	605a      	str	r2, [r3, #4]
  }
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af02      	add	r7, sp, #8
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800588a:	f7fb fef3 	bl	8001674 <HAL_GetTick>
 800588e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0308 	and.w	r3, r3, #8
 800589a:	2b08      	cmp	r3, #8
 800589c:	d10e      	bne.n	80058bc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800589e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 f82a 	bl	8005906 <UART_WaitOnFlagUntilTimeout>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d001      	beq.n	80058bc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	e020      	b.n	80058fe <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0304 	and.w	r3, r3, #4
 80058c6:	2b04      	cmp	r3, #4
 80058c8:	d10e      	bne.n	80058e8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058ca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f814 	bl	8005906 <UART_WaitOnFlagUntilTimeout>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e00a      	b.n	80058fe <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2220      	movs	r2, #32
 80058ec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2220      	movs	r2, #32
 80058f2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b084      	sub	sp, #16
 800590a:	af00      	add	r7, sp, #0
 800590c:	60f8      	str	r0, [r7, #12]
 800590e:	60b9      	str	r1, [r7, #8]
 8005910:	603b      	str	r3, [r7, #0]
 8005912:	4613      	mov	r3, r2
 8005914:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005916:	e05d      	b.n	80059d4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591e:	d059      	beq.n	80059d4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005920:	f7fb fea8 	bl	8001674 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	69ba      	ldr	r2, [r7, #24]
 800592c:	429a      	cmp	r2, r3
 800592e:	d302      	bcc.n	8005936 <UART_WaitOnFlagUntilTimeout+0x30>
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d11b      	bne.n	800596e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005944:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	689a      	ldr	r2, [r3, #8]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f022 0201 	bic.w	r2, r2, #1
 8005954:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2220      	movs	r2, #32
 800595a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e042      	b.n	80059f4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 0304 	and.w	r3, r3, #4
 8005978:	2b00      	cmp	r3, #0
 800597a:	d02b      	beq.n	80059d4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005986:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800598a:	d123      	bne.n	80059d4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005994:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80059a4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f022 0201 	bic.w	r2, r2, #1
 80059b4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2220      	movs	r2, #32
 80059ba:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2220      	movs	r2, #32
 80059c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2220      	movs	r2, #32
 80059c6:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e00f      	b.n	80059f4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	69da      	ldr	r2, [r3, #28]
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	4013      	ands	r3, r2
 80059de:	68ba      	ldr	r2, [r7, #8]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	bf0c      	ite	eq
 80059e4:	2301      	moveq	r3, #1
 80059e6:	2300      	movne	r3, #0
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	461a      	mov	r2, r3
 80059ec:	79fb      	ldrb	r3, [r7, #7]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d092      	beq.n	8005918 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005a00:	4904      	ldr	r1, [pc, #16]	; (8005a14 <MX_FATFS_Init+0x18>)
 8005a02:	4805      	ldr	r0, [pc, #20]	; (8005a18 <MX_FATFS_Init+0x1c>)
 8005a04:	f000 f8b0 	bl	8005b68 <FATFS_LinkDriver>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	4b03      	ldr	r3, [pc, #12]	; (8005a1c <MX_FATFS_Init+0x20>)
 8005a0e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005a10:	bf00      	nop
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	20000670 	.word	0x20000670
 8005a18:	20000018 	.word	0x20000018
 8005a1c:	20000674 	.word	0x20000674

08005a20 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	4603      	mov	r3, r0
 8005a28:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8005a2a:	4b06      	ldr	r3, [pc, #24]	; (8005a44 <USER_initialize+0x24>)
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005a30:	4b04      	ldr	r3, [pc, #16]	; (8005a44 <USER_initialize+0x24>)
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	20000015 	.word	0x20000015

08005a48 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	4603      	mov	r3, r0
 8005a50:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8005a52:	4b06      	ldr	r3, [pc, #24]	; (8005a6c <USER_status+0x24>)
 8005a54:	2201      	movs	r2, #1
 8005a56:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005a58:	4b04      	ldr	r3, [pc, #16]	; (8005a6c <USER_status+0x24>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	20000015 	.word	0x20000015

08005a70 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60b9      	str	r1, [r7, #8]
 8005a78:	607a      	str	r2, [r7, #4]
 8005a7a:	603b      	str	r3, [r7, #0]
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8005a80:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr

08005a8e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b085      	sub	sp, #20
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	603b      	str	r3, [r7, #0]
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8005a9e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	603a      	str	r2, [r7, #0]
 8005ab6:	71fb      	strb	r3, [r7, #7]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	73fb      	strb	r3, [r7, #15]
    return res;
 8005ac0:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3714      	adds	r7, #20
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
	...

08005ad0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b087      	sub	sp, #28
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	4613      	mov	r3, r2
 8005adc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8005ae6:	4b1f      	ldr	r3, [pc, #124]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005ae8:	7a5b      	ldrb	r3, [r3, #9]
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d131      	bne.n	8005b54 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8005af0:	4b1c      	ldr	r3, [pc, #112]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005af2:	7a5b      	ldrb	r3, [r3, #9]
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	461a      	mov	r2, r3
 8005af8:	4b1a      	ldr	r3, [pc, #104]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005afa:	2100      	movs	r1, #0
 8005afc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8005afe:	4b19      	ldr	r3, [pc, #100]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005b00:	7a5b      	ldrb	r3, [r3, #9]
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	4a17      	ldr	r2, [pc, #92]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	4413      	add	r3, r2
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8005b0e:	4b15      	ldr	r3, [pc, #84]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005b10:	7a5b      	ldrb	r3, [r3, #9]
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	461a      	mov	r2, r3
 8005b16:	4b13      	ldr	r3, [pc, #76]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005b18:	4413      	add	r3, r2
 8005b1a:	79fa      	ldrb	r2, [r7, #7]
 8005b1c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8005b1e:	4b11      	ldr	r3, [pc, #68]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005b20:	7a5b      	ldrb	r3, [r3, #9]
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	b2d1      	uxtb	r1, r2
 8005b28:	4a0e      	ldr	r2, [pc, #56]	; (8005b64 <FATFS_LinkDriverEx+0x94>)
 8005b2a:	7251      	strb	r1, [r2, #9]
 8005b2c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8005b2e:	7dbb      	ldrb	r3, [r7, #22]
 8005b30:	3330      	adds	r3, #48	; 0x30
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	223a      	movs	r2, #58	; 0x3a
 8005b3e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	3302      	adds	r3, #2
 8005b44:	222f      	movs	r2, #47	; 0x2f
 8005b46:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	3303      	adds	r3, #3
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8005b50:	2300      	movs	r3, #0
 8005b52:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8005b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	371c      	adds	r7, #28
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	200004bc 	.word	0x200004bc

08005b68 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8005b72:	2200      	movs	r2, #0
 8005b74:	6839      	ldr	r1, [r7, #0]
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7ff ffaa 	bl	8005ad0 <FATFS_LinkDriverEx>
 8005b7c:	4603      	mov	r3, r0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
	...

08005b88 <__errno>:
 8005b88:	4b01      	ldr	r3, [pc, #4]	; (8005b90 <__errno+0x8>)
 8005b8a:	6818      	ldr	r0, [r3, #0]
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	2000002c 	.word	0x2000002c

08005b94 <__libc_init_array>:
 8005b94:	b570      	push	{r4, r5, r6, lr}
 8005b96:	4e0d      	ldr	r6, [pc, #52]	; (8005bcc <__libc_init_array+0x38>)
 8005b98:	4c0d      	ldr	r4, [pc, #52]	; (8005bd0 <__libc_init_array+0x3c>)
 8005b9a:	1ba4      	subs	r4, r4, r6
 8005b9c:	10a4      	asrs	r4, r4, #2
 8005b9e:	2500      	movs	r5, #0
 8005ba0:	42a5      	cmp	r5, r4
 8005ba2:	d109      	bne.n	8005bb8 <__libc_init_array+0x24>
 8005ba4:	4e0b      	ldr	r6, [pc, #44]	; (8005bd4 <__libc_init_array+0x40>)
 8005ba6:	4c0c      	ldr	r4, [pc, #48]	; (8005bd8 <__libc_init_array+0x44>)
 8005ba8:	f000 fc26 	bl	80063f8 <_init>
 8005bac:	1ba4      	subs	r4, r4, r6
 8005bae:	10a4      	asrs	r4, r4, #2
 8005bb0:	2500      	movs	r5, #0
 8005bb2:	42a5      	cmp	r5, r4
 8005bb4:	d105      	bne.n	8005bc2 <__libc_init_array+0x2e>
 8005bb6:	bd70      	pop	{r4, r5, r6, pc}
 8005bb8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bbc:	4798      	blx	r3
 8005bbe:	3501      	adds	r5, #1
 8005bc0:	e7ee      	b.n	8005ba0 <__libc_init_array+0xc>
 8005bc2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bc6:	4798      	blx	r3
 8005bc8:	3501      	adds	r5, #1
 8005bca:	e7f2      	b.n	8005bb2 <__libc_init_array+0x1e>
 8005bcc:	08007220 	.word	0x08007220
 8005bd0:	08007220 	.word	0x08007220
 8005bd4:	08007220 	.word	0x08007220
 8005bd8:	08007224 	.word	0x08007224

08005bdc <memset>:
 8005bdc:	4402      	add	r2, r0
 8005bde:	4603      	mov	r3, r0
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d100      	bne.n	8005be6 <memset+0xa>
 8005be4:	4770      	bx	lr
 8005be6:	f803 1b01 	strb.w	r1, [r3], #1
 8005bea:	e7f9      	b.n	8005be0 <memset+0x4>

08005bec <siprintf>:
 8005bec:	b40e      	push	{r1, r2, r3}
 8005bee:	b500      	push	{lr}
 8005bf0:	b09c      	sub	sp, #112	; 0x70
 8005bf2:	ab1d      	add	r3, sp, #116	; 0x74
 8005bf4:	9002      	str	r0, [sp, #8]
 8005bf6:	9006      	str	r0, [sp, #24]
 8005bf8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005bfc:	4809      	ldr	r0, [pc, #36]	; (8005c24 <siprintf+0x38>)
 8005bfe:	9107      	str	r1, [sp, #28]
 8005c00:	9104      	str	r1, [sp, #16]
 8005c02:	4909      	ldr	r1, [pc, #36]	; (8005c28 <siprintf+0x3c>)
 8005c04:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c08:	9105      	str	r1, [sp, #20]
 8005c0a:	6800      	ldr	r0, [r0, #0]
 8005c0c:	9301      	str	r3, [sp, #4]
 8005c0e:	a902      	add	r1, sp, #8
 8005c10:	f000 f866 	bl	8005ce0 <_svfiprintf_r>
 8005c14:	9b02      	ldr	r3, [sp, #8]
 8005c16:	2200      	movs	r2, #0
 8005c18:	701a      	strb	r2, [r3, #0]
 8005c1a:	b01c      	add	sp, #112	; 0x70
 8005c1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c20:	b003      	add	sp, #12
 8005c22:	4770      	bx	lr
 8005c24:	2000002c 	.word	0x2000002c
 8005c28:	ffff0208 	.word	0xffff0208

08005c2c <__ssputs_r>:
 8005c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c30:	688e      	ldr	r6, [r1, #8]
 8005c32:	429e      	cmp	r6, r3
 8005c34:	4682      	mov	sl, r0
 8005c36:	460c      	mov	r4, r1
 8005c38:	4690      	mov	r8, r2
 8005c3a:	4699      	mov	r9, r3
 8005c3c:	d837      	bhi.n	8005cae <__ssputs_r+0x82>
 8005c3e:	898a      	ldrh	r2, [r1, #12]
 8005c40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c44:	d031      	beq.n	8005caa <__ssputs_r+0x7e>
 8005c46:	6825      	ldr	r5, [r4, #0]
 8005c48:	6909      	ldr	r1, [r1, #16]
 8005c4a:	1a6f      	subs	r7, r5, r1
 8005c4c:	6965      	ldr	r5, [r4, #20]
 8005c4e:	2302      	movs	r3, #2
 8005c50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c54:	fb95 f5f3 	sdiv	r5, r5, r3
 8005c58:	f109 0301 	add.w	r3, r9, #1
 8005c5c:	443b      	add	r3, r7
 8005c5e:	429d      	cmp	r5, r3
 8005c60:	bf38      	it	cc
 8005c62:	461d      	movcc	r5, r3
 8005c64:	0553      	lsls	r3, r2, #21
 8005c66:	d530      	bpl.n	8005cca <__ssputs_r+0x9e>
 8005c68:	4629      	mov	r1, r5
 8005c6a:	f000 fb2b 	bl	80062c4 <_malloc_r>
 8005c6e:	4606      	mov	r6, r0
 8005c70:	b950      	cbnz	r0, 8005c88 <__ssputs_r+0x5c>
 8005c72:	230c      	movs	r3, #12
 8005c74:	f8ca 3000 	str.w	r3, [sl]
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c7e:	81a3      	strh	r3, [r4, #12]
 8005c80:	f04f 30ff 	mov.w	r0, #4294967295
 8005c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c88:	463a      	mov	r2, r7
 8005c8a:	6921      	ldr	r1, [r4, #16]
 8005c8c:	f000 faa8 	bl	80061e0 <memcpy>
 8005c90:	89a3      	ldrh	r3, [r4, #12]
 8005c92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c9a:	81a3      	strh	r3, [r4, #12]
 8005c9c:	6126      	str	r6, [r4, #16]
 8005c9e:	6165      	str	r5, [r4, #20]
 8005ca0:	443e      	add	r6, r7
 8005ca2:	1bed      	subs	r5, r5, r7
 8005ca4:	6026      	str	r6, [r4, #0]
 8005ca6:	60a5      	str	r5, [r4, #8]
 8005ca8:	464e      	mov	r6, r9
 8005caa:	454e      	cmp	r6, r9
 8005cac:	d900      	bls.n	8005cb0 <__ssputs_r+0x84>
 8005cae:	464e      	mov	r6, r9
 8005cb0:	4632      	mov	r2, r6
 8005cb2:	4641      	mov	r1, r8
 8005cb4:	6820      	ldr	r0, [r4, #0]
 8005cb6:	f000 fa9e 	bl	80061f6 <memmove>
 8005cba:	68a3      	ldr	r3, [r4, #8]
 8005cbc:	1b9b      	subs	r3, r3, r6
 8005cbe:	60a3      	str	r3, [r4, #8]
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	441e      	add	r6, r3
 8005cc4:	6026      	str	r6, [r4, #0]
 8005cc6:	2000      	movs	r0, #0
 8005cc8:	e7dc      	b.n	8005c84 <__ssputs_r+0x58>
 8005cca:	462a      	mov	r2, r5
 8005ccc:	f000 fb54 	bl	8006378 <_realloc_r>
 8005cd0:	4606      	mov	r6, r0
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d1e2      	bne.n	8005c9c <__ssputs_r+0x70>
 8005cd6:	6921      	ldr	r1, [r4, #16]
 8005cd8:	4650      	mov	r0, sl
 8005cda:	f000 faa5 	bl	8006228 <_free_r>
 8005cde:	e7c8      	b.n	8005c72 <__ssputs_r+0x46>

08005ce0 <_svfiprintf_r>:
 8005ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce4:	461d      	mov	r5, r3
 8005ce6:	898b      	ldrh	r3, [r1, #12]
 8005ce8:	061f      	lsls	r7, r3, #24
 8005cea:	b09d      	sub	sp, #116	; 0x74
 8005cec:	4680      	mov	r8, r0
 8005cee:	460c      	mov	r4, r1
 8005cf0:	4616      	mov	r6, r2
 8005cf2:	d50f      	bpl.n	8005d14 <_svfiprintf_r+0x34>
 8005cf4:	690b      	ldr	r3, [r1, #16]
 8005cf6:	b96b      	cbnz	r3, 8005d14 <_svfiprintf_r+0x34>
 8005cf8:	2140      	movs	r1, #64	; 0x40
 8005cfa:	f000 fae3 	bl	80062c4 <_malloc_r>
 8005cfe:	6020      	str	r0, [r4, #0]
 8005d00:	6120      	str	r0, [r4, #16]
 8005d02:	b928      	cbnz	r0, 8005d10 <_svfiprintf_r+0x30>
 8005d04:	230c      	movs	r3, #12
 8005d06:	f8c8 3000 	str.w	r3, [r8]
 8005d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0e:	e0c8      	b.n	8005ea2 <_svfiprintf_r+0x1c2>
 8005d10:	2340      	movs	r3, #64	; 0x40
 8005d12:	6163      	str	r3, [r4, #20]
 8005d14:	2300      	movs	r3, #0
 8005d16:	9309      	str	r3, [sp, #36]	; 0x24
 8005d18:	2320      	movs	r3, #32
 8005d1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d1e:	2330      	movs	r3, #48	; 0x30
 8005d20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d24:	9503      	str	r5, [sp, #12]
 8005d26:	f04f 0b01 	mov.w	fp, #1
 8005d2a:	4637      	mov	r7, r6
 8005d2c:	463d      	mov	r5, r7
 8005d2e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005d32:	b10b      	cbz	r3, 8005d38 <_svfiprintf_r+0x58>
 8005d34:	2b25      	cmp	r3, #37	; 0x25
 8005d36:	d13e      	bne.n	8005db6 <_svfiprintf_r+0xd6>
 8005d38:	ebb7 0a06 	subs.w	sl, r7, r6
 8005d3c:	d00b      	beq.n	8005d56 <_svfiprintf_r+0x76>
 8005d3e:	4653      	mov	r3, sl
 8005d40:	4632      	mov	r2, r6
 8005d42:	4621      	mov	r1, r4
 8005d44:	4640      	mov	r0, r8
 8005d46:	f7ff ff71 	bl	8005c2c <__ssputs_r>
 8005d4a:	3001      	adds	r0, #1
 8005d4c:	f000 80a4 	beq.w	8005e98 <_svfiprintf_r+0x1b8>
 8005d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d52:	4453      	add	r3, sl
 8005d54:	9309      	str	r3, [sp, #36]	; 0x24
 8005d56:	783b      	ldrb	r3, [r7, #0]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 809d 	beq.w	8005e98 <_svfiprintf_r+0x1b8>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f04f 32ff 	mov.w	r2, #4294967295
 8005d64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d68:	9304      	str	r3, [sp, #16]
 8005d6a:	9307      	str	r3, [sp, #28]
 8005d6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d70:	931a      	str	r3, [sp, #104]	; 0x68
 8005d72:	462f      	mov	r7, r5
 8005d74:	2205      	movs	r2, #5
 8005d76:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005d7a:	4850      	ldr	r0, [pc, #320]	; (8005ebc <_svfiprintf_r+0x1dc>)
 8005d7c:	f7fa fa30 	bl	80001e0 <memchr>
 8005d80:	9b04      	ldr	r3, [sp, #16]
 8005d82:	b9d0      	cbnz	r0, 8005dba <_svfiprintf_r+0xda>
 8005d84:	06d9      	lsls	r1, r3, #27
 8005d86:	bf44      	itt	mi
 8005d88:	2220      	movmi	r2, #32
 8005d8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d8e:	071a      	lsls	r2, r3, #28
 8005d90:	bf44      	itt	mi
 8005d92:	222b      	movmi	r2, #43	; 0x2b
 8005d94:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d98:	782a      	ldrb	r2, [r5, #0]
 8005d9a:	2a2a      	cmp	r2, #42	; 0x2a
 8005d9c:	d015      	beq.n	8005dca <_svfiprintf_r+0xea>
 8005d9e:	9a07      	ldr	r2, [sp, #28]
 8005da0:	462f      	mov	r7, r5
 8005da2:	2000      	movs	r0, #0
 8005da4:	250a      	movs	r5, #10
 8005da6:	4639      	mov	r1, r7
 8005da8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dac:	3b30      	subs	r3, #48	; 0x30
 8005dae:	2b09      	cmp	r3, #9
 8005db0:	d94d      	bls.n	8005e4e <_svfiprintf_r+0x16e>
 8005db2:	b1b8      	cbz	r0, 8005de4 <_svfiprintf_r+0x104>
 8005db4:	e00f      	b.n	8005dd6 <_svfiprintf_r+0xf6>
 8005db6:	462f      	mov	r7, r5
 8005db8:	e7b8      	b.n	8005d2c <_svfiprintf_r+0x4c>
 8005dba:	4a40      	ldr	r2, [pc, #256]	; (8005ebc <_svfiprintf_r+0x1dc>)
 8005dbc:	1a80      	subs	r0, r0, r2
 8005dbe:	fa0b f000 	lsl.w	r0, fp, r0
 8005dc2:	4318      	orrs	r0, r3
 8005dc4:	9004      	str	r0, [sp, #16]
 8005dc6:	463d      	mov	r5, r7
 8005dc8:	e7d3      	b.n	8005d72 <_svfiprintf_r+0x92>
 8005dca:	9a03      	ldr	r2, [sp, #12]
 8005dcc:	1d11      	adds	r1, r2, #4
 8005dce:	6812      	ldr	r2, [r2, #0]
 8005dd0:	9103      	str	r1, [sp, #12]
 8005dd2:	2a00      	cmp	r2, #0
 8005dd4:	db01      	blt.n	8005dda <_svfiprintf_r+0xfa>
 8005dd6:	9207      	str	r2, [sp, #28]
 8005dd8:	e004      	b.n	8005de4 <_svfiprintf_r+0x104>
 8005dda:	4252      	negs	r2, r2
 8005ddc:	f043 0302 	orr.w	r3, r3, #2
 8005de0:	9207      	str	r2, [sp, #28]
 8005de2:	9304      	str	r3, [sp, #16]
 8005de4:	783b      	ldrb	r3, [r7, #0]
 8005de6:	2b2e      	cmp	r3, #46	; 0x2e
 8005de8:	d10c      	bne.n	8005e04 <_svfiprintf_r+0x124>
 8005dea:	787b      	ldrb	r3, [r7, #1]
 8005dec:	2b2a      	cmp	r3, #42	; 0x2a
 8005dee:	d133      	bne.n	8005e58 <_svfiprintf_r+0x178>
 8005df0:	9b03      	ldr	r3, [sp, #12]
 8005df2:	1d1a      	adds	r2, r3, #4
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	9203      	str	r2, [sp, #12]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	bfb8      	it	lt
 8005dfc:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e00:	3702      	adds	r7, #2
 8005e02:	9305      	str	r3, [sp, #20]
 8005e04:	4d2e      	ldr	r5, [pc, #184]	; (8005ec0 <_svfiprintf_r+0x1e0>)
 8005e06:	7839      	ldrb	r1, [r7, #0]
 8005e08:	2203      	movs	r2, #3
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	f7fa f9e8 	bl	80001e0 <memchr>
 8005e10:	b138      	cbz	r0, 8005e22 <_svfiprintf_r+0x142>
 8005e12:	2340      	movs	r3, #64	; 0x40
 8005e14:	1b40      	subs	r0, r0, r5
 8005e16:	fa03 f000 	lsl.w	r0, r3, r0
 8005e1a:	9b04      	ldr	r3, [sp, #16]
 8005e1c:	4303      	orrs	r3, r0
 8005e1e:	3701      	adds	r7, #1
 8005e20:	9304      	str	r3, [sp, #16]
 8005e22:	7839      	ldrb	r1, [r7, #0]
 8005e24:	4827      	ldr	r0, [pc, #156]	; (8005ec4 <_svfiprintf_r+0x1e4>)
 8005e26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e2a:	2206      	movs	r2, #6
 8005e2c:	1c7e      	adds	r6, r7, #1
 8005e2e:	f7fa f9d7 	bl	80001e0 <memchr>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	d038      	beq.n	8005ea8 <_svfiprintf_r+0x1c8>
 8005e36:	4b24      	ldr	r3, [pc, #144]	; (8005ec8 <_svfiprintf_r+0x1e8>)
 8005e38:	bb13      	cbnz	r3, 8005e80 <_svfiprintf_r+0x1a0>
 8005e3a:	9b03      	ldr	r3, [sp, #12]
 8005e3c:	3307      	adds	r3, #7
 8005e3e:	f023 0307 	bic.w	r3, r3, #7
 8005e42:	3308      	adds	r3, #8
 8005e44:	9303      	str	r3, [sp, #12]
 8005e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e48:	444b      	add	r3, r9
 8005e4a:	9309      	str	r3, [sp, #36]	; 0x24
 8005e4c:	e76d      	b.n	8005d2a <_svfiprintf_r+0x4a>
 8005e4e:	fb05 3202 	mla	r2, r5, r2, r3
 8005e52:	2001      	movs	r0, #1
 8005e54:	460f      	mov	r7, r1
 8005e56:	e7a6      	b.n	8005da6 <_svfiprintf_r+0xc6>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	3701      	adds	r7, #1
 8005e5c:	9305      	str	r3, [sp, #20]
 8005e5e:	4619      	mov	r1, r3
 8005e60:	250a      	movs	r5, #10
 8005e62:	4638      	mov	r0, r7
 8005e64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e68:	3a30      	subs	r2, #48	; 0x30
 8005e6a:	2a09      	cmp	r2, #9
 8005e6c:	d903      	bls.n	8005e76 <_svfiprintf_r+0x196>
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0c8      	beq.n	8005e04 <_svfiprintf_r+0x124>
 8005e72:	9105      	str	r1, [sp, #20]
 8005e74:	e7c6      	b.n	8005e04 <_svfiprintf_r+0x124>
 8005e76:	fb05 2101 	mla	r1, r5, r1, r2
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	4607      	mov	r7, r0
 8005e7e:	e7f0      	b.n	8005e62 <_svfiprintf_r+0x182>
 8005e80:	ab03      	add	r3, sp, #12
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	4622      	mov	r2, r4
 8005e86:	4b11      	ldr	r3, [pc, #68]	; (8005ecc <_svfiprintf_r+0x1ec>)
 8005e88:	a904      	add	r1, sp, #16
 8005e8a:	4640      	mov	r0, r8
 8005e8c:	f3af 8000 	nop.w
 8005e90:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005e94:	4681      	mov	r9, r0
 8005e96:	d1d6      	bne.n	8005e46 <_svfiprintf_r+0x166>
 8005e98:	89a3      	ldrh	r3, [r4, #12]
 8005e9a:	065b      	lsls	r3, r3, #25
 8005e9c:	f53f af35 	bmi.w	8005d0a <_svfiprintf_r+0x2a>
 8005ea0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ea2:	b01d      	add	sp, #116	; 0x74
 8005ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea8:	ab03      	add	r3, sp, #12
 8005eaa:	9300      	str	r3, [sp, #0]
 8005eac:	4622      	mov	r2, r4
 8005eae:	4b07      	ldr	r3, [pc, #28]	; (8005ecc <_svfiprintf_r+0x1ec>)
 8005eb0:	a904      	add	r1, sp, #16
 8005eb2:	4640      	mov	r0, r8
 8005eb4:	f000 f882 	bl	8005fbc <_printf_i>
 8005eb8:	e7ea      	b.n	8005e90 <_svfiprintf_r+0x1b0>
 8005eba:	bf00      	nop
 8005ebc:	080071e4 	.word	0x080071e4
 8005ec0:	080071ea 	.word	0x080071ea
 8005ec4:	080071ee 	.word	0x080071ee
 8005ec8:	00000000 	.word	0x00000000
 8005ecc:	08005c2d 	.word	0x08005c2d

08005ed0 <_printf_common>:
 8005ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ed4:	4691      	mov	r9, r2
 8005ed6:	461f      	mov	r7, r3
 8005ed8:	688a      	ldr	r2, [r1, #8]
 8005eda:	690b      	ldr	r3, [r1, #16]
 8005edc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	bfb8      	it	lt
 8005ee4:	4613      	movlt	r3, r2
 8005ee6:	f8c9 3000 	str.w	r3, [r9]
 8005eea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005eee:	4606      	mov	r6, r0
 8005ef0:	460c      	mov	r4, r1
 8005ef2:	b112      	cbz	r2, 8005efa <_printf_common+0x2a>
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	f8c9 3000 	str.w	r3, [r9]
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	0699      	lsls	r1, r3, #26
 8005efe:	bf42      	ittt	mi
 8005f00:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005f04:	3302      	addmi	r3, #2
 8005f06:	f8c9 3000 	strmi.w	r3, [r9]
 8005f0a:	6825      	ldr	r5, [r4, #0]
 8005f0c:	f015 0506 	ands.w	r5, r5, #6
 8005f10:	d107      	bne.n	8005f22 <_printf_common+0x52>
 8005f12:	f104 0a19 	add.w	sl, r4, #25
 8005f16:	68e3      	ldr	r3, [r4, #12]
 8005f18:	f8d9 2000 	ldr.w	r2, [r9]
 8005f1c:	1a9b      	subs	r3, r3, r2
 8005f1e:	42ab      	cmp	r3, r5
 8005f20:	dc28      	bgt.n	8005f74 <_printf_common+0xa4>
 8005f22:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005f26:	6822      	ldr	r2, [r4, #0]
 8005f28:	3300      	adds	r3, #0
 8005f2a:	bf18      	it	ne
 8005f2c:	2301      	movne	r3, #1
 8005f2e:	0692      	lsls	r2, r2, #26
 8005f30:	d42d      	bmi.n	8005f8e <_printf_common+0xbe>
 8005f32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f36:	4639      	mov	r1, r7
 8005f38:	4630      	mov	r0, r6
 8005f3a:	47c0      	blx	r8
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d020      	beq.n	8005f82 <_printf_common+0xb2>
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	68e5      	ldr	r5, [r4, #12]
 8005f44:	f8d9 2000 	ldr.w	r2, [r9]
 8005f48:	f003 0306 	and.w	r3, r3, #6
 8005f4c:	2b04      	cmp	r3, #4
 8005f4e:	bf08      	it	eq
 8005f50:	1aad      	subeq	r5, r5, r2
 8005f52:	68a3      	ldr	r3, [r4, #8]
 8005f54:	6922      	ldr	r2, [r4, #16]
 8005f56:	bf0c      	ite	eq
 8005f58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f5c:	2500      	movne	r5, #0
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	bfc4      	itt	gt
 8005f62:	1a9b      	subgt	r3, r3, r2
 8005f64:	18ed      	addgt	r5, r5, r3
 8005f66:	f04f 0900 	mov.w	r9, #0
 8005f6a:	341a      	adds	r4, #26
 8005f6c:	454d      	cmp	r5, r9
 8005f6e:	d11a      	bne.n	8005fa6 <_printf_common+0xd6>
 8005f70:	2000      	movs	r0, #0
 8005f72:	e008      	b.n	8005f86 <_printf_common+0xb6>
 8005f74:	2301      	movs	r3, #1
 8005f76:	4652      	mov	r2, sl
 8005f78:	4639      	mov	r1, r7
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	47c0      	blx	r8
 8005f7e:	3001      	adds	r0, #1
 8005f80:	d103      	bne.n	8005f8a <_printf_common+0xba>
 8005f82:	f04f 30ff 	mov.w	r0, #4294967295
 8005f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f8a:	3501      	adds	r5, #1
 8005f8c:	e7c3      	b.n	8005f16 <_printf_common+0x46>
 8005f8e:	18e1      	adds	r1, r4, r3
 8005f90:	1c5a      	adds	r2, r3, #1
 8005f92:	2030      	movs	r0, #48	; 0x30
 8005f94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f98:	4422      	add	r2, r4
 8005f9a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005fa2:	3302      	adds	r3, #2
 8005fa4:	e7c5      	b.n	8005f32 <_printf_common+0x62>
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	4622      	mov	r2, r4
 8005faa:	4639      	mov	r1, r7
 8005fac:	4630      	mov	r0, r6
 8005fae:	47c0      	blx	r8
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	d0e6      	beq.n	8005f82 <_printf_common+0xb2>
 8005fb4:	f109 0901 	add.w	r9, r9, #1
 8005fb8:	e7d8      	b.n	8005f6c <_printf_common+0x9c>
	...

08005fbc <_printf_i>:
 8005fbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005fc0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005fc4:	460c      	mov	r4, r1
 8005fc6:	7e09      	ldrb	r1, [r1, #24]
 8005fc8:	b085      	sub	sp, #20
 8005fca:	296e      	cmp	r1, #110	; 0x6e
 8005fcc:	4617      	mov	r7, r2
 8005fce:	4606      	mov	r6, r0
 8005fd0:	4698      	mov	r8, r3
 8005fd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fd4:	f000 80b3 	beq.w	800613e <_printf_i+0x182>
 8005fd8:	d822      	bhi.n	8006020 <_printf_i+0x64>
 8005fda:	2963      	cmp	r1, #99	; 0x63
 8005fdc:	d036      	beq.n	800604c <_printf_i+0x90>
 8005fde:	d80a      	bhi.n	8005ff6 <_printf_i+0x3a>
 8005fe0:	2900      	cmp	r1, #0
 8005fe2:	f000 80b9 	beq.w	8006158 <_printf_i+0x19c>
 8005fe6:	2958      	cmp	r1, #88	; 0x58
 8005fe8:	f000 8083 	beq.w	80060f2 <_printf_i+0x136>
 8005fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ff0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005ff4:	e032      	b.n	800605c <_printf_i+0xa0>
 8005ff6:	2964      	cmp	r1, #100	; 0x64
 8005ff8:	d001      	beq.n	8005ffe <_printf_i+0x42>
 8005ffa:	2969      	cmp	r1, #105	; 0x69
 8005ffc:	d1f6      	bne.n	8005fec <_printf_i+0x30>
 8005ffe:	6820      	ldr	r0, [r4, #0]
 8006000:	6813      	ldr	r3, [r2, #0]
 8006002:	0605      	lsls	r5, r0, #24
 8006004:	f103 0104 	add.w	r1, r3, #4
 8006008:	d52a      	bpl.n	8006060 <_printf_i+0xa4>
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6011      	str	r1, [r2, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	da03      	bge.n	800601a <_printf_i+0x5e>
 8006012:	222d      	movs	r2, #45	; 0x2d
 8006014:	425b      	negs	r3, r3
 8006016:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800601a:	486f      	ldr	r0, [pc, #444]	; (80061d8 <_printf_i+0x21c>)
 800601c:	220a      	movs	r2, #10
 800601e:	e039      	b.n	8006094 <_printf_i+0xd8>
 8006020:	2973      	cmp	r1, #115	; 0x73
 8006022:	f000 809d 	beq.w	8006160 <_printf_i+0x1a4>
 8006026:	d808      	bhi.n	800603a <_printf_i+0x7e>
 8006028:	296f      	cmp	r1, #111	; 0x6f
 800602a:	d020      	beq.n	800606e <_printf_i+0xb2>
 800602c:	2970      	cmp	r1, #112	; 0x70
 800602e:	d1dd      	bne.n	8005fec <_printf_i+0x30>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	f043 0320 	orr.w	r3, r3, #32
 8006036:	6023      	str	r3, [r4, #0]
 8006038:	e003      	b.n	8006042 <_printf_i+0x86>
 800603a:	2975      	cmp	r1, #117	; 0x75
 800603c:	d017      	beq.n	800606e <_printf_i+0xb2>
 800603e:	2978      	cmp	r1, #120	; 0x78
 8006040:	d1d4      	bne.n	8005fec <_printf_i+0x30>
 8006042:	2378      	movs	r3, #120	; 0x78
 8006044:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006048:	4864      	ldr	r0, [pc, #400]	; (80061dc <_printf_i+0x220>)
 800604a:	e055      	b.n	80060f8 <_printf_i+0x13c>
 800604c:	6813      	ldr	r3, [r2, #0]
 800604e:	1d19      	adds	r1, r3, #4
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6011      	str	r1, [r2, #0]
 8006054:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006058:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800605c:	2301      	movs	r3, #1
 800605e:	e08c      	b.n	800617a <_printf_i+0x1be>
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	6011      	str	r1, [r2, #0]
 8006064:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006068:	bf18      	it	ne
 800606a:	b21b      	sxthne	r3, r3
 800606c:	e7cf      	b.n	800600e <_printf_i+0x52>
 800606e:	6813      	ldr	r3, [r2, #0]
 8006070:	6825      	ldr	r5, [r4, #0]
 8006072:	1d18      	adds	r0, r3, #4
 8006074:	6010      	str	r0, [r2, #0]
 8006076:	0628      	lsls	r0, r5, #24
 8006078:	d501      	bpl.n	800607e <_printf_i+0xc2>
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	e002      	b.n	8006084 <_printf_i+0xc8>
 800607e:	0668      	lsls	r0, r5, #25
 8006080:	d5fb      	bpl.n	800607a <_printf_i+0xbe>
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	4854      	ldr	r0, [pc, #336]	; (80061d8 <_printf_i+0x21c>)
 8006086:	296f      	cmp	r1, #111	; 0x6f
 8006088:	bf14      	ite	ne
 800608a:	220a      	movne	r2, #10
 800608c:	2208      	moveq	r2, #8
 800608e:	2100      	movs	r1, #0
 8006090:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006094:	6865      	ldr	r5, [r4, #4]
 8006096:	60a5      	str	r5, [r4, #8]
 8006098:	2d00      	cmp	r5, #0
 800609a:	f2c0 8095 	blt.w	80061c8 <_printf_i+0x20c>
 800609e:	6821      	ldr	r1, [r4, #0]
 80060a0:	f021 0104 	bic.w	r1, r1, #4
 80060a4:	6021      	str	r1, [r4, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d13d      	bne.n	8006126 <_printf_i+0x16a>
 80060aa:	2d00      	cmp	r5, #0
 80060ac:	f040 808e 	bne.w	80061cc <_printf_i+0x210>
 80060b0:	4665      	mov	r5, ip
 80060b2:	2a08      	cmp	r2, #8
 80060b4:	d10b      	bne.n	80060ce <_printf_i+0x112>
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	07db      	lsls	r3, r3, #31
 80060ba:	d508      	bpl.n	80060ce <_printf_i+0x112>
 80060bc:	6923      	ldr	r3, [r4, #16]
 80060be:	6862      	ldr	r2, [r4, #4]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	bfde      	ittt	le
 80060c4:	2330      	movle	r3, #48	; 0x30
 80060c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060ce:	ebac 0305 	sub.w	r3, ip, r5
 80060d2:	6123      	str	r3, [r4, #16]
 80060d4:	f8cd 8000 	str.w	r8, [sp]
 80060d8:	463b      	mov	r3, r7
 80060da:	aa03      	add	r2, sp, #12
 80060dc:	4621      	mov	r1, r4
 80060de:	4630      	mov	r0, r6
 80060e0:	f7ff fef6 	bl	8005ed0 <_printf_common>
 80060e4:	3001      	adds	r0, #1
 80060e6:	d14d      	bne.n	8006184 <_printf_i+0x1c8>
 80060e8:	f04f 30ff 	mov.w	r0, #4294967295
 80060ec:	b005      	add	sp, #20
 80060ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060f2:	4839      	ldr	r0, [pc, #228]	; (80061d8 <_printf_i+0x21c>)
 80060f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80060f8:	6813      	ldr	r3, [r2, #0]
 80060fa:	6821      	ldr	r1, [r4, #0]
 80060fc:	1d1d      	adds	r5, r3, #4
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	6015      	str	r5, [r2, #0]
 8006102:	060a      	lsls	r2, r1, #24
 8006104:	d50b      	bpl.n	800611e <_printf_i+0x162>
 8006106:	07ca      	lsls	r2, r1, #31
 8006108:	bf44      	itt	mi
 800610a:	f041 0120 	orrmi.w	r1, r1, #32
 800610e:	6021      	strmi	r1, [r4, #0]
 8006110:	b91b      	cbnz	r3, 800611a <_printf_i+0x15e>
 8006112:	6822      	ldr	r2, [r4, #0]
 8006114:	f022 0220 	bic.w	r2, r2, #32
 8006118:	6022      	str	r2, [r4, #0]
 800611a:	2210      	movs	r2, #16
 800611c:	e7b7      	b.n	800608e <_printf_i+0xd2>
 800611e:	064d      	lsls	r5, r1, #25
 8006120:	bf48      	it	mi
 8006122:	b29b      	uxthmi	r3, r3
 8006124:	e7ef      	b.n	8006106 <_printf_i+0x14a>
 8006126:	4665      	mov	r5, ip
 8006128:	fbb3 f1f2 	udiv	r1, r3, r2
 800612c:	fb02 3311 	mls	r3, r2, r1, r3
 8006130:	5cc3      	ldrb	r3, [r0, r3]
 8006132:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006136:	460b      	mov	r3, r1
 8006138:	2900      	cmp	r1, #0
 800613a:	d1f5      	bne.n	8006128 <_printf_i+0x16c>
 800613c:	e7b9      	b.n	80060b2 <_printf_i+0xf6>
 800613e:	6813      	ldr	r3, [r2, #0]
 8006140:	6825      	ldr	r5, [r4, #0]
 8006142:	6961      	ldr	r1, [r4, #20]
 8006144:	1d18      	adds	r0, r3, #4
 8006146:	6010      	str	r0, [r2, #0]
 8006148:	0628      	lsls	r0, r5, #24
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	d501      	bpl.n	8006152 <_printf_i+0x196>
 800614e:	6019      	str	r1, [r3, #0]
 8006150:	e002      	b.n	8006158 <_printf_i+0x19c>
 8006152:	066a      	lsls	r2, r5, #25
 8006154:	d5fb      	bpl.n	800614e <_printf_i+0x192>
 8006156:	8019      	strh	r1, [r3, #0]
 8006158:	2300      	movs	r3, #0
 800615a:	6123      	str	r3, [r4, #16]
 800615c:	4665      	mov	r5, ip
 800615e:	e7b9      	b.n	80060d4 <_printf_i+0x118>
 8006160:	6813      	ldr	r3, [r2, #0]
 8006162:	1d19      	adds	r1, r3, #4
 8006164:	6011      	str	r1, [r2, #0]
 8006166:	681d      	ldr	r5, [r3, #0]
 8006168:	6862      	ldr	r2, [r4, #4]
 800616a:	2100      	movs	r1, #0
 800616c:	4628      	mov	r0, r5
 800616e:	f7fa f837 	bl	80001e0 <memchr>
 8006172:	b108      	cbz	r0, 8006178 <_printf_i+0x1bc>
 8006174:	1b40      	subs	r0, r0, r5
 8006176:	6060      	str	r0, [r4, #4]
 8006178:	6863      	ldr	r3, [r4, #4]
 800617a:	6123      	str	r3, [r4, #16]
 800617c:	2300      	movs	r3, #0
 800617e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006182:	e7a7      	b.n	80060d4 <_printf_i+0x118>
 8006184:	6923      	ldr	r3, [r4, #16]
 8006186:	462a      	mov	r2, r5
 8006188:	4639      	mov	r1, r7
 800618a:	4630      	mov	r0, r6
 800618c:	47c0      	blx	r8
 800618e:	3001      	adds	r0, #1
 8006190:	d0aa      	beq.n	80060e8 <_printf_i+0x12c>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	079b      	lsls	r3, r3, #30
 8006196:	d413      	bmi.n	80061c0 <_printf_i+0x204>
 8006198:	68e0      	ldr	r0, [r4, #12]
 800619a:	9b03      	ldr	r3, [sp, #12]
 800619c:	4298      	cmp	r0, r3
 800619e:	bfb8      	it	lt
 80061a0:	4618      	movlt	r0, r3
 80061a2:	e7a3      	b.n	80060ec <_printf_i+0x130>
 80061a4:	2301      	movs	r3, #1
 80061a6:	464a      	mov	r2, r9
 80061a8:	4639      	mov	r1, r7
 80061aa:	4630      	mov	r0, r6
 80061ac:	47c0      	blx	r8
 80061ae:	3001      	adds	r0, #1
 80061b0:	d09a      	beq.n	80060e8 <_printf_i+0x12c>
 80061b2:	3501      	adds	r5, #1
 80061b4:	68e3      	ldr	r3, [r4, #12]
 80061b6:	9a03      	ldr	r2, [sp, #12]
 80061b8:	1a9b      	subs	r3, r3, r2
 80061ba:	42ab      	cmp	r3, r5
 80061bc:	dcf2      	bgt.n	80061a4 <_printf_i+0x1e8>
 80061be:	e7eb      	b.n	8006198 <_printf_i+0x1dc>
 80061c0:	2500      	movs	r5, #0
 80061c2:	f104 0919 	add.w	r9, r4, #25
 80061c6:	e7f5      	b.n	80061b4 <_printf_i+0x1f8>
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1ac      	bne.n	8006126 <_printf_i+0x16a>
 80061cc:	7803      	ldrb	r3, [r0, #0]
 80061ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061d6:	e76c      	b.n	80060b2 <_printf_i+0xf6>
 80061d8:	080071f5 	.word	0x080071f5
 80061dc:	08007206 	.word	0x08007206

080061e0 <memcpy>:
 80061e0:	b510      	push	{r4, lr}
 80061e2:	1e43      	subs	r3, r0, #1
 80061e4:	440a      	add	r2, r1
 80061e6:	4291      	cmp	r1, r2
 80061e8:	d100      	bne.n	80061ec <memcpy+0xc>
 80061ea:	bd10      	pop	{r4, pc}
 80061ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061f4:	e7f7      	b.n	80061e6 <memcpy+0x6>

080061f6 <memmove>:
 80061f6:	4288      	cmp	r0, r1
 80061f8:	b510      	push	{r4, lr}
 80061fa:	eb01 0302 	add.w	r3, r1, r2
 80061fe:	d807      	bhi.n	8006210 <memmove+0x1a>
 8006200:	1e42      	subs	r2, r0, #1
 8006202:	4299      	cmp	r1, r3
 8006204:	d00a      	beq.n	800621c <memmove+0x26>
 8006206:	f811 4b01 	ldrb.w	r4, [r1], #1
 800620a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800620e:	e7f8      	b.n	8006202 <memmove+0xc>
 8006210:	4283      	cmp	r3, r0
 8006212:	d9f5      	bls.n	8006200 <memmove+0xa>
 8006214:	1881      	adds	r1, r0, r2
 8006216:	1ad2      	subs	r2, r2, r3
 8006218:	42d3      	cmn	r3, r2
 800621a:	d100      	bne.n	800621e <memmove+0x28>
 800621c:	bd10      	pop	{r4, pc}
 800621e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006222:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006226:	e7f7      	b.n	8006218 <memmove+0x22>

08006228 <_free_r>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4605      	mov	r5, r0
 800622c:	2900      	cmp	r1, #0
 800622e:	d045      	beq.n	80062bc <_free_r+0x94>
 8006230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006234:	1f0c      	subs	r4, r1, #4
 8006236:	2b00      	cmp	r3, #0
 8006238:	bfb8      	it	lt
 800623a:	18e4      	addlt	r4, r4, r3
 800623c:	f000 f8d2 	bl	80063e4 <__malloc_lock>
 8006240:	4a1f      	ldr	r2, [pc, #124]	; (80062c0 <_free_r+0x98>)
 8006242:	6813      	ldr	r3, [r2, #0]
 8006244:	4610      	mov	r0, r2
 8006246:	b933      	cbnz	r3, 8006256 <_free_r+0x2e>
 8006248:	6063      	str	r3, [r4, #4]
 800624a:	6014      	str	r4, [r2, #0]
 800624c:	4628      	mov	r0, r5
 800624e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006252:	f000 b8c8 	b.w	80063e6 <__malloc_unlock>
 8006256:	42a3      	cmp	r3, r4
 8006258:	d90c      	bls.n	8006274 <_free_r+0x4c>
 800625a:	6821      	ldr	r1, [r4, #0]
 800625c:	1862      	adds	r2, r4, r1
 800625e:	4293      	cmp	r3, r2
 8006260:	bf04      	itt	eq
 8006262:	681a      	ldreq	r2, [r3, #0]
 8006264:	685b      	ldreq	r3, [r3, #4]
 8006266:	6063      	str	r3, [r4, #4]
 8006268:	bf04      	itt	eq
 800626a:	1852      	addeq	r2, r2, r1
 800626c:	6022      	streq	r2, [r4, #0]
 800626e:	6004      	str	r4, [r0, #0]
 8006270:	e7ec      	b.n	800624c <_free_r+0x24>
 8006272:	4613      	mov	r3, r2
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	b10a      	cbz	r2, 800627c <_free_r+0x54>
 8006278:	42a2      	cmp	r2, r4
 800627a:	d9fa      	bls.n	8006272 <_free_r+0x4a>
 800627c:	6819      	ldr	r1, [r3, #0]
 800627e:	1858      	adds	r0, r3, r1
 8006280:	42a0      	cmp	r0, r4
 8006282:	d10b      	bne.n	800629c <_free_r+0x74>
 8006284:	6820      	ldr	r0, [r4, #0]
 8006286:	4401      	add	r1, r0
 8006288:	1858      	adds	r0, r3, r1
 800628a:	4282      	cmp	r2, r0
 800628c:	6019      	str	r1, [r3, #0]
 800628e:	d1dd      	bne.n	800624c <_free_r+0x24>
 8006290:	6810      	ldr	r0, [r2, #0]
 8006292:	6852      	ldr	r2, [r2, #4]
 8006294:	605a      	str	r2, [r3, #4]
 8006296:	4401      	add	r1, r0
 8006298:	6019      	str	r1, [r3, #0]
 800629a:	e7d7      	b.n	800624c <_free_r+0x24>
 800629c:	d902      	bls.n	80062a4 <_free_r+0x7c>
 800629e:	230c      	movs	r3, #12
 80062a0:	602b      	str	r3, [r5, #0]
 80062a2:	e7d3      	b.n	800624c <_free_r+0x24>
 80062a4:	6820      	ldr	r0, [r4, #0]
 80062a6:	1821      	adds	r1, r4, r0
 80062a8:	428a      	cmp	r2, r1
 80062aa:	bf04      	itt	eq
 80062ac:	6811      	ldreq	r1, [r2, #0]
 80062ae:	6852      	ldreq	r2, [r2, #4]
 80062b0:	6062      	str	r2, [r4, #4]
 80062b2:	bf04      	itt	eq
 80062b4:	1809      	addeq	r1, r1, r0
 80062b6:	6021      	streq	r1, [r4, #0]
 80062b8:	605c      	str	r4, [r3, #4]
 80062ba:	e7c7      	b.n	800624c <_free_r+0x24>
 80062bc:	bd38      	pop	{r3, r4, r5, pc}
 80062be:	bf00      	nop
 80062c0:	200004c8 	.word	0x200004c8

080062c4 <_malloc_r>:
 80062c4:	b570      	push	{r4, r5, r6, lr}
 80062c6:	1ccd      	adds	r5, r1, #3
 80062c8:	f025 0503 	bic.w	r5, r5, #3
 80062cc:	3508      	adds	r5, #8
 80062ce:	2d0c      	cmp	r5, #12
 80062d0:	bf38      	it	cc
 80062d2:	250c      	movcc	r5, #12
 80062d4:	2d00      	cmp	r5, #0
 80062d6:	4606      	mov	r6, r0
 80062d8:	db01      	blt.n	80062de <_malloc_r+0x1a>
 80062da:	42a9      	cmp	r1, r5
 80062dc:	d903      	bls.n	80062e6 <_malloc_r+0x22>
 80062de:	230c      	movs	r3, #12
 80062e0:	6033      	str	r3, [r6, #0]
 80062e2:	2000      	movs	r0, #0
 80062e4:	bd70      	pop	{r4, r5, r6, pc}
 80062e6:	f000 f87d 	bl	80063e4 <__malloc_lock>
 80062ea:	4a21      	ldr	r2, [pc, #132]	; (8006370 <_malloc_r+0xac>)
 80062ec:	6814      	ldr	r4, [r2, #0]
 80062ee:	4621      	mov	r1, r4
 80062f0:	b991      	cbnz	r1, 8006318 <_malloc_r+0x54>
 80062f2:	4c20      	ldr	r4, [pc, #128]	; (8006374 <_malloc_r+0xb0>)
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	b91b      	cbnz	r3, 8006300 <_malloc_r+0x3c>
 80062f8:	4630      	mov	r0, r6
 80062fa:	f000 f863 	bl	80063c4 <_sbrk_r>
 80062fe:	6020      	str	r0, [r4, #0]
 8006300:	4629      	mov	r1, r5
 8006302:	4630      	mov	r0, r6
 8006304:	f000 f85e 	bl	80063c4 <_sbrk_r>
 8006308:	1c43      	adds	r3, r0, #1
 800630a:	d124      	bne.n	8006356 <_malloc_r+0x92>
 800630c:	230c      	movs	r3, #12
 800630e:	6033      	str	r3, [r6, #0]
 8006310:	4630      	mov	r0, r6
 8006312:	f000 f868 	bl	80063e6 <__malloc_unlock>
 8006316:	e7e4      	b.n	80062e2 <_malloc_r+0x1e>
 8006318:	680b      	ldr	r3, [r1, #0]
 800631a:	1b5b      	subs	r3, r3, r5
 800631c:	d418      	bmi.n	8006350 <_malloc_r+0x8c>
 800631e:	2b0b      	cmp	r3, #11
 8006320:	d90f      	bls.n	8006342 <_malloc_r+0x7e>
 8006322:	600b      	str	r3, [r1, #0]
 8006324:	50cd      	str	r5, [r1, r3]
 8006326:	18cc      	adds	r4, r1, r3
 8006328:	4630      	mov	r0, r6
 800632a:	f000 f85c 	bl	80063e6 <__malloc_unlock>
 800632e:	f104 000b 	add.w	r0, r4, #11
 8006332:	1d23      	adds	r3, r4, #4
 8006334:	f020 0007 	bic.w	r0, r0, #7
 8006338:	1ac3      	subs	r3, r0, r3
 800633a:	d0d3      	beq.n	80062e4 <_malloc_r+0x20>
 800633c:	425a      	negs	r2, r3
 800633e:	50e2      	str	r2, [r4, r3]
 8006340:	e7d0      	b.n	80062e4 <_malloc_r+0x20>
 8006342:	428c      	cmp	r4, r1
 8006344:	684b      	ldr	r3, [r1, #4]
 8006346:	bf16      	itet	ne
 8006348:	6063      	strne	r3, [r4, #4]
 800634a:	6013      	streq	r3, [r2, #0]
 800634c:	460c      	movne	r4, r1
 800634e:	e7eb      	b.n	8006328 <_malloc_r+0x64>
 8006350:	460c      	mov	r4, r1
 8006352:	6849      	ldr	r1, [r1, #4]
 8006354:	e7cc      	b.n	80062f0 <_malloc_r+0x2c>
 8006356:	1cc4      	adds	r4, r0, #3
 8006358:	f024 0403 	bic.w	r4, r4, #3
 800635c:	42a0      	cmp	r0, r4
 800635e:	d005      	beq.n	800636c <_malloc_r+0xa8>
 8006360:	1a21      	subs	r1, r4, r0
 8006362:	4630      	mov	r0, r6
 8006364:	f000 f82e 	bl	80063c4 <_sbrk_r>
 8006368:	3001      	adds	r0, #1
 800636a:	d0cf      	beq.n	800630c <_malloc_r+0x48>
 800636c:	6025      	str	r5, [r4, #0]
 800636e:	e7db      	b.n	8006328 <_malloc_r+0x64>
 8006370:	200004c8 	.word	0x200004c8
 8006374:	200004cc 	.word	0x200004cc

08006378 <_realloc_r>:
 8006378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800637a:	4607      	mov	r7, r0
 800637c:	4614      	mov	r4, r2
 800637e:	460e      	mov	r6, r1
 8006380:	b921      	cbnz	r1, 800638c <_realloc_r+0x14>
 8006382:	4611      	mov	r1, r2
 8006384:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006388:	f7ff bf9c 	b.w	80062c4 <_malloc_r>
 800638c:	b922      	cbnz	r2, 8006398 <_realloc_r+0x20>
 800638e:	f7ff ff4b 	bl	8006228 <_free_r>
 8006392:	4625      	mov	r5, r4
 8006394:	4628      	mov	r0, r5
 8006396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006398:	f000 f826 	bl	80063e8 <_malloc_usable_size_r>
 800639c:	42a0      	cmp	r0, r4
 800639e:	d20f      	bcs.n	80063c0 <_realloc_r+0x48>
 80063a0:	4621      	mov	r1, r4
 80063a2:	4638      	mov	r0, r7
 80063a4:	f7ff ff8e 	bl	80062c4 <_malloc_r>
 80063a8:	4605      	mov	r5, r0
 80063aa:	2800      	cmp	r0, #0
 80063ac:	d0f2      	beq.n	8006394 <_realloc_r+0x1c>
 80063ae:	4631      	mov	r1, r6
 80063b0:	4622      	mov	r2, r4
 80063b2:	f7ff ff15 	bl	80061e0 <memcpy>
 80063b6:	4631      	mov	r1, r6
 80063b8:	4638      	mov	r0, r7
 80063ba:	f7ff ff35 	bl	8006228 <_free_r>
 80063be:	e7e9      	b.n	8006394 <_realloc_r+0x1c>
 80063c0:	4635      	mov	r5, r6
 80063c2:	e7e7      	b.n	8006394 <_realloc_r+0x1c>

080063c4 <_sbrk_r>:
 80063c4:	b538      	push	{r3, r4, r5, lr}
 80063c6:	4c06      	ldr	r4, [pc, #24]	; (80063e0 <_sbrk_r+0x1c>)
 80063c8:	2300      	movs	r3, #0
 80063ca:	4605      	mov	r5, r0
 80063cc:	4608      	mov	r0, r1
 80063ce:	6023      	str	r3, [r4, #0]
 80063d0:	f7fb f84a 	bl	8001468 <_sbrk>
 80063d4:	1c43      	adds	r3, r0, #1
 80063d6:	d102      	bne.n	80063de <_sbrk_r+0x1a>
 80063d8:	6823      	ldr	r3, [r4, #0]
 80063da:	b103      	cbz	r3, 80063de <_sbrk_r+0x1a>
 80063dc:	602b      	str	r3, [r5, #0]
 80063de:	bd38      	pop	{r3, r4, r5, pc}
 80063e0:	20000ad8 	.word	0x20000ad8

080063e4 <__malloc_lock>:
 80063e4:	4770      	bx	lr

080063e6 <__malloc_unlock>:
 80063e6:	4770      	bx	lr

080063e8 <_malloc_usable_size_r>:
 80063e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063ec:	1f18      	subs	r0, r3, #4
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	bfbc      	itt	lt
 80063f2:	580b      	ldrlt	r3, [r1, r0]
 80063f4:	18c0      	addlt	r0, r0, r3
 80063f6:	4770      	bx	lr

080063f8 <_init>:
 80063f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fa:	bf00      	nop
 80063fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063fe:	bc08      	pop	{r3}
 8006400:	469e      	mov	lr, r3
 8006402:	4770      	bx	lr

08006404 <_fini>:
 8006404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006406:	bf00      	nop
 8006408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800640a:	bc08      	pop	{r3}
 800640c:	469e      	mov	lr, r3
 800640e:	4770      	bx	lr
