# RV32I I-Type
- RISC-V 32bit Instruction set : I_Type

## RTL
<div align="center">
  <img width="1744" height="708" alt="image" src="https://github.com/user-attachments/assets/11045f1e-063a-4d87-a0f4-4aedd4b9a127" />
</div>

<br>

## Expected Data IL_Type - Before Modify RAM
<div align="center">
  <img width="790" height="128" alt="image" src="https://github.com/user-attachments/assets/a13bfca9-b53a-4724-aa6c-a46ebc3be58a" />
</div>

<br>

## Testbench Simulation IL_Type
<div align="conter">
  <img width="1011" height="705" alt="image" src="https://github.com/user-attachments/assets/1fafaf80-62cc-4b1a-8044-b3a474b663be" />
</div>

<br>

## Expected Data I_Type - Before Modify RAM
<div align="center">
  <img width="826" height="196" alt="I_Type Expected" src="https://github.com/user-attachments/assets/d27bd9a7-3f9e-4372-8a90-422577a30ba6" />
</div>

<br>

## Testbench Simulation I_Type
<div align="conter">
  <img width="1890" height="200" alt="image" src="https://github.com/user-attachments/assets/fce0dd9c-5171-43bf-bfa3-1847114e2848" />
</div>
