# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do simulate.do
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 17:14:33 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 57
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 114
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 17:34:04 on Oct 18,2021, Elapsed time: 0:19:31
# Errors: 119, Warnings: 21
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:16 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:34:17 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:17 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:34:17 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:17 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:34:25 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:25 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:34:26 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:26 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:34:27 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:27 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:34:28 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:28 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:34:29 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:29 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:34:29 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:29 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:34:29 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:29 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:34:30 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:30 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:34:31 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:31 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:34:31 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:31 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:34:31 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:31 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:34:31 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:31 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:34:32 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:32 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:34:33 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:33 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:34:33 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:34 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:34:34 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:34 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:34:38 on Oct 18,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:38 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:34:38 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:34:38 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 17:34:39 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 17:34:39 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 17:35:19 on Oct 18,2021, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 17:35:19 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 17:35:21 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:35:22 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 17:35:33 on Oct 18,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 17:35:34 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
run -all
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 57
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 114
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
quit -sim
# End time: 17:47:10 on Oct 18,2021, Elapsed time: 0:11:36
# Errors: 25, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:22 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:47:23 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:23 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:47:23 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:23 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:47:31 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:31 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:47:31 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:31 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:47:32 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:32 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:47:33 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:33 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:47:34 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:34 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:47:34 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:34 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:47:34 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:34 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:47:35 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:35 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:47:36 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:36 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:47:36 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:36 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:47:36 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:36 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:47:37 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:37 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:47:37 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:37 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:47:38 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:38 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:47:39 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:39 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:47:39 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:39 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:47:42 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:42 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:47:42 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:47:42 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(302): (vlog-2730) Undefined variable: 'axi_wr_len'.
# -- Compiling module example_top
# End time: 17:47:43 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./compile.do line 194
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -64 -incr -sv -work work \
# 	+incdir+./ \
# 	+incdir+$env(WORKSPACE_PATH)/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top \
# 	+incdir+..."
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:06 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:49:06 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:06 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:49:07 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:07 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:49:14 on Oct 18,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:15 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:49:15 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:15 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:49:16 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:16 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:49:17 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:17 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:49:18 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:18 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:49:18 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:18 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:49:18 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:18 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:49:19 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:19 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:49:20 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:20 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:49:20 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:20 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:49:20 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:20 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:49:20 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:21 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:49:21 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:21 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:49:22 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:22 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:49:22 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:22 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:49:23 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:23 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:49:26 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:26 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:49:26 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:49:26 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(302): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:7]'.
# -- Compiling module example_top
# End time: 17:49:26 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./compile.do line 194
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -64 -incr -sv -work work \
# 	+incdir+./ \
# 	+incdir+$env(WORKSPACE_PATH)/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top \
# 	+incdir+..."
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:08 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 17:51:09 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:09 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 17:51:09 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:09 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 17:51:17 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:17 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 17:51:17 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:17 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 17:51:18 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:18 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 17:51:19 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:19 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 17:51:20 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:20 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 17:51:20 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:20 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 17:51:20 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:20 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 17:51:21 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:22 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 17:51:22 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:22 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 17:51:22 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:22 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 17:51:22 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:23 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 17:51:23 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:23 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 17:51:23 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:23 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 17:51:24 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:25 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 17:51:25 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:25 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 17:51:25 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:26 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 17:51:28 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:28 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:51:28 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:51:28 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 17:51:29 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 17:51:29 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 17:52:05 on Oct 18,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 17:52:06 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 17:52:08 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:52:08 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 17:52:20 on Oct 18,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 17:52:20 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
# ** Error: (vish-4014) No objects found matching '/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_wr_len'.
# Executing ONERROR command at macro ./wave.do line 167
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_addr_rd_ack
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_addr_wr_ack
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_addr_wr_ackd
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_araddr
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_arburst
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_arid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_arlen
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_arready
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_arsize
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_arvalid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awaddr
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awburst
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awlen
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awlen_r
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awready
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awsize
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_awvalid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_bid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_bready
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_bresp
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_bvalid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rdata
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rid_m
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rid_s
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rlast
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rlast_d
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rready
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rresp
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_rvalid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_wdata
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_wlast
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_wr_ct
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_wready
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_wstrb
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/axi_wvalid
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_ADDR_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_BR_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_DATA_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_ID_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_LEN_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_RESP_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_SZ_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_AXI_WSTRB_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_INIT_ADDR_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_INIT_DATA_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_INIT_ID_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_INIT_LEN_WTH
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_NUM_RD_CLIENTS
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_NUM_TOTAL_CLIENTS
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/C_NUM_WR_CLIENTS
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/ce
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/clk
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_addr
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_cmpl
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_data
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_data_rdy
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_data_vld
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_len
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_req
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_req_ack
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_rd_req_id
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_addr
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_cmpl
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_data
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_data_rdy
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_data_vld
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_len
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_req
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_req_ack
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/init_wr_req_id
add wave -position end  sim:/sim_tb_top/u_example_top/i0_cnn_layer_accel_axi_bridge/rst
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/wave.do
run -all
run -all
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 57
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 114
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12079750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12664750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12676750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12679750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12691750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12694750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12706750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12709750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12721750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12724750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12736750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12739750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12751750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12754750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12766750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12769750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12781750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12784750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12796750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12799750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12811750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12814750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12826750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12829750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12841750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12844750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12856750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12859750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12871750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12874750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12886750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12889750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12901750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12916750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12919750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12931750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12934750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12946750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12949750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12961750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12964750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12976750 ps
quit -sim
# End time: 18:05:05 on Oct 18,2021, Elapsed time: 0:12:45
# Errors: 25, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:28 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:05:29 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:29 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:05:29 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:29 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 18:05:37 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:37 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 18:05:37 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:37 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 18:05:38 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:38 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 18:05:39 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:39 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 18:05:40 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:40 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 18:05:40 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:40 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 18:05:40 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:40 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 18:05:41 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:42 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 18:05:42 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:42 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 18:05:42 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:42 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 18:05:42 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:42 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 18:05:43 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:43 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 18:05:43 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:43 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 18:05:44 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:44 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 18:05:45 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:45 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 18:05:45 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:45 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 18:05:48 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:48 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:05:48 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:05:48 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(253): (vlog-13198) Illegal bit-select into scalar variable "init_wr_req_ack".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v(253): (vlog-13198) Illegal bit-select into scalar variable "init_wr_req_ack".
# -- Compiling module example_top
# End time: 18:05:49 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./compile.do line 194
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -64 -incr -sv -work work \
# 	+incdir+./ \
# 	+incdir+$env(WORKSPACE_PATH)/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top \
# 	+incdir+..."
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:00 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:07:00 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:00 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:07:01 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:01 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 18:07:08 on Oct 18,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:08 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 18:07:09 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:09 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 18:07:09 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:10 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 18:07:10 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:11 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 18:07:11 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:11 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 18:07:12 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:12 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 18:07:12 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:12 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 18:07:13 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:13 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 18:07:13 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:13 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 18:07:14 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:14 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 18:07:14 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:14 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 18:07:14 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:14 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 18:07:14 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:15 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 18:07:16 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:16 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 18:07:17 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:17 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 18:07:17 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:17 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 18:07:20 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:20 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:07:20 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:20 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 18:07:21 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 18:07:21 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 18:07:57 on Oct 18,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 18:07:57 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 18:07:59 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:07:59 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 18:08:11 on Oct 18,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 18:08:11 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 57
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 114
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12079750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12664750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12676750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12679750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12691750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12694750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12706750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12709750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12721750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12724750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12736750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12739750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12751750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12754750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12766750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12769750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12781750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12784750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12796750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12799750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12811750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12814750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12826750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12829750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12841750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12844750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12856750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12859750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12871750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12874750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12886750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12889750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12901750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12916750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12919750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12931750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12934750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12946750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12949750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12961750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12964750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12976750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12979750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12991750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12994750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13006750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13009750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13021750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13024750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13036750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13039750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13051750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13054750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13066750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13069750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13081750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13084750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13096750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13099750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13111750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13114750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13126750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13129750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13141750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13144750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13156750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13159750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13171750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13174750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13186750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13189750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13201750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13204750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13216750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13219750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13231750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13234750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13246750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13249750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13261750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13264750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13276750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13279750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13291750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13294750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13306750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13309750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13321750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13324750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13336750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13339750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13351750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13354750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13366750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13369750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13381750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13384750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13396750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13399750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13411750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13414750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13426750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13429750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13441750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13444750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13456750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13459750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13471750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13474750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13486750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13489750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13501750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13504750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13516750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13519750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13531750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13534750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13549750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13561750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13564750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13576750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13579750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13585750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15079750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15664750 ps
quit -sim
# End time: 18:35:26 on Oct 18,2021, Elapsed time: 0:27:15
# Errors: 147, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:35:58 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:35:58 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:35:58 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:35:58 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:35:58 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 18:36:06 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:06 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 18:36:07 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:07 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 18:36:08 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:08 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 18:36:09 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:09 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 18:36:09 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:09 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 18:36:10 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:10 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 18:36:10 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:10 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 18:36:11 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:11 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 18:36:11 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:11 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 18:36:12 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:12 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 18:36:12 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:12 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 18:36:12 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:12 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 18:36:13 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:13 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 18:36:14 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:14 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 18:36:14 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:15 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 18:36:15 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:15 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 18:36:18 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:18 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:36:18 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:18 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 18:36:18 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 18:36:19 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 18:36:55 on Oct 18,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 18:36:56 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 18:36:58 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:36:58 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 18:37:10 on Oct 18,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 18:37:10 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
run -all
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 57
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 114
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12079750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12475750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12664750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12676750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12679750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12691750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12694750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12706750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12709750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12721750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12724750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12736750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12739750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12751750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12754750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12766750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12769750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12781750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12784750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12796750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12799750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12811750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12814750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12826750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12829750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12841750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12844750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12856750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12859750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12871750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12874750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12886750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12889750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12901750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12916750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12919750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12931750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12934750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12946750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12949750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12961750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12964750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12976750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12979750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12991750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12994750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13006750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13009750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13021750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13024750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13036750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13039750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13051750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13054750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13066750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13069750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13081750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13084750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13096750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13099750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13111750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13114750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13126750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13129750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13141750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13144750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13156750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13159750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13171750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13174750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13186750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13189750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13201750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13204750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13216750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13219750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13231750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13234750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13246750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13249750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13261750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13264750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13276750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13279750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13291750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13294750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13306750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13309750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13321750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13324750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13336750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13339750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13351750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13354750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13366750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13369750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13381750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13384750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13396750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13399750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13411750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13414750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13426750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13429750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13441750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13444750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13456750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13459750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13471750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13474750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13486750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13489750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13501750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13504750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13516750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13519750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13531750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13534750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13549750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13561750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13564750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13576750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13579750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13894750 ps
quit -sim
# End time: 18:45:14 on Oct 18,2021, Elapsed time: 0:08:04
# Errors: 52, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:19 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:45:20 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:20 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:45:20 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:20 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 18:45:28 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:28 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 18:45:28 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:28 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 18:45:29 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:29 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 18:45:30 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:30 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 18:45:31 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:31 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 18:45:31 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:31 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 18:45:31 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:31 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 18:45:33 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:33 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 18:45:33 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:33 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 18:45:33 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:33 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 18:45:34 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:34 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 18:45:34 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:34 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 18:45:34 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:34 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 18:45:35 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:36 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 18:45:36 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:36 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 18:45:36 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:37 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 18:45:39 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:39 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:45:39 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:45:40 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 18:45:40 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 18:45:40 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 18:46:17 on Oct 18,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 18:46:18 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 18:46:20 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:46:20 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 18:46:31 on Oct 18,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 18:46:32 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
run -all
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 57
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 114
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11824750 ps
quit -sim
# End time: 18:50:18 on Oct 18,2021, Elapsed time: 0:03:46
# Errors: 31, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:29 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:50:30 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:30 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:50:30 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:30 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 18:50:38 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:38 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 18:50:38 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:38 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 18:50:39 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:39 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 18:50:40 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:40 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 18:50:41 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:41 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 18:50:41 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:41 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 18:50:41 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:41 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 18:50:42 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:43 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 18:50:43 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:43 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 18:50:43 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:43 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 18:50:43 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:44 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 18:50:44 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:44 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 18:50:44 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:44 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 18:50:45 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:46 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 18:50:46 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:46 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 18:50:46 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:47 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 18:50:49 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:49 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:50:49 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:50:49 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 18:50:50 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 18:50:50 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 18:51:26 on Oct 18,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 18:51:27 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 18:51:29 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 18:51:29 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 18:51:41 on Oct 18,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 18:51:41 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 57
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 114
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
quit -sim
# End time: 19:02:08 on Oct 18,2021, Elapsed time: 0:10:27
# Errors: 26, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:14 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 19:02:14 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:14 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 19:02:14 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:14 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 19:02:22 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:22 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 19:02:23 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:23 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 19:02:24 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:24 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 19:02:25 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:25 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 19:02:25 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:25 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 19:02:26 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:26 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 19:02:26 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:26 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 19:02:27 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:27 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 19:02:27 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:27 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 19:02:28 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:28 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 19:02:28 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:28 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 19:02:28 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:28 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 19:02:28 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:29 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 19:02:30 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:30 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 19:02:30 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:31 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 19:02:31 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:31 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 19:02:34 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:34 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:02:34 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:02:34 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 19:02:34 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 19:02:34 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 19:03:11 on Oct 18,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 19:03:12 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 19:03:14 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:03:14 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 19:03:26 on Oct 18,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 19:03:26 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 3648
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 7296
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12061750 ps
quit -sim
# End time: 19:07:02 on Oct 18,2021, Elapsed time: 0:03:36
# Errors: 3, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:09 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 19:07:10 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:10 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 19:07:10 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:10 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 19:07:18 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:18 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 19:07:18 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:18 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 19:07:19 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:19 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 19:07:20 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:20 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 19:07:21 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:21 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 19:07:21 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:21 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 19:07:21 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:22 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 19:07:22 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:23 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 19:07:23 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:23 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 19:07:23 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:23 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 19:07:24 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:24 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 19:07:24 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:24 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 19:07:24 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:24 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 19:07:25 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:26 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 19:07:26 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:26 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 19:07:26 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:27 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 19:07:29 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:29 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:07:30 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:07:30 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 19:07:30 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 19:07:30 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 19:08:06 on Oct 18,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 19:08:07 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 19:08:09 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:08:09 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 19:08:21 on Oct 18,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 19:08:22 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
run -all
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 3648
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 7296
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Output Buffer Write Request in 54000 ns at 11242750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
quit -sim
# End time: 19:12:44 on Oct 18,2021, Elapsed time: 0:04:22
# Errors: 39, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:12:49 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 19:12:49 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:12:49 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 19:12:50 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:12:50 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 19:12:57 on Oct 18,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:12:57 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 19:12:58 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:12:58 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 19:12:59 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:12:59 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 19:13:00 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:00 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 19:13:00 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:00 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 19:13:01 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:01 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 19:13:01 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:01 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 19:13:02 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:02 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 19:13:02 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:02 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 19:13:03 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:03 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 19:13:03 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:03 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 19:13:03 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:03 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 19:13:04 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:04 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 19:13:05 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:05 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 19:13:05 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:05 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 19:13:06 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:06 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 19:13:09 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:09 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:13:09 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:09 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 19:13:09 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 19:13:09 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 19:13:46 on Oct 18,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 19:13:46 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 19:13:49 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:13:49 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 19:14:00 on Oct 18,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 19:14:01 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 3648
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 7296
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12079750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12664750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12676750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12679750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12691750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12694750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12706750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12709750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12721750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12724750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12736750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12739750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12751750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12754750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12766750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12769750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12781750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12784750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12796750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12799750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12811750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12814750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12826750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12829750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12841750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12844750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12856750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12859750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12871750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12874750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12886750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12889750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12901750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12916750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12919750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12931750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12934750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12946750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12949750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12961750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12964750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12976750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12979750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12991750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12994750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13006750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13009750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13021750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13024750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13036750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13039750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13051750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13054750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13066750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13069750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13081750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13084750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13096750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13099750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13111750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13114750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13126750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13129750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13141750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13144750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13156750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13159750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13171750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13174750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13186750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13189750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13201750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13204750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13216750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13219750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13231750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13234750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13246750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13249750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13261750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13264750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13276750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13279750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13291750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13294750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13306750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13309750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13321750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13324750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13336750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13339750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13351750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13354750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13366750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13369750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13381750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13384750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13396750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13399750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13411750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13414750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13426750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13429750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13441750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13444750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13456750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13459750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13471750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13474750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13486750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13489750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13501750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13504750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13516750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13519750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13531750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13534750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13549750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13561750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13564750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13576750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13579750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 13990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 13990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 13996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 13999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 14986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 14995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 14995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 14995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15079750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15664750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15676750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15679750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15691750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15694750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15706750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15709750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15721750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15724750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15736750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15739750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15751750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15754750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15766750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15769750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15781750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15784750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15796750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15799750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15811750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15814750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15826750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15829750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15841750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15844750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15856750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15859750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15871750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15874750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15886750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15889750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15901750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15916750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15919750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15931750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15934750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15946750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15949750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15961750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15964750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15976750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15979750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 15985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 15985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 15991750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 15994750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16006750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16009750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16021750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16024750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16036750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16039750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16051750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16054750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16066750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16069750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16081750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16084750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16096750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16099750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16111750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16114750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16126750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16129750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16141750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16144750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16156750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16159750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16171750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16174750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16186750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16189750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16201750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16204750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16216750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16219750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16231750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16234750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16246750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16249750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16261750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16264750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16276750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16279750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16291750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16294750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16306750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16309750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16321750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16324750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16336750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16339750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16351750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16354750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16366750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16369750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16381750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16384750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16396750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16399750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16411750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16414750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16426750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16429750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16441750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16444750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16456750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16459750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16471750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16474750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16486750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16489750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16501750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16504750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16516750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16519750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16531750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16534750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16549750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16561750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16564750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16576750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16579750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 16990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 16990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 16996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 16999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 17986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 17995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 17995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 17995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18079750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18664750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18676750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18679750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18691750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18694750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18706750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18709750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18721750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18724750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18736750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18739750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18751750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18754750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18766750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18769750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18781750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18784750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18796750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18799750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18811750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18814750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18826750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18829750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18841750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18844750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18856750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18859750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18865750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18871750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18874750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18880750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18886750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18889750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18895750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18901750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18910750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18916750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18919750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18925750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18931750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18934750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18940750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18946750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18949750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18955750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18961750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18964750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18970750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18976750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18979750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 18985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 18985750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 18991750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 18994750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19000750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19006750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19009750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19015750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19021750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19024750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19030750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19036750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19039750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19045750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19051750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19054750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19060750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19066750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19069750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19075750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19081750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19084750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19090750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19096750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19099750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19105750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19111750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19114750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19120750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19126750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19129750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19135750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19141750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19144750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19150750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19156750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19159750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19165750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19171750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19174750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19180750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19186750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19189750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19195750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19201750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19204750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19210750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19216750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19219750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19225750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19231750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19234750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19240750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19246750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19249750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19255750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19261750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19264750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19270750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19276750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19279750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19285750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19291750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19294750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19300750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19306750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19309750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19315750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19321750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19324750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19330750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19336750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19339750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19345750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19351750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19354750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19360750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19366750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19369750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19375750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19381750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19384750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19390750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19396750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19399750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19405750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19411750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19414750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19420750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19426750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19429750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19435750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19441750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19444750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19450750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19456750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19459750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19465750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19471750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19474750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19480750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19486750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19489750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19495750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19501750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19504750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19510750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19516750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19519750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19525750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19531750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19534750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19540750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19549750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19555750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19561750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19564750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19576750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19579750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19585750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 19990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 19990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 19996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 19999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 20350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 20350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 20356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 20359750 ps
quit -sim
# End time: 19:17:28 on Oct 18,2021, Elapsed time: 0:03:27
# Errors: 10, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:35 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 19:17:35 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:35 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 19:17:35 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:35 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 19:17:43 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:43 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 19:17:43 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:43 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 19:17:44 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:44 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 19:17:45 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:45 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 19:17:46 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:46 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 19:17:46 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:46 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 19:17:47 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:47 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 19:17:48 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:48 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 19:17:48 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:48 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 19:17:48 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:49 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 19:17:49 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:49 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 19:17:49 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:49 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 19:17:49 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:49 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 19:17:51 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:51 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 19:17:51 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:51 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 19:17:51 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:52 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 19:17:54 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:54 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:17:55 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:17:55 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 19:17:55 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -DVERBOSE_DEBUG -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 19:17:55 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 19:18:31 on Oct 18,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 19:18:32 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 19:18:34 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:18:34 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 19:18:45 on Oct 18,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 16
# vsim -t 1ps -lib work sim_tb_top_opt 
# Start time: 19:18:46 on Oct 18,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading xil_defaultlib.ddr4(fast)
# Loading xil_defaultlib.ddr4_ddr4(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# Loading xil_defaultlib.ddr4_phy(fast)
# Loading xil_defaultlib.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_mc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# Loading xil_defaultlib.ddr4_microblaze_mcs(fast)
# Loading xil_defaultlib.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# Loading xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# Loading xil_defaultlib.ddr4_v2_2_6_axi(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# Loading axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# Loading work.cnn_layer_accel_axi_bridge(fast)
# Loading accel_infst_common.SRL_bit(fast)
# Loading xil_defaultlib.arch_package(fast)
# Loading xil_defaultlib.proj_package(fast)
# Loading work.glbl(fast)
# Loading xil_defaultlib.DDR4_if(fast)
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_1_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/target_socket_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The port '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/simple_target_socket_0_port_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_1_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0/simple_initiator_socket_0_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP2FAS_bus/init_socket_export_0' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS2AWP_bus/init_socket_export_0' is of an undebuggable type.
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4/4 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_SYSC_FPGA_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_BGN_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_PYLD
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_PYLD - 4416/4416 bytes
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_END_CFG
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [SYSC_FPGA_SHIM]: Hardware waiting for ACCL_START
# [SYSC_FPGA_SHIM]: Hardware recvd ACCL_START
# [SYSC_FPGA_SHIM]: Hardware sent ACK
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Started Workload at 8353750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 8977750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 8983750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 0
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 303000 ns at 9286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 9904750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 9910750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 3648
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 9928750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Fetch Request at 10546750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: recieved last convolutional output
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Input Map Fetch at 10552750 ps
# 
# 
# [CNN_Layer_Accel]: READ
# 		address - 7296
# 		req_idx - 0
# 		length  - 57
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Input Map Fetch in 18000 ns at 10570750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: Starting Convolution process 10573750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10591750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10594750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10600750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10606750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10609750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10615750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10621750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10624750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10630750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10636750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10639750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10645750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10651750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10654750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10660750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10666750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10669750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10675750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10681750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10684750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10690750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10696750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10699750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10705750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10711750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10714750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10720750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10726750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10729750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10735750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10741750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10744750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10750750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10756750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10759750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10765750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10771750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10774750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10780750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10786750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10789750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10795750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10801750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10804750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10810750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10816750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10819750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10825750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10831750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10834750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10840750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10846750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10849750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10855750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10861750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10864750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10870750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10876750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10879750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10885750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10891750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10894750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10900750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10906750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10909750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10915750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10921750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10924750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10930750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10936750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10939750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10945750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10951750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10954750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10960750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10966750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10969750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10975750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10981750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10984750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 10990750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 10996750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 10999750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11005750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11011750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11014750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11020750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11026750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11029750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11035750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11041750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11044750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11050750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11056750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11059750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11065750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11071750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11074750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11080750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11086750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11089750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11095750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11101750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11104750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11110750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11116750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11119750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11125750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11131750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11134750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11140750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11146750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11149750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11155750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11161750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11164750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11170750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11176750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11179750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11185750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11188750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2219776
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11191750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11194750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11200750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11206750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11209750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11215750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11221750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11224750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11230750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11236750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11239750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Output Buffer Write Request in 54000 ns at 11242750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11245750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11251750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11254750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11260750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11266750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11269750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11275750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11281750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11284750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11290750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11296750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11299750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11305750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11311750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11314750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11320750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11326750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11329750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11335750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11341750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11344750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11350750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11356750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11359750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11365750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11371750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11374750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11380750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11386750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11389750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11395750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11401750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11404750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11410750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11416750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11419750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11425750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11431750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11434750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11440750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11446750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11449750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11455750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11461750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11464750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11470750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11476750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11479750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11485750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11491750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11494750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11500750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11506750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11509750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11515750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11521750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11524750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11530750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11536750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11539750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11545750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11551750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11554750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11560750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11566750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11569750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11575750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11581750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11584750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11590750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11596750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11599750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11605750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11611750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11614750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11620750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11626750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11629750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11635750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11641750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11644750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11650750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11656750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11659750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11665750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11671750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11674750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11680750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11686750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11689750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11695750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11701750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11704750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11710750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11716750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11719750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11725750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11731750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11734750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11740750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11746750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11749750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11755750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11761750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11764750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11770750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11776750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11779750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11785750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 11788750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2220416
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11791750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11794750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11800750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11806750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11809750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11815750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11821750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11824750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11830750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11836750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Output Buffer Write Request in 51000 ns at 11839750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11845750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11851750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11854750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11860750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11866750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11869750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11875750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11881750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11884750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11890750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11896750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11899750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11905750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11911750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11914750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11920750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11926750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11929750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11935750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11941750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11944750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11950750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11956750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11959750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11965750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11971750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11974750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11980750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 11986750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11989750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 11995750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12001750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12004750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12010750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12016750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12019750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12025750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12031750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12034750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12040750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12046750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12049750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12055750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12061750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12064750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12070750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12076750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12079750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12085750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12091750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12094750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12100750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12106750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12109750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12115750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12121750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12124750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12130750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12136750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12139750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12145750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12151750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12154750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12160750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12166750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12169750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12175750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12181750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12184750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12190750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12196750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12199750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12205750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12211750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12214750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12220750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12226750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12229750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12235750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12241750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12244750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12250750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12256750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12259750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12265750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12271750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12274750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12280750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12286750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12289750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12295750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12301750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12304750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12310750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12316750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12319750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12325750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12331750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12334750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12340750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12346750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12349750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12355750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12361750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12364750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12370750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12376750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12379750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12385750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: Starting Output Buffer Write at 12388750 ps
# 
# 
# [CNN_Layer_Accel]: WRITE
# 		address - 2221056
# 		req_idx - 4
# 		length  - 10
# 
# 
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12391750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12394750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12400750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12406750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12409750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12415750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12421750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12424750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12430750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12436750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/FAS_0]: finished Output Buffer Write Request in 51000 ns at 12439750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12445750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12451750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12454750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12460750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12466750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12469750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12475750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12481750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12484750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12490750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12496750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12499750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12505750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12511750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12514750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12520750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12526750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12529750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12535750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12541750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12544750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12550750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12556750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12559750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12565750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12571750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12574750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12580750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12586750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12589750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12595750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12601750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12604750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12610750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12616750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12619750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12625750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12631750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12634750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12640750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12646750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12649750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12655750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12661750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12664750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12670750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12676750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12679750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12685750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12691750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12694750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12700750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12706750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12709750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12715750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12721750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12724750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12730750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12736750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12739750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12745750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12751750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12754750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12760750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12766750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12769750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12775750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12781750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12784750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12790750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12796750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12799750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12805750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12811750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12814750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12820750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12826750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12829750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12835750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: sent a Pixel Write Request at 12841750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12844750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0]: Gave QUAD 8 the bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/bus]: relinquished bus at 12850750 ps
# [/sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/QUAD_0]: finished Pixel Write Request at 12850750 ps
quit -sim
#  Trace back: invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"
#     while executing
# "$widget index @$x,$y"
#     (procedure "WaveABar::mouseMotionUpdate" line 19)
#     invoked from within
# "WaveABar::mouseMotionUpdate .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data .main_pane.wave.interior.cs.body.pw.wf 149 503"
#     ("after" script)
#    <2:/home/software/mentor-2019/questasim/linux_x86_64/tk8.6/bgerror.tcl:106: ::tkerror {invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"}
#    <1:proc:14: ::tk::dialog::error::bgerror {invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"}
# End time: 19:22:55 on Oct 18,2021, Elapsed time: 0:04:09
# Errors: 6, Warnings: 20
do com_and_sim.do
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:42 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 19:24:43 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:43 on Oct 18,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 19:24:43 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:43 on Oct 18,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 19:24:51 on Oct 18,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:51 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 19:24:51 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:51 on Oct 18,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 19:24:52 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:52 on Oct 18,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 19:24:53 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:53 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 19:24:54 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:54 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 19:24:54 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:54 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 19:24:54 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:54 on Oct 18,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 19:24:56 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:56 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 19:24:56 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:56 on Oct 18,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 19:24:56 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:56 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 19:24:57 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:57 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 19:24:57 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:57 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 19:24:57 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:57 on Oct 18,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 19:24:58 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:59 on Oct 18,2021
# vcom -reportprogress 300 -work work -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 19:24:59 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:24:59 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 19:24:59 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:25:00 on Oct 18,2021
# vlog -reportprogress 300 -work work -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+../imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	ddr4
# 	ddr4_v2_2_6_axi_tg_top
# 	sim_tb_top
# End time: 19:25:03 on Oct 18,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:25:03 on Oct 18,2021
# vlog -reportprogress 300 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:25:03 on Oct 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:25:03 on Oct 18,2021
# vlog -reportprogress 300 -64 -incr -sv -work work "+incdir+./" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/axi_interconnect/sim/axi_interconnect.v /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_axi_bridge.v ./example_top.sv 
# -- Compiling module axi_interconnect
# -- Compiling module cnn_layer_accel_axi_bridge
# -- Compiling module example_top
# 
# Top level modules:
# 	example_top
# End time: 19:25:04 on Oct 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# sccom -reportprogress -DMODEL_TECH -DDDR_AXI_MEM_SIM -std=c++1y -I /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/util/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/fixedPoint/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/network/inc/ -I /home/mdl/izo5011/IkennaWorkSpace/syscNetProto/inc/ /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWP.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/AWPBus.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/Interconnect.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/QUAD.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/cnn_layer_accel_common.cpp /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp 
# Start time: 19:25:04 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# 
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:19:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/FAS.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/src/CNN_Layer_accel.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AWP_cfg.hpp:6:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/FAS_cfg.hpp:6,
#                  from /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/AccelConfig.hpp:9,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/FAS.hpp:21,
#                  from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:82,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/espresso/inc/FPGA/espresso_FPGA_common.hpp:28:0: warning: "WINDOW_3x3_NUM_CYCLES" redefined
#  #define WINDOW_3x3_NUM_CYCLES  5
#  ^
# In file included from /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/CNN_Layer_Accel.hpp:81:0,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/inc/SYSC_FPGA.hpp:8,
#                  from /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/src/SYSC_FPGA.cpp:1:
# /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/model/inc/cnn_layer_accel_common.hpp:61:0: note: this is the location of the previous definition
#  #define WINDOW_3x3_NUM_CYCLES               (uint64_t(5))
#  ^
# 
# -- Compiling module QUAD
# -- Compiling module sc_core::sc_event_queue
# -- Compiling module AWPBus
# -- Compiling module AWP
# -- Compiling module FAS
# -- Compiling module Interconnect
# -- Compiling module CNN_Layer_Accel
# -- Compiling module SYSC_FPGA
# Exported modules:
# 	SYSC_FPGA
# End time: 19:25:40 on Oct 18,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# sccom -reportprogress -link -L/home/mdl/izo5011/IkennaWorkSpace/network/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/syscNetProto/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/espresso/build/debug/ -L/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA_shim/build/debug/ -lsysc_fpga_shim -lsyscNetProto -lnetwork -lespresso 
# Start time: 19:25:41 on Oct 18,2021
# 
# QuestaSim-64 sccom 2019.4_2 compiler 2019.12 Dec  7 2019
# End time: 19:25:43 on Oct 18,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 19:25:43 on Oct 18,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L accel_infst_common -L axi_interconnect_v1_7_15 -work work work.sim_tb_top work.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module xil_defaultlib.ddr4
# -- Loading module xil_defaultlib.ddr4_ddr4
# -- Loading module xil_defaultlib.ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module xil_defaultlib.ddr4_ddr4_mem_intfc
# -- Loading module xil_defaultlib.ddr4_phy
# -- Loading module xil_defaultlib.ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_pll
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_timer
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_a
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_arb_p
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ctl
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ref
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_periodic
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_wr_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_ui_rd_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_config_rom
# -- Loading module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_sync
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_pi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_write
# -- Loading module xil_defaultlib.ddr4_ddr4_cal_riu
# -- Loading module xil_defaultlib.ddr4_microblaze_mcs
# -- Loading module xil_defaultlib.microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axic_register_slice
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_w_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_b_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_fifo
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_r_channel
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar
# -- Loading module cnn_layer_accel_axi_bridge
# -- Loading shared library /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/simulation/work.SYSC_FPGA
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-3834) Instance 'm_prev_quad_ack' might be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# ** Warning: (vopt-6610) The variable m_QUAD_start referring to object /sim_tb_top/u_example_top/i0_SYSC_FPGA/CNN_Layer_Accel/AWP_0/event_queue_0 is not debuggable. Multiple module instances refer to this object, with at least one of the modules using pointer syntax. Only one reference will be visible for debug, all the other references will be undebuggable.
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_act_rank
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_wtr
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen
# -- Loading module xil_defaultlib.ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module xil_defaultlib.ddr4_v2_2_6_bram_tdp
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit
# -- Loading module xil_defaultlib.ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar
# -- Loading module accel_infst_common.SRL_bit
# -- Loading interface xil_defaultlib.DDR4_if
# -- Importing package xil_defaultlib.arch_package
# -- Importing package xil_defaultlib.proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux
# -- Loading interface DDR4_if
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc
# -- Loading module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl
# -- Loading module unisims_ver.SRLC32E
# Optimizing 342 design-units (inlining 0/1109 module instances, 0/1693 cell instances, 151/151 UDP instances, 0/41 systemc instances):
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_mux(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_wdata_router(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_ndeep_srl(fast)
# -- Optimizing module unisims_ver.SRLC32E(fast)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module xil_defaultlib.ddr4_microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module accel_infst_common.SRL_bit(fast)
# ** Warning: ./verilog/SRL_bit.v(100): (vopt-2697) MSB -1 of part-select into 'shift_reg' is out of bounds.
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc(fast)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_cal_riu(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module xil_defaultlib.ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast__1)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_mux_enc(fast__4)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_decoder(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_reg_srl_fifo(fast)".
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module xil_defaultlib.microblaze_mcs(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_interconnect(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_ddr4(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_crossbar(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_crossbar(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast__1)
# -- Optimizing module cnn_layer_accel_axi_bridge(fast)
# -- Optimizing module xil_defaultlib.ddr4_ddr4(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_data_fifo(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_addr_arbiter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__10)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_interconnect_v1_7_15_axic_register_slice(fast__10)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axic_register_slice(fast__11)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_register_slice_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_converter_bank(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_data_fifo_bank(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_axi_clock_converter(fast__1)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module axi_interconnect(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__1)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__2)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__3)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__4)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__5)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__6)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__7)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__8)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_si_transactor(fast__9)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_protocol_conv_bank(fast)
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing package xil_defaultlib.arch_package(fast)
# -- Optimizing package arch_package(fast)
# -- Optimizing package xil_defaultlib.proj_package(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module axi_interconnect_v1_7_15.axi_interconnect_v1_7_15_splitter(fast)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module xil_defaultlib.ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing interface xil_defaultlib.DDR4_if(fast)
# Optimized design name is sim_tb_top_opt
# End time: 19:25:55 on Oct 18,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 16
