{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 22:29:34 2019 " "Info: Processing started: Thu Oct 17 22:29:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rodolpho/desktop/andre/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Controle:inst4\|ALUControl\[1\] register Banco_reg:Reg_Control\|Reg2\[0\] 108.13 MHz 9.248 ns Internal " "Info: Clock \"clk\" has Internal fmax of 108.13 MHz between source register \"Controle:inst4\|ALUControl\[1\]\" and destination register \"Banco_reg:Reg_Control\|Reg2\[0\]\" (period= 9.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.094 ns + Longest register register " "Info: + Longest register to register delay is 9.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUControl\[1\] 1 REG LCFF_X19_Y17_N19 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[1\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.346 ns) 0.725 ns Ula32:ALUControl\|Mux39~0 2 COMB LCCOMB_X18_Y17_N18 34 " "Info: 2: + IC(0.379 ns) + CELL(0.346 ns) = 0.725 ns; Loc. = LCCOMB_X18_Y17_N18; Fanout = 34; COMB Node = 'Ula32:ALUControl\|Mux39~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux39~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.225 ns) 1.221 ns Ula32:ALUControl\|Mux58~0 3 COMB LCCOMB_X18_Y17_N10 3 " "Info: 3: + IC(0.271 ns) + CELL(0.225 ns) = 1.221 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|Mux58~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Ula32:ALUControl|Mux39~0 Ula32:ALUControl|Mux58~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.228 ns) 1.813 ns Ula32:ALUControl\|carry_temp\[5\]~23 4 COMB LCCOMB_X18_Y17_N12 1 " "Info: 4: + IC(0.364 ns) + CELL(0.228 ns) = 1.813 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~23'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Ula32:ALUControl|Mux58~0 Ula32:ALUControl|carry_temp[5]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.366 ns) 2.442 ns Ula32:ALUControl\|carry_temp\[5\]~4 5 COMB LCCOMB_X18_Y17_N26 4 " "Info: 5: + IC(0.263 ns) + CELL(0.366 ns) = 2.442 ns; Loc. = LCCOMB_X18_Y17_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~4'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Ula32:ALUControl|carry_temp[5]~23 Ula32:ALUControl|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.708 ns Ula32:ALUControl\|carry_temp\[7\]~5 6 COMB LCCOMB_X18_Y17_N30 4 " "Info: 6: + IC(0.213 ns) + CELL(0.053 ns) = 2.708 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~5'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.977 ns Ula32:ALUControl\|carry_temp\[9\]~6 7 COMB LCCOMB_X18_Y17_N4 4 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.977 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~6'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 3.254 ns Ula32:ALUControl\|carry_temp\[11\]~7 8 COMB LCCOMB_X18_Y17_N8 4 " "Info: 8: + IC(0.224 ns) + CELL(0.053 ns) = 3.254 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~7'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.053 ns) 3.846 ns Ula32:ALUControl\|carry_temp\[13\]~8 9 COMB LCCOMB_X18_Y18_N16 4 " "Info: 9: + IC(0.539 ns) + CELL(0.053 ns) = 3.846 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~8'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.124 ns Ula32:ALUControl\|carry_temp\[15\]~9 10 COMB LCCOMB_X18_Y18_N20 4 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 4.124 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~9'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.394 ns Ula32:ALUControl\|carry_temp\[17\]~10 11 COMB LCCOMB_X18_Y18_N26 4 " "Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 4.394 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~10'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.668 ns Ula32:ALUControl\|carry_temp\[19\]~11 12 COMB LCCOMB_X18_Y18_N30 4 " "Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 4.668 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~11'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.942 ns Ula32:ALUControl\|carry_temp\[21\]~12 13 COMB LCCOMB_X18_Y18_N0 4 " "Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 4.942 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~12'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 5.219 ns Ula32:ALUControl\|carry_temp\[23\]~13 14 COMB LCCOMB_X18_Y18_N4 4 " "Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 5.219 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~13'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.487 ns Ula32:ALUControl\|carry_temp\[25\]~14 15 COMB LCCOMB_X18_Y18_N10 4 " "Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 5.487 ns; Loc. = LCCOMB_X18_Y18_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~14'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 6.078 ns Ula32:ALUControl\|carry_temp\[27\]~15 16 COMB LCCOMB_X21_Y18_N22 5 " "Info: 16: + IC(0.538 ns) + CELL(0.053 ns) = 6.078 ns; Loc. = LCCOMB_X21_Y18_N22; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~15'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 6.690 ns Ula32:ALUControl\|carry_temp\[29\]~16 17 COMB LCCOMB_X21_Y18_N10 6 " "Info: 17: + IC(0.266 ns) + CELL(0.346 ns) = 6.690 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~16'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.346 ns) 7.310 ns Ula32:ALUControl\|carry_temp\[31\]~17 18 COMB LCCOMB_X21_Y18_N30 5 " "Info: 18: + IC(0.274 ns) + CELL(0.346 ns) = 7.310 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[31\]~17'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[31]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.154 ns) 8.094 ns DataSrc:inst3\|Mux31~1DUPLICATE 19 COMB LCCOMB_X22_Y15_N12 21 " "Info: 19: + IC(0.630 ns) + CELL(0.154 ns) = 8.094 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 21; COMB Node = 'DataSrc:inst3\|Mux31~1DUPLICATE'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Ula32:ALUControl|carry_temp[31]~17 DataSrc:inst3|Mux31~1DUPLICATE } "NODE_NAME" } } { "DataSrc.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.309 ns) 9.094 ns Banco_reg:Reg_Control\|Reg2\[0\] 20 REG LCFF_X23_Y13_N15 2 " "Info: 20: + IC(0.691 ns) + CELL(0.309 ns) = 9.094 ns; Loc. = LCFF_X23_Y13_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg2\[0\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { DataSrc:inst3|Mux31~1DUPLICATE Banco_reg:Reg_Control|Reg2[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.903 ns ( 31.92 % ) " "Info: Total cell delay = 2.903 ns ( 31.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.191 ns ( 68.08 % ) " "Info: Total interconnect delay = 6.191 ns ( 68.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux39~0 Ula32:ALUControl|Mux58~0 Ula32:ALUControl|carry_temp[5]~23 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[31]~17 DataSrc:inst3|Mux31~1DUPLICATE Banco_reg:Reg_Control|Reg2[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { Controle:inst4|ALUControl[1] {} Ula32:ALUControl|Mux39~0 {} Ula32:ALUControl|Mux58~0 {} Ula32:ALUControl|carry_temp[5]~23 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|carry_temp[31]~17 {} DataSrc:inst3|Mux31~1DUPLICATE {} Banco_reg:Reg_Control|Reg2[0] {} } { 0.000ns 0.379ns 0.271ns 0.364ns 0.263ns 0.213ns 0.216ns 0.224ns 0.539ns 0.225ns 0.217ns 0.221ns 0.221ns 0.224ns 0.215ns 0.538ns 0.266ns 0.274ns 0.630ns 0.691ns } { 0.000ns 0.346ns 0.225ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns - Smallest " "Info: - Smallest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1466 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1466; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns Banco_reg:Reg_Control\|Reg2\[0\] 3 REG LCFF_X23_Y13_N15 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg2\[0\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg2[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg2[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg2[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.456 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1466 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1466; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns Controle:inst4\|ALUControl\[1\] 3 REG LCFF_X19_Y17_N19 38 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[1\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[1] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg2[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg2[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[1] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux39~0 Ula32:ALUControl|Mux58~0 Ula32:ALUControl|carry_temp[5]~23 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[31]~17 DataSrc:inst3|Mux31~1DUPLICATE Banco_reg:Reg_Control|Reg2[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { Controle:inst4|ALUControl[1] {} Ula32:ALUControl|Mux39~0 {} Ula32:ALUControl|Mux58~0 {} Ula32:ALUControl|carry_temp[5]~23 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|carry_temp[31]~17 {} DataSrc:inst3|Mux31~1DUPLICATE {} Banco_reg:Reg_Control|Reg2[0] {} } { 0.000ns 0.379ns 0.271ns 0.364ns 0.263ns 0.213ns 0.216ns 0.224ns 0.539ns 0.225ns 0.217ns 0.221ns 0.221ns 0.224ns 0.215ns 0.538ns 0.266ns 0.274ns 0.630ns 0.691ns } { 0.000ns 0.346ns 0.225ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.154ns 0.309ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg2[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg2[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[1] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk overfloww Controle:inst4\|ALUControl\[1\] 14.806 ns register " "Info: tco from clock \"clk\" to destination pin \"overfloww\" through register \"Controle:inst4\|ALUControl\[1\]\" is 14.806 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.456 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1466 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1466; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns Controle:inst4\|ALUControl\[1\] 3 REG LCFF_X19_Y17_N19 38 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[1\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[1] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.256 ns + Longest register pin " "Info: + Longest register to pin delay is 12.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUControl\[1\] 1 REG LCFF_X19_Y17_N19 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N19; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[1\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.346 ns) 0.725 ns Ula32:ALUControl\|Mux39~0 2 COMB LCCOMB_X18_Y17_N18 34 " "Info: 2: + IC(0.379 ns) + CELL(0.346 ns) = 0.725 ns; Loc. = LCCOMB_X18_Y17_N18; Fanout = 34; COMB Node = 'Ula32:ALUControl\|Mux39~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux39~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.225 ns) 1.221 ns Ula32:ALUControl\|Mux58~0 3 COMB LCCOMB_X18_Y17_N10 3 " "Info: 3: + IC(0.271 ns) + CELL(0.225 ns) = 1.221 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|Mux58~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Ula32:ALUControl|Mux39~0 Ula32:ALUControl|Mux58~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.228 ns) 1.813 ns Ula32:ALUControl\|carry_temp\[5\]~23 4 COMB LCCOMB_X18_Y17_N12 1 " "Info: 4: + IC(0.364 ns) + CELL(0.228 ns) = 1.813 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~23'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Ula32:ALUControl|Mux58~0 Ula32:ALUControl|carry_temp[5]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.366 ns) 2.442 ns Ula32:ALUControl\|carry_temp\[5\]~4 5 COMB LCCOMB_X18_Y17_N26 4 " "Info: 5: + IC(0.263 ns) + CELL(0.366 ns) = 2.442 ns; Loc. = LCCOMB_X18_Y17_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~4'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Ula32:ALUControl|carry_temp[5]~23 Ula32:ALUControl|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.708 ns Ula32:ALUControl\|carry_temp\[7\]~5 6 COMB LCCOMB_X18_Y17_N30 4 " "Info: 6: + IC(0.213 ns) + CELL(0.053 ns) = 2.708 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~5'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.977 ns Ula32:ALUControl\|carry_temp\[9\]~6 7 COMB LCCOMB_X18_Y17_N4 4 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.977 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~6'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 3.254 ns Ula32:ALUControl\|carry_temp\[11\]~7 8 COMB LCCOMB_X18_Y17_N8 4 " "Info: 8: + IC(0.224 ns) + CELL(0.053 ns) = 3.254 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~7'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.053 ns) 3.846 ns Ula32:ALUControl\|carry_temp\[13\]~8 9 COMB LCCOMB_X18_Y18_N16 4 " "Info: 9: + IC(0.539 ns) + CELL(0.053 ns) = 3.846 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~8'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.124 ns Ula32:ALUControl\|carry_temp\[15\]~9 10 COMB LCCOMB_X18_Y18_N20 4 " "Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 4.124 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~9'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.394 ns Ula32:ALUControl\|carry_temp\[17\]~10 11 COMB LCCOMB_X18_Y18_N26 4 " "Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 4.394 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~10'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.668 ns Ula32:ALUControl\|carry_temp\[19\]~11 12 COMB LCCOMB_X18_Y18_N30 4 " "Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 4.668 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~11'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.942 ns Ula32:ALUControl\|carry_temp\[21\]~12 13 COMB LCCOMB_X18_Y18_N0 4 " "Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 4.942 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~12'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 5.219 ns Ula32:ALUControl\|carry_temp\[23\]~13 14 COMB LCCOMB_X18_Y18_N4 4 " "Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 5.219 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~13'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.487 ns Ula32:ALUControl\|carry_temp\[25\]~14 15 COMB LCCOMB_X18_Y18_N10 4 " "Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 5.487 ns; Loc. = LCCOMB_X18_Y18_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~14'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 6.078 ns Ula32:ALUControl\|carry_temp\[27\]~15 16 COMB LCCOMB_X21_Y18_N22 5 " "Info: 16: + IC(0.538 ns) + CELL(0.053 ns) = 6.078 ns; Loc. = LCCOMB_X21_Y18_N22; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~15'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 6.690 ns Ula32:ALUControl\|carry_temp\[29\]~16 17 COMB LCCOMB_X21_Y18_N10 6 " "Info: 17: + IC(0.266 ns) + CELL(0.346 ns) = 6.690 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~16'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.346 ns) 7.310 ns Ula32:ALUControl\|carry_temp\[31\]~17 18 COMB LCCOMB_X21_Y18_N30 5 " "Info: 18: + IC(0.274 ns) + CELL(0.346 ns) = 7.310 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[31\]~17'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[31]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.225 ns) 8.163 ns Ula32:ALUControl\|Overflow 19 COMB LCCOMB_X22_Y15_N24 1 " "Info: 19: + IC(0.628 ns) + CELL(0.225 ns) = 8.163 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl\|Overflow'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { Ula32:ALUControl|carry_temp[31]~17 Ula32:ALUControl|Overflow } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(1.992 ns) 12.256 ns overfloww 20 PIN PIN_AF9 0 " "Info: 20: + IC(2.101 ns) + CELL(1.992 ns) = 12.256 ns; Loc. = PIN_AF9; Fanout = 0; PIN Node = 'overfloww'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -1032 1544 1720 -1016 "overfloww" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.657 ns ( 38.00 % ) " "Info: Total cell delay = 4.657 ns ( 38.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.599 ns ( 62.00 % ) " "Info: Total interconnect delay = 7.599 ns ( 62.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "12.256 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux39~0 Ula32:ALUControl|Mux58~0 Ula32:ALUControl|carry_temp[5]~23 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[31]~17 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "12.256 ns" { Controle:inst4|ALUControl[1] {} Ula32:ALUControl|Mux39~0 {} Ula32:ALUControl|Mux58~0 {} Ula32:ALUControl|carry_temp[5]~23 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|carry_temp[31]~17 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 0.379ns 0.271ns 0.364ns 0.263ns 0.213ns 0.216ns 0.224ns 0.539ns 0.225ns 0.217ns 0.221ns 0.221ns 0.224ns 0.215ns 0.538ns 0.266ns 0.274ns 0.628ns 2.101ns } { 0.000ns 0.346ns 0.225ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.225ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl Controle:inst4|ALUControl[1] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[1] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "12.256 ns" { Controle:inst4|ALUControl[1] Ula32:ALUControl|Mux39~0 Ula32:ALUControl|Mux58~0 Ula32:ALUControl|carry_temp[5]~23 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[31]~17 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "12.256 ns" { Controle:inst4|ALUControl[1] {} Ula32:ALUControl|Mux39~0 {} Ula32:ALUControl|Mux58~0 {} Ula32:ALUControl|carry_temp[5]~23 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|carry_temp[31]~17 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 0.379ns 0.271ns 0.364ns 0.263ns 0.213ns 0.216ns 0.224ns 0.539ns 0.225ns 0.217ns 0.221ns 0.221ns 0.224ns 0.215ns 0.538ns 0.266ns 0.274ns 0.628ns 2.101ns } { 0.000ns 0.346ns 0.225ns 0.228ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.346ns 0.225ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 22:29:35 2019 " "Info: Processing ended: Thu Oct 17 22:29:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
