Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 29 20:19:20 2025
| Host         : ws11-30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: board_clock (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/alu_result_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/inst_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: EX_MEM/wb_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/RD2_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ID_EX/alu_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ID_EX/inst_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/data_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/ra_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MEM_WB/wr_en_reg/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.450        0.000                      0                 3270        0.094        0.000                      0                 3270        3.750        0.000                       0                   760  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.450        0.000                      0                 3270        0.094        0.000                      0                 3270        3.750        0.000                       0                   760  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[5][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.518ns (11.598%)  route 3.948ns (88.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 10.002 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.553     5.430    MEM_WB/CLK
    SLICE_X42Y58         FDRE                                         r  MEM_WB/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  MEM_WB/data_out_reg[4]/Q
                         net (fo=35, routed)          3.948     9.896    reg/D[4]
    SLICE_X59Y61         FDRE                                         r  reg/reg_file_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.505    10.002    reg/CLK
    SLICE_X59Y61         FDRE                                         r  reg/reg_file_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X59Y61         FDRE (Setup_fdre_C_D)       -0.078    10.347    reg/reg_file_reg[5][4]
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[2][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.518ns (11.541%)  route 3.970ns (88.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 10.002 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.553     5.430    MEM_WB/CLK
    SLICE_X42Y58         FDRE                                         r  MEM_WB/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  MEM_WB/data_out_reg[4]/Q
                         net (fo=35, routed)          3.970     9.918    reg/D[4]
    SLICE_X61Y61         FDRE                                         r  reg/reg_file_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.505    10.002    reg/CLK
    SLICE_X61Y61         FDRE                                         r  reg/reg_file_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)       -0.055    10.370    reg/reg_file_reg[2][4]
  -------------------------------------------------------------------
                         required time                         10.370    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.518ns (11.638%)  route 3.933ns (88.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 10.003 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.553     5.430    MEM_WB/CLK
    SLICE_X42Y58         FDRE                                         r  MEM_WB/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  MEM_WB/data_out_reg[4]/Q
                         net (fo=35, routed)          3.933     9.881    reg/D[4]
    SLICE_X58Y60         FDRE                                         r  reg/reg_file_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.506    10.003    reg/CLK
    SLICE_X58Y60         FDRE                                         r  reg/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.461    
                         clock uncertainty           -0.035    10.426    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.078    10.348    reg/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[4][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.518ns (11.726%)  route 3.899ns (88.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.553     5.430    MEM_WB/CLK
    SLICE_X42Y58         FDRE                                         r  MEM_WB/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  MEM_WB/data_out_reg[4]/Q
                         net (fo=35, routed)          3.899     9.847    reg/D[4]
    SLICE_X62Y60         FDRE                                         r  reg/reg_file_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.507    10.004    reg/CLK
    SLICE_X62Y60         FDRE                                         r  reg/reg_file_reg[4][4]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.462    
                         clock uncertainty           -0.035    10.427    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.089    10.338    reg/reg_file_reg[4][4]
  -------------------------------------------------------------------
                         required time                         10.338    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[2][14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.600%)  route 3.846ns (89.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X40Y59         FDRE                                         r  MEM_WB/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  MEM_WB/data_out_reg[14]/Q
                         net (fo=33, routed)          3.846     9.731    reg/D[14]
    SLICE_X53Y63         FDRE                                         r  reg/reg_file_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.437     9.934    reg/CLK
    SLICE_X53Y63         FDRE                                         r  reg/reg_file_reg[2][14]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.392    
                         clock uncertainty           -0.035    10.357    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)       -0.064    10.293    reg/reg_file_reg[2][14]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[0][14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.456ns (10.584%)  route 3.853ns (89.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X40Y59         FDRE                                         r  MEM_WB/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  MEM_WB/data_out_reg[14]/Q
                         net (fo=33, routed)          3.853     9.738    reg/D[14]
    SLICE_X52Y63         FDRE                                         r  reg/reg_file_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.437     9.934    reg/CLK
    SLICE_X52Y63         FDRE                                         r  reg/reg_file_reg[0][14]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.392    
                         clock uncertainty           -0.035    10.357    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.040    10.317    reg/reg_file_reg[0][14]
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[3][8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.456ns (10.724%)  route 3.796ns (89.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.552     5.429    MEM_WB/CLK
    SLICE_X37Y58         FDRE                                         r  MEM_WB/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  MEM_WB/data_out_reg[8]/Q
                         net (fo=33, routed)          3.796     9.681    reg/D[8]
    SLICE_X51Y63         FDRE                                         r  reg/reg_file_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.437     9.934    reg/CLK
    SLICE_X51Y63         FDRE                                         r  reg/reg_file_reg[3][8]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.392    
                         clock uncertainty           -0.035    10.357    
    SLICE_X51Y63         FDRE (Setup_fdre_C_D)       -0.058    10.299    reg/reg_file_reg[3][8]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[7][5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.518ns (12.411%)  route 3.656ns (87.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 10.003 - 5.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.554     5.431    MEM_WB/CLK
    SLICE_X42Y56         FDRE                                         r  MEM_WB/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     5.949 r  MEM_WB/data_out_reg[5]/Q
                         net (fo=33, routed)          3.656     9.605    reg/D[5]
    SLICE_X61Y60         FDRE                                         r  reg/reg_file_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.506    10.003    reg/CLK
    SLICE_X61Y60         FDRE                                         r  reg/reg_file_reg[7][5]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.461    
                         clock uncertainty           -0.035    10.426    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.078    10.348    reg/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.456ns (11.061%)  route 3.667ns (88.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 10.005 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.553     5.430    MEM_WB/CLK
    SLICE_X41Y58         FDRE                                         r  MEM_WB/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.886 r  MEM_WB/data_out_reg[3]/Q
                         net (fo=33, routed)          3.667     9.553    reg/D[3]
    SLICE_X62Y58         FDRE                                         r  reg/reg_file_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508    10.005    reg/CLK
    SLICE_X62Y58         FDRE                                         r  reg/reg_file_reg[0][3]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.463    
                         clock uncertainty           -0.035    10.428    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)       -0.102    10.326    reg/reg_file_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.326    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 MEM_WB/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg/reg_file_reg[6][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.518ns (12.437%)  route 3.647ns (87.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 10.003 - 5.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.553     5.430    MEM_WB/CLK
    SLICE_X42Y58         FDRE                                         r  MEM_WB/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.948 r  MEM_WB/data_out_reg[4]/Q
                         net (fo=35, routed)          3.647     9.595    reg/D[4]
    SLICE_X60Y60         FDRE                                         r  reg/reg_file_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.995     8.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.497 f  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.506    10.003    reg/CLK
    SLICE_X60Y60         FDRE                                         r  reg/reg_file_reg[6][4]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.461    
                         clock uncertainty           -0.035    10.426    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)       -0.040    10.386    reg/reg_file_reg[6][4]
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  0.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.651%)  route 0.132ns (48.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.563     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  EX_MEM/mem_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_data_reg[14]/Q
                         net (fo=16, routed)          0.132     2.097    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/D
    SLICE_X38Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/WCLK
    SLICE_X38Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/SP.LOW/CLK
                         clock pessimism             -0.568     1.859    
    SLICE_X38Y45         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.003    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.475%)  route 0.133ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.561     1.822    EX_MEM/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  EX_MEM/mem_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  EX_MEM/mem_data_reg[9]/Q
                         net (fo=16, routed)          0.133     2.096    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/D
    SLICE_X38Y39         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.830     2.425    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/WCLK
    SLICE_X38Y39         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/CLK
                         clock pessimism             -0.568     1.857    
    SLICE_X38Y39         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.001    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.195%)  route 0.114ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.562     1.823    EX_MEM/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  EX_MEM/mem_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  EX_MEM/mem_data_reg[10]/Q
                         net (fo=16, routed)          0.114     2.079    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/D
    SLICE_X42Y40         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/WCLK
    SLICE_X42Y40         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.LOW/CLK
                         clock pessimism             -0.588     1.839    
    SLICE_X42Y40         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.983    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.564     1.825    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  EX_MEM/mem_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  EX_MEM/mem_addra_reg[2]/Q
                         net (fo=384, routed)         0.222     2.189    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/A2
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.834     2.429    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/WCLK
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.HIGH/CLK
                         clock pessimism             -0.591     1.838    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.092    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.564     1.825    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  EX_MEM/mem_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  EX_MEM/mem_addra_reg[2]/Q
                         net (fo=384, routed)         0.222     2.189    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/A2
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.834     2.429    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/WCLK
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.LOW/CLK
                         clock pessimism             -0.591     1.838    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.092    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.564     1.825    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  EX_MEM/mem_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  EX_MEM/mem_addra_reg[2]/Q
                         net (fo=384, routed)         0.222     2.189    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/A2
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.834     2.429    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/WCLK
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.HIGH/CLK
                         clock pessimism             -0.591     1.838    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.092    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 EX_MEM/mem_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.564     1.825    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  EX_MEM/mem_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  EX_MEM/mem_addra_reg[2]/Q
                         net (fo=384, routed)         0.222     2.189    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/A2
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.834     2.429    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/WCLK
    SLICE_X46Y45         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.LOW/CLK
                         clock pessimism             -0.591     1.838    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.092    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.562     1.823    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y39         FDRE                                         r  EX_MEM/mem_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  EX_MEM/mem_data_reg[12]/Q
                         net (fo=16, routed)          0.128     2.093    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/D
    SLICE_X46Y38         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.427    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/WCLK
    SLICE_X46Y38         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.LOW/CLK
                         clock pessimism             -0.588     1.839    
    SLICE_X46Y38         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.983    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.563     1.824    EX_MEM/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  EX_MEM/mem_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  EX_MEM/mem_data_reg[13]/Q
                         net (fo=16, routed)          0.128     2.094    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/D
    SLICE_X42Y43         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.833     2.428    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/WCLK
    SLICE_X42Y43         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/CLK
                         clock pessimism             -0.588     1.840    
    SLICE_X42Y43         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.984    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 EX_MEM/mem_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.826    EX_MEM/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  EX_MEM/mem_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  EX_MEM/mem_data_reg[1]/Q
                         net (fo=16, routed)          0.128     2.096    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_1_1/D
    SLICE_X46Y46         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.834     2.429    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_1_1/WCLK
    SLICE_X46Y46         RAMD64E                                      r  RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_1_1/SP.LOW/CLK
                         clock pessimism             -0.588     1.841    
    SLICE_X46Y46         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.985    RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y52   led_display_memory/led_data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y52   led_display_memory/led_data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y56   led_display_memory/led_data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y55   led_display_memory/led_data_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y52   led_display_memory/led_data_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y56   led_display_memory/led_data_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y55   led_display_memory/led_data_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y52   led_display_memory/led_data_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y52   led_display_memory/led_data_reg[2]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_4_4/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_4_4/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_4_4/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_4_4/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y47   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_6_6/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y49   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y49   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y49   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y49   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y40   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y40   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y40   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y40   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50   RAM/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/DP.LOW/CLK



