Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 30 23:12:23 2022
| Host         : DESKTOP-MT3NL0T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file machine_arm_timing_summary_routed.rpt -pb machine_arm_timing_summary_routed.pb -rpx machine_arm_timing_summary_routed.rpx -warn_on_violation
| Design       : machine_arm
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 4.011ns (42.079%)  route 5.522ns (57.921%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  pwm_3_reg/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwm_3_reg/Q
                         net (fo=1, routed)           5.522     5.978    pwm_3_OBUF
    C2                   OBUF (Prop_obuf_I_O)         3.555     9.533 r  pwm_3_OBUF_inst/O
                         net (fo=0)                   0.000     9.533    pwm_3
    C2                                                                r  pwm_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 4.015ns (42.203%)  route 5.498ns (57.797%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  pwm_1_reg/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwm_1_reg/Q
                         net (fo=1, routed)           5.498     5.954    pwm_1_OBUF
    A2                   OBUF (Prop_obuf_I_O)         3.559     9.513 r  pwm_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.513    pwm_1
    A2                                                                r  pwm_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_4_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.486ns  (logic 4.009ns (42.265%)  route 5.477ns (57.735%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  pwm_4_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwm_4_reg/Q
                         net (fo=1, routed)           5.477     5.933    pwm_4_OBUF
    D1                   OBUF (Prop_obuf_I_O)         3.553     9.486 r  pwm_4_OBUF_inst/O
                         net (fo=0)                   0.000     9.486    pwm_4
    D1                                                                r  pwm_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.006ns (42.851%)  route 5.342ns (57.149%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  pwm_2_reg/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwm_2_reg/Q
                         net (fo=1, routed)           5.342     5.798    pwm_2_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.550     9.348 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     9.348    pwm_2
    B1                                                                r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_in31
                            (input port)
  Destination:            pwm_3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.802ns  (logic 1.882ns (39.191%)  route 2.920ns (60.809%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  gpio_in31 (IN)
                         net (fo=0)                   0.000     0.000    gpio_in31
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  gpio_in31_IBUF_inst/O
                         net (fo=3, routed)           1.774     3.284    gpio_in31_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.408 r  pwm_3_i_10/O
                         net (fo=1, routed)           0.582     3.990    pwm_3_i_10_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.114 f  pwm_3_i_2/O
                         net (fo=1, routed)           0.564     4.678    pwm_3_i_2_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.802 r  pwm_3_i_1/O
                         net (fo=1, routed)           0.000     4.802    pwm_3_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  pwm_3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.064ns (26.067%)  route 3.018ns (73.933%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[11]/Q
                         net (fo=13, routed)          1.144     1.600    cnt_reg[11]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.752 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.503     2.255    cnt[0]_i_8_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I0_O)        0.332     2.587 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.502     3.088    cnt[0]_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.869     4.082    clear
    SLICE_X3Y8           FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.064ns (26.067%)  route 3.018ns (73.933%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[11]/Q
                         net (fo=13, routed)          1.144     1.600    cnt_reg[11]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.752 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.503     2.255    cnt[0]_i_8_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I0_O)        0.332     2.587 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.502     3.088    cnt[0]_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.869     4.082    clear
    SLICE_X3Y8           FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.064ns (26.067%)  route 3.018ns (73.933%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[11]/Q
                         net (fo=13, routed)          1.144     1.600    cnt_reg[11]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.752 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.503     2.255    cnt[0]_i_8_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I0_O)        0.332     2.587 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.502     3.088    cnt[0]_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.869     4.082    clear
    SLICE_X3Y8           FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.064ns (26.067%)  route 3.018ns (73.933%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[11]/Q
                         net (fo=13, routed)          1.144     1.600    cnt_reg[11]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.152     1.752 r  cnt[0]_i_8/O
                         net (fo=1, routed)           0.503     2.255    cnt[0]_i_8_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I0_O)        0.332     2.587 r  cnt[0]_i_6/O
                         net (fo=1, routed)           0.502     3.088    cnt[0]_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  cnt[0]_i_1/O
                         net (fo=21, routed)          0.869     4.082    clear
    SLICE_X3Y8           FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_in1
                            (input port)
  Destination:            pwm_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.054ns  (logic 1.761ns (43.443%)  route 2.293ns (56.557%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  gpio_in1 (IN)
                         net (fo=0)                   0.000     0.000    gpio_in1
    T9                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  gpio_in1_IBUF_inst/O
                         net (fo=1, routed)           1.567     3.081    gpio_in1_IBUF
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.205 r  pwm_1_i_3/O
                         net (fo=1, routed)           0.725     3.930    pwm_1_i_3_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124     4.054 r  pwm_1_i_1/O
                         net (fo=1, routed)           0.000     4.054    pwm_1_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  pwm_1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=6, routed)           0.120     0.261    cnt_reg[3]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_reg[0]_i_2_n_4
    SLICE_X3Y8           FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  cnt_reg[20]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[20]/Q
                         net (fo=5, routed)           0.117     0.258    cnt_reg[20]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[20]_i_1_n_7
    SLICE_X3Y13          FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.122     0.263    cnt_reg[2]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.374    cnt_reg[0]_i_2_n_5
    SLICE_X3Y8           FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=11, routed)          0.133     0.274    cnt_reg[7]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.382    cnt_reg[4]_i_1_n_4
    SLICE_X3Y9           FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[8]/Q
                         net (fo=10, routed)          0.126     0.267    cnt_reg[8]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.382 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.382    cnt_reg[8]_i_1_n_7
    SLICE_X3Y10          FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  cnt_reg[16]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[16]/Q
                         net (fo=6, routed)           0.130     0.271    cnt_reg[16]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.386 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.386    cnt_reg[16]_i_1_n_7
    SLICE_X3Y12          FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=12, routed)          0.134     0.275    cnt_reg[14]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    cnt_reg[12]_i_1_n_5
    SLICE_X3Y11          FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[18]/Q
                         net (fo=5, routed)           0.134     0.275    cnt_reg[18]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    cnt_reg[16]_i_1_n_5
    SLICE_X3Y12          FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.249ns (63.982%)  route 0.140ns (36.018%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=5, routed)           0.140     0.281    cnt_reg[19]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.389 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.389    cnt_reg[16]_i_1_n_4
    SLICE_X3Y12          FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.256ns (64.908%)  route 0.138ns (35.092%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[4]/Q
                         net (fo=7, routed)           0.138     0.279    cnt_reg[4]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.394 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.394    cnt_reg[4]_i_1_n_7
    SLICE_X3Y9           FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





