# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../spi_master.srcs/sources_1/new/AXI_LITE_CNTRL.v"
verilog xil_defaultlib  "../../../spi_master.srcs/sim_1/new/AXI_MASTER_TB.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
