Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Aug 29 14:57:04 2016
| Host         : Compy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file AWGN_control_sets_placed.rpt
| Design       : AWGN
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   121 |
| Unused register locations in slices containing registers |   842 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             158 |          102 |
| No           | Yes                   | No                     |              40 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+----------------------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+----------------------------------+------------------+----------------+
|  urng_a/s0_reg[10]_LDC_i_1_n_0    |               | urng_a/s0_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s0_reg[11]_LDC_i_1_n_0    |               | urng_a/s0_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s0_reg[12]_LDC_i_1_n_0    |               | urng_a/s0_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s0_reg[6]_LDC_i_1_n_0     |               | urng_a/s0_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  urng_a/s0_reg[7]_LDC_i_1_n_0     |               | urng_a/s0_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  urng_a/s0_reg[8]_LDC_i_1_n_0     |               | urng_a/s0_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  urng_a/s0_reg[9]_LDC_i_1_n_0     |               | urng_a/s0_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  urng_a/s2_reg[10]_LDC_i_1_n_0    |               | urng_a/s2_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[11]_LDC_i_1_n_0    |               | urng_a/s2_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[12]_LDC_i_1_n_0    |               | urng_a/s2_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[13]_LDC_i_1_n_0    |               | urng_a/s2_reg[13]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[14]_LDC_i_1_n_0    |               | urng_a/s2_reg[14]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[15]_LDC_i_1_n_0    |               | urng_a/s2_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[16]_LDC_i_1_n_0    |               | urng_a/s2_reg[16]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[17]_LDC_i_1_n_0    |               | urng_a/s2_reg[17]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[18]_LDC_i_1_n_0    |               | urng_a/s2_reg[18]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[19]_LDC_i_1_n_0    |               | urng_a/s2_reg[19]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[20]_LDC_i_1_n_0    |               | urng_a/s2_reg[20]_LDC_i_2_n_0    |                1 |              1 |
|  urng_a/s2_reg[8]_LDC_i_1_n_0     |               | urng_a/s2_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  urng_a/s2_reg[9]_LDC_i_1_n_0     |               | urng_a/s2_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  urng_b/s0_reg[10]_LDC_i_1__0_n_0 |               | urng_b/s0_reg[10]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s0_reg[11]_LDC_i_1__0_n_0 |               | urng_b/s0_reg[11]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s0_reg[12]_LDC_i_1__0_n_0 |               | urng_b/s0_reg[12]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s0_reg[6]_LDC_i_1__0_n_0  |               | urng_b/s0_reg[6]_LDC_i_2__0_n_0  |                1 |              1 |
|  urng_b/s0_reg[7]_LDC_i_1__0_n_0  |               | urng_b/s0_reg[7]_LDC_i_2__0_n_0  |                1 |              1 |
|  urng_b/s0_reg[8]_LDC_i_1__0_n_0  |               | urng_b/s0_reg[8]_LDC_i_2__0_n_0  |                1 |              1 |
|  urng_b/s0_reg[9]_LDC_i_1__0_n_0  |               | urng_b/s0_reg[9]_LDC_i_2__0_n_0  |                1 |              1 |
|  urng_b/s2_reg[10]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[10]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[11]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[11]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[12]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[12]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[13]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[13]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[14]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[14]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[15]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[15]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[16]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[16]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[17]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[17]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[18]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[18]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[19]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[19]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[20]_LDC_i_1__0_n_0 |               | urng_b/s2_reg[20]_LDC_i_2__0_n_0 |                1 |              1 |
|  urng_b/s2_reg[8]_LDC_i_1__0_n_0  |               | urng_b/s2_reg[8]_LDC_i_2__0_n_0  |                1 |              1 |
|  urng_b/s2_reg[9]_LDC_i_1__0_n_0  |               | urng_b/s2_reg[9]_LDC_i_2__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[10]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[11]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[12]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[6]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[6]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[7]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[7]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[8]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[9]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s0_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[10]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[10]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[11]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[11]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[12]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[12]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[13]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[13]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[14]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[14]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[15]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[15]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[16]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[16]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[17]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[17]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[18]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[18]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[19]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[19]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[20]_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[20]_LDC_i_2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[8]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[8]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[9]_LDC_i_1_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_a/s2_reg[9]_LDC_i_2_n_0     |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[10]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[10]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[11]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[11]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[12]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[12]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[6]_LDC_i_1__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[6]_LDC_i_2__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[7]_LDC_i_1__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[7]_LDC_i_2__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[8]_LDC_i_1__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[8]_LDC_i_2__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[9]_LDC_i_1__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[9]_LDC_i_2__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[10]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[10]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[11]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[11]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[12]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[12]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[13]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[13]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[14]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[14]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[15]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[15]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[16]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[16]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[17]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[17]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[18]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[18]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[19]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[19]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[20]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[20]_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[8]_LDC_i_1__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[8]_LDC_i_2__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[9]_LDC_i_1__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s2_reg[9]_LDC_i_2__0_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                    |               | urng_b/s0_reg[19]_0              |               22 |             78 |
+-----------------------------------+---------------+----------------------------------+------------------+----------------+


