# system info wr_arria10_scu4_atx_pll on 2019.02.13.11:06:51
system_info:
name,value
DEVICE,10AX027E3F29E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1550052410
#
#
# Files generated for wr_arria10_scu4_atx_pll on 2019.02.13.11:06:51
files:
filepath,kind,attributes,module,is_top
sim/wr_arria10_scu4_atx_pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,wr_arria10_scu4_atx_pll,true
altera_xcvr_atx_pll_a10_181/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/plain_files.txt,OTHER,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/mentor_files.txt,OTHER,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/cadence_files.txt,OTHER,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/synopsys_files.txt,OTHER,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/aldec_files.txt,OTHER,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_atx_pll_rcfg_opt_logic_n7tbbgq.sv,SYSTEM_VERILOG,,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
wr_arria10_scu4_atx_pll.xcvr_atx_pll_a10_0,wr_arria10_scu4_atx_pll_altera_xcvr_atx_pll_a10_181_n7tbbgq
