Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 15:10:16 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     362         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (726)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1294)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: divider/clk25MHZ_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[100]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[101]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[102]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[103]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[104]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[105]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[106]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[107]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[108]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[109]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[110]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[111]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[112]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[113]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[114]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[115]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[116]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[117]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[118]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[119]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[120]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[121]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[122]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[123]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[124]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[125]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[126]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[127]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[128]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[129]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[130]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[131]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[132]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[133]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[134]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[135]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[136]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[137]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[138]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[139]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[140]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[141]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[142]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[143]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[144]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[145]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[146]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[147]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[148]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[149]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[150]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[151]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[152]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[153]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[154]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[155]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[156]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[157]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[158]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[159]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[160]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[161]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[162]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[163]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[164]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[165]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[166]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[167]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[168]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[169]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[170]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[171]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[172]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[173]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[174]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[175]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[176]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[177]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[178]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[179]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[180]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[181]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[182]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[183]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[184]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[185]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[186]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[187]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[188]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[189]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[190]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[191]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[192]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[193]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[194]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[195]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[196]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[197]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[198]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[199]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[39]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[40]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[41]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[42]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[43]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[47]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[48]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[49]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[50]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[51]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[52]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[53]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[54]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[55]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[56]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[57]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[58]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[59]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[60]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[61]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[62]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[63]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[64]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[65]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[66]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[67]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[68]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[69]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[70]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[71]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[72]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[73]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[74]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[75]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[76]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[77]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[78]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[79]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[80]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[81]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[82]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[83]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[84]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[85]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[86]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[87]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[88]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[89]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[90]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[91]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[92]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[93]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[94]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[95]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[96]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[97]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[98]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[99]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/map_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[0]_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[1]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[1]_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_type_reg[2]_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/gamestart/square_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/col_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga0/row_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (726)
--------------------------------------------------
 There are 726 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  750          inf        0.000                      0                  750           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           750 Endpoints
Min Delay           750 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 1.142ns (14.233%)  route 6.882ns (85.767%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.472     2.695    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.043     2.738 r  game0/gamestart/state[2]_i_19/O
                         net (fo=1, routed)           0.000     2.738    game0/gamestart/state[2]_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.862 r  game0/gamestart/state_reg[2]_i_8/O[0]
                         net (fo=50, routed)          2.169     5.032    game0/gamestart/isMovable31_out[1]
    SLICE_X11Y38         MUXF7 (Prop_muxf7_S_O)       0.228     5.260 f  game0/gamestart/square_y_reg[4]_i_397/O
                         net (fo=1, routed)           0.000     5.260    game0/gamestart/square_y_reg[4]_i_397_n_0
    SLICE_X11Y38         MUXF8 (Prop_muxf8_I1_O)      0.043     5.303 f  game0/gamestart/square_y_reg[4]_i_257/O
                         net (fo=1, routed)           0.669     5.972    game0/gamestart/square_y_reg[4]_i_257_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.126     6.098 f  game0/gamestart/square_y[4]_i_107/O
                         net (fo=1, routed)           0.000     6.098    game0/gamestart/square_y[4]_i_107_n_0
    SLICE_X8Y44          MUXF7 (Prop_muxf7_I1_O)      0.103     6.201 f  game0/gamestart/square_y_reg[4]_i_37/O
                         net (fo=1, routed)           0.319     6.520    game0/gamestart/square_y_reg[4]_i_37_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.123     6.643 r  game0/gamestart/square_y[4]_i_13/O
                         net (fo=2, routed)           0.462     7.105    game0/gamestart/square_y[4]_i_13_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.043     7.148 r  game0/gamestart/state[2]_i_5/O
                         net (fo=2, routed)           0.433     7.581    game0/gamestart/state[2]_i_5_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.043     7.624 r  game0/gamestart/state[0]_i_4/O
                         net (fo=1, routed)           0.356     7.981    game0/gamestart/state[0]_i_4_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I2_O)        0.043     8.024 r  game0/gamestart/state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.024    game0/gamestart/state[0]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  game0/gamestart/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 1.150ns (14.392%)  route 6.841ns (85.608%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.472     2.695    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.043     2.738 r  game0/gamestart/state[2]_i_19/O
                         net (fo=1, routed)           0.000     2.738    game0/gamestart/state[2]_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.862 r  game0/gamestart/state_reg[2]_i_8/O[0]
                         net (fo=50, routed)          2.169     5.032    game0/gamestart/isMovable31_out[1]
    SLICE_X11Y38         MUXF7 (Prop_muxf7_S_O)       0.228     5.260 f  game0/gamestart/square_y_reg[4]_i_397/O
                         net (fo=1, routed)           0.000     5.260    game0/gamestart/square_y_reg[4]_i_397_n_0
    SLICE_X11Y38         MUXF8 (Prop_muxf8_I1_O)      0.043     5.303 f  game0/gamestart/square_y_reg[4]_i_257/O
                         net (fo=1, routed)           0.669     5.972    game0/gamestart/square_y_reg[4]_i_257_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.126     6.098 f  game0/gamestart/square_y[4]_i_107/O
                         net (fo=1, routed)           0.000     6.098    game0/gamestart/square_y[4]_i_107_n_0
    SLICE_X8Y44          MUXF7 (Prop_muxf7_I1_O)      0.103     6.201 f  game0/gamestart/square_y_reg[4]_i_37/O
                         net (fo=1, routed)           0.319     6.520    game0/gamestart/square_y_reg[4]_i_37_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.123     6.643 r  game0/gamestart/square_y[4]_i_13/O
                         net (fo=2, routed)           0.462     7.105    game0/gamestart/square_y[4]_i_13_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.043     7.148 r  game0/gamestart/state[2]_i_5/O
                         net (fo=2, routed)           0.317     7.465    game0/gamestart/state[2]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I3_O)        0.043     7.508 f  game0/gamestart/state[2]_i_2/O
                         net (fo=1, routed)           0.431     7.940    game0/gamestart/state[2]_i_2_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.051     7.991 r  game0/gamestart/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.991    game0/gamestart/state[2]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  game0/gamestart/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/square_y_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 1.115ns (14.047%)  route 6.823ns (85.953%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.472     2.695    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.043     2.738 r  game0/gamestart/state[2]_i_19/O
                         net (fo=1, routed)           0.000     2.738    game0/gamestart/state[2]_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.862 r  game0/gamestart/state_reg[2]_i_8/O[0]
                         net (fo=50, routed)          2.255     5.118    game0/gamestart/isMovable31_out[1]
    SLICE_X11Y39         MUXF7 (Prop_muxf7_S_O)       0.228     5.346 r  game0/gamestart/state_reg[2]_i_54/O
                         net (fo=1, routed)           0.000     5.346    game0/gamestart/state_reg[2]_i_54_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I1_O)      0.043     5.389 r  game0/gamestart/state_reg[2]_i_29/O
                         net (fo=1, routed)           0.359     5.748    game0/gamestart/state_reg[2]_i_29_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.126     5.874 r  game0/gamestart/state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.874    game0/gamestart/state[2]_i_14_n_0
    SLICE_X7Y43          MUXF7 (Prop_muxf7_I0_O)      0.120     5.994 r  game0/gamestart/state_reg[2]_i_6/O
                         net (fo=2, routed)           0.615     6.610    game0/gamestart/state_reg[2]_i_6_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.122     6.732 f  game0/gamestart/square_y[4]_i_12/O
                         net (fo=1, routed)           0.488     7.220    game0/gamestart/square_y[4]_i_12_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.043     7.263 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=1, routed)           0.106     7.369    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.043     7.412 r  game0/gamestart/square_y[4]_i_1/O
                         net (fo=5, routed)           0.526     7.938    game0/gamestart/square_y[4]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  game0/gamestart/square_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/square_y_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 1.115ns (14.047%)  route 6.823ns (85.953%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.472     2.695    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.043     2.738 r  game0/gamestart/state[2]_i_19/O
                         net (fo=1, routed)           0.000     2.738    game0/gamestart/state[2]_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.862 r  game0/gamestart/state_reg[2]_i_8/O[0]
                         net (fo=50, routed)          2.255     5.118    game0/gamestart/isMovable31_out[1]
    SLICE_X11Y39         MUXF7 (Prop_muxf7_S_O)       0.228     5.346 r  game0/gamestart/state_reg[2]_i_54/O
                         net (fo=1, routed)           0.000     5.346    game0/gamestart/state_reg[2]_i_54_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I1_O)      0.043     5.389 r  game0/gamestart/state_reg[2]_i_29/O
                         net (fo=1, routed)           0.359     5.748    game0/gamestart/state_reg[2]_i_29_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.126     5.874 r  game0/gamestart/state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.874    game0/gamestart/state[2]_i_14_n_0
    SLICE_X7Y43          MUXF7 (Prop_muxf7_I0_O)      0.120     5.994 r  game0/gamestart/state_reg[2]_i_6/O
                         net (fo=2, routed)           0.615     6.610    game0/gamestart/state_reg[2]_i_6_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.122     6.732 f  game0/gamestart/square_y[4]_i_12/O
                         net (fo=1, routed)           0.488     7.220    game0/gamestart/square_y[4]_i_12_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.043     7.263 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=1, routed)           0.106     7.369    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.043     7.412 r  game0/gamestart/square_y[4]_i_1/O
                         net (fo=5, routed)           0.526     7.938    game0/gamestart/square_y[4]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  game0/gamestart/square_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/square_y_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 1.115ns (14.047%)  route 6.823ns (85.953%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.472     2.695    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.043     2.738 r  game0/gamestart/state[2]_i_19/O
                         net (fo=1, routed)           0.000     2.738    game0/gamestart/state[2]_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.862 r  game0/gamestart/state_reg[2]_i_8/O[0]
                         net (fo=50, routed)          2.255     5.118    game0/gamestart/isMovable31_out[1]
    SLICE_X11Y39         MUXF7 (Prop_muxf7_S_O)       0.228     5.346 r  game0/gamestart/state_reg[2]_i_54/O
                         net (fo=1, routed)           0.000     5.346    game0/gamestart/state_reg[2]_i_54_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I1_O)      0.043     5.389 r  game0/gamestart/state_reg[2]_i_29/O
                         net (fo=1, routed)           0.359     5.748    game0/gamestart/state_reg[2]_i_29_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.126     5.874 r  game0/gamestart/state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.874    game0/gamestart/state[2]_i_14_n_0
    SLICE_X7Y43          MUXF7 (Prop_muxf7_I0_O)      0.120     5.994 r  game0/gamestart/state_reg[2]_i_6/O
                         net (fo=2, routed)           0.615     6.610    game0/gamestart/state_reg[2]_i_6_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.122     6.732 f  game0/gamestart/square_y[4]_i_12/O
                         net (fo=1, routed)           0.488     7.220    game0/gamestart/square_y[4]_i_12_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.043     7.263 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=1, routed)           0.106     7.369    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.043     7.412 r  game0/gamestart/square_y[4]_i_1/O
                         net (fo=5, routed)           0.526     7.938    game0/gamestart/square_y[4]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  game0/gamestart/square_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/square_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 1.158ns (14.678%)  route 6.731ns (85.322%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT4=2 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.472     2.695    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.043     2.738 r  game0/gamestart/state[2]_i_19/O
                         net (fo=1, routed)           0.000     2.738    game0/gamestart/state[2]_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.862 r  game0/gamestart/state_reg[2]_i_8/O[0]
                         net (fo=50, routed)          2.255     5.118    game0/gamestart/isMovable31_out[1]
    SLICE_X11Y39         MUXF7 (Prop_muxf7_S_O)       0.228     5.346 r  game0/gamestart/state_reg[2]_i_54/O
                         net (fo=1, routed)           0.000     5.346    game0/gamestart/state_reg[2]_i_54_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I1_O)      0.043     5.389 r  game0/gamestart/state_reg[2]_i_29/O
                         net (fo=1, routed)           0.359     5.748    game0/gamestart/state_reg[2]_i_29_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.126     5.874 r  game0/gamestart/state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.874    game0/gamestart/state[2]_i_14_n_0
    SLICE_X7Y43          MUXF7 (Prop_muxf7_I0_O)      0.120     5.994 r  game0/gamestart/state_reg[2]_i_6/O
                         net (fo=2, routed)           0.615     6.610    game0/gamestart/state_reg[2]_i_6_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.122     6.732 f  game0/gamestart/square_y[4]_i_12/O
                         net (fo=1, routed)           0.488     7.220    game0/gamestart/square_y[4]_i_12_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.043     7.263 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=1, routed)           0.106     7.369    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.043     7.412 r  game0/gamestart/square_y[4]_i_1/O
                         net (fo=5, routed)           0.435     7.846    game0/gamestart/square_y[4]_i_1_n_0
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.043     7.889 r  game0/gamestart/square_y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.889    game0/gamestart/square_y[1]_i_1_n_0
    SLICE_X7Y48          FDRE                                         r  game0/gamestart/square_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/square_y_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 1.115ns (14.422%)  route 6.616ns (85.578%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.472     2.695    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.043     2.738 r  game0/gamestart/state[2]_i_19/O
                         net (fo=1, routed)           0.000     2.738    game0/gamestart/state[2]_i_19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.862 r  game0/gamestart/state_reg[2]_i_8/O[0]
                         net (fo=50, routed)          2.255     5.118    game0/gamestart/isMovable31_out[1]
    SLICE_X11Y39         MUXF7 (Prop_muxf7_S_O)       0.228     5.346 r  game0/gamestart/state_reg[2]_i_54/O
                         net (fo=1, routed)           0.000     5.346    game0/gamestart/state_reg[2]_i_54_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I1_O)      0.043     5.389 r  game0/gamestart/state_reg[2]_i_29/O
                         net (fo=1, routed)           0.359     5.748    game0/gamestart/state_reg[2]_i_29_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.126     5.874 r  game0/gamestart/state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.874    game0/gamestart/state[2]_i_14_n_0
    SLICE_X7Y43          MUXF7 (Prop_muxf7_I0_O)      0.120     5.994 r  game0/gamestart/state_reg[2]_i_6/O
                         net (fo=2, routed)           0.615     6.610    game0/gamestart/state_reg[2]_i_6_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.122     6.732 f  game0/gamestart/square_y[4]_i_12/O
                         net (fo=1, routed)           0.488     7.220    game0/gamestart/square_y[4]_i_12_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.043     7.263 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=1, routed)           0.106     7.369    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.043     7.412 r  game0/gamestart/square_y[4]_i_1/O
                         net (fo=5, routed)           0.320     7.731    game0/gamestart/square_y[4]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  game0/gamestart/square_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[104]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 1.185ns (15.410%)  route 6.505ns (84.590%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.076     2.299    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.043     2.342 r  game0/gamestart/map[198]_i_20/O
                         net (fo=1, routed)           0.000     2.342    game0/gamestart/map[198]_i_20_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.601 r  game0/gamestart/map_reg[198]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.601    game0/gamestart/map_reg[198]_i_13_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.654 r  game0/gamestart/map_reg[199]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.654    game0/gamestart/map_reg[199]_i_30_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.707 r  game0/gamestart/map_reg[199]_i_103/CO[3]
                         net (fo=1, routed)           0.000     2.707    game0/gamestart/map_reg[199]_i_103_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.760 r  game0/gamestart/map_reg[199]_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.760    game0/gamestart/map_reg[199]_i_106_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.813 r  game0/gamestart/map_reg[199]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.813    game0/gamestart/map_reg[199]_i_101_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.924 f  game0/gamestart/map_reg[199]_i_104/O[2]
                         net (fo=1, routed)           0.545     3.469    game0/gamestart/map_reg[199]_i_104_n_5
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.122     3.591 f  game0/gamestart/map[199]_i_84/O
                         net (fo=1, routed)           0.538     4.130    game0/gamestart/map[199]_i_84_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I1_O)        0.043     4.173 f  game0/gamestart/map[199]_i_55/O
                         net (fo=2, routed)           0.536     4.709    game0/gamestart/map[199]_i_55_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.043     4.752 f  game0/gamestart/map[127]_i_14/O
                         net (fo=21, routed)          0.793     5.546    game0/gamestart/map[127]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.043     5.589 f  game0/gamestart/map[111]_i_6/O
                         net (fo=16, routed)          1.700     7.288    game0/gamestart/map[111]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.043     7.331 f  game0/gamestart/map[104]_i_3/O
                         net (fo=1, routed)           0.315     7.647    game0/gamestart/map[104]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.043     7.690 r  game0/gamestart/map[104]_i_1/O
                         net (fo=1, routed)           0.000     7.690    game0/gamestart/map[104]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  game0/gamestart/map_reg[104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_type_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[90]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 1.284ns (16.724%)  route 6.393ns (83.276%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE                         0.000     0.000 r  game0/gamestart/square_type_reg[1]_rep__0/C
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  game0/gamestart/square_type_reg[1]_rep__0/Q
                         net (fo=99, routed)          2.076     2.299    game0/gamestart/square_type_reg[1]_rep__0_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.043     2.342 r  game0/gamestart/map[198]_i_20/O
                         net (fo=1, routed)           0.000     2.342    game0/gamestart/map[198]_i_20_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.601 r  game0/gamestart/map_reg[198]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.601    game0/gamestart/map_reg[198]_i_13_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.654 r  game0/gamestart/map_reg[199]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.654    game0/gamestart/map_reg[199]_i_30_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.707 r  game0/gamestart/map_reg[199]_i_103/CO[3]
                         net (fo=1, routed)           0.000     2.707    game0/gamestart/map_reg[199]_i_103_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.760 r  game0/gamestart/map_reg[199]_i_106/CO[3]
                         net (fo=1, routed)           0.000     2.760    game0/gamestart/map_reg[199]_i_106_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.813 r  game0/gamestart/map_reg[199]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.813    game0/gamestart/map_reg[199]_i_101_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.924 f  game0/gamestart/map_reg[199]_i_104/O[2]
                         net (fo=1, routed)           0.545     3.469    game0/gamestart/map_reg[199]_i_104_n_5
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.122     3.591 f  game0/gamestart/map[199]_i_84/O
                         net (fo=1, routed)           0.538     4.130    game0/gamestart/map[199]_i_84_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I1_O)        0.043     4.173 f  game0/gamestart/map[199]_i_55/O
                         net (fo=2, routed)           0.536     4.709    game0/gamestart/map[199]_i_55_n_0
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.043     4.752 f  game0/gamestart/map[127]_i_14/O
                         net (fo=21, routed)          0.793     5.546    game0/gamestart/map[127]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.049     5.595 f  game0/gamestart/map[95]_i_5/O
                         net (fo=16, routed)          1.289     6.884    game0/gamestart/map[95]_i_5_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.136     7.020 f  game0/gamestart/map[90]_i_3/O
                         net (fo=1, routed)           0.615     7.634    game0/gamestart/map[90]_i_3_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.043     7.677 r  game0/gamestart/map[90]_i_1/O
                         net (fo=1, routed)           0.000     7.677    game0/gamestart/map[90]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  game0/gamestart/map_reg[90]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[87]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 1.161ns (15.166%)  route 6.493ns (84.834%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=20, routed)          2.496     3.240    game0/gamestart/rst_IBUF
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.047     3.287 r  game0/gamestart/i[4]_i_5/O
                         net (fo=5, routed)           0.258     3.545    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X10Y49         LUT6 (Prop_lut6_I2_O)        0.134     3.679 f  game0/gamestart/map[69]_i_2/O
                         net (fo=50, routed)          1.151     4.831    game0/gamestart/map[69]_i_2_n_0
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.055     4.886 f  game0/gamestart/map[127]_i_10/O
                         net (fo=29, routed)          1.948     6.834    game0/gamestart/map[127]_i_10_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.137     6.971 r  game0/gamestart/map[87]_i_2/O
                         net (fo=2, routed)           0.640     7.611    game0/gamestart/map[87]_i_2_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.043     7.654 r  game0/gamestart/map[87]_i_1/O
                         net (fo=1, routed)           0.000     7.654    game0/gamestart/map[87]_i_1_n_0
    SLICE_X13Y35         FDRE                                         r  game0/gamestart/map_reg[87]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.104%)  route 0.109ns (45.896%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  vga0/h_count_reg[4]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[4]/Q
                         net (fo=6, routed)           0.109     0.209    vga0/h_count_reg[4]
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.028     0.237 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.237    vga0/h_count[5]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.157ns (66.206%)  route 0.080ns (33.794%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE                         0.000     0.000 r  vga0/h_count_reg[8]/C
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga0/h_count_reg[8]/Q
                         net (fo=7, routed)           0.080     0.171    vga0/h_count_reg[8]
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.066     0.237 r  vga0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.237    vga0/h_count[9]_i_2_n_0
    SLICE_X4Y58          FDRE                                         r  vga0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[123]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[123]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE                         0.000     0.000 r  game0/gamestart/map_reg[123]/C
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game0/gamestart/map_reg[123]/Q
                         net (fo=8, routed)           0.110     0.210    game0/gamestart/map[123]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.028     0.238 r  game0/gamestart/map[123]_i_1/O
                         net (fo=1, routed)           0.000     0.238    game0/gamestart/map[123]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  game0/gamestart/map_reg[123]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[144]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[144]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  game0/gamestart/map_reg[144]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game0/gamestart/map_reg[144]/Q
                         net (fo=7, routed)           0.110     0.210    game0/gamestart/map[144]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.028     0.238 r  game0/gamestart/map[144]_i_1/O
                         net (fo=1, routed)           0.000     0.238    game0/gamestart/map[144]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  game0/gamestart/map_reg[144]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[73]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[73]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.533%)  route 0.111ns (46.467%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE                         0.000     0.000 r  game0/gamestart/map_reg[73]/C
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game0/gamestart/map_reg[73]/Q
                         net (fo=8, routed)           0.111     0.211    game0/gamestart/map[73]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.028     0.239 r  game0/gamestart/map[73]_i_1/O
                         net (fo=1, routed)           0.000     0.239    game0/gamestart/map[73]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  game0/gamestart/map_reg[73]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[58]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.983%)  route 0.118ns (48.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  game0/gamestart/map_reg[58]/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game0/gamestart/map_reg[58]/Q
                         net (fo=7, routed)           0.118     0.218    game0/gamestart/map[58]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.028     0.246 r  game0/gamestart/map[58]_i_1/O
                         net (fo=1, routed)           0.000     0.246    game0/gamestart/map[58]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  game0/gamestart/map_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[88]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[88]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.983%)  route 0.118ns (48.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  game0/gamestart/map_reg[88]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game0/gamestart/map_reg[88]/Q
                         net (fo=7, routed)           0.118     0.218    game0/gamestart/map[88]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.028     0.246 r  game0/gamestart/map[88]_i_1/O
                         net (fo=1, routed)           0.000     0.246    game0/gamestart/map[88]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  game0/gamestart/map_reg[88]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.155ns (61.345%)  route 0.098ns (38.655%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE                         0.000     0.000 r  vga0/v_count_reg[7]/C
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga0/v_count_reg[7]/Q
                         net (fo=8, routed)           0.098     0.189    vga0/v_count_reg_n_0_[7]
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.064     0.253 r  vga0/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.253    vga0/v_count[8]_i_1_n_0
    SLICE_X9Y62          FDCE                                         r  vga0/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[176]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[176]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.146ns (56.077%)  route 0.114ns (43.923%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE                         0.000     0.000 r  game0/gamestart/map_reg[176]/C
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  game0/gamestart/map_reg[176]/Q
                         net (fo=7, routed)           0.114     0.232    game0/gamestart/map[176]
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.028     0.260 r  game0/gamestart/map[176]_i_1/O
                         net (fo=1, routed)           0.000     0.260    game0/gamestart/map[176]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  game0/gamestart/map_reg[176]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/map_reg[131]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game0/gamestart/map_reg[131]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.146ns (56.056%)  route 0.114ns (43.944%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE                         0.000     0.000 r  game0/gamestart/map_reg[131]/C
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  game0/gamestart/map_reg[131]/Q
                         net (fo=9, routed)           0.114     0.232    game0/gamestart/map[131]
    SLICE_X22Y41         LUT6 (Prop_lut6_I5_O)        0.028     0.260 r  game0/gamestart/map[131]_i_1/O
                         net (fo=1, routed)           0.000     0.260    game0/gamestart/map[131]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  game0/gamestart/map_reg[131]/D
  -------------------------------------------------------------------    -------------------





