# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vmap work work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work work 
# Copying C:/intelFPGA/23.1lite/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpPackages/pkgGlobal/rtl/Global-p.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:44:18 on Dec 19,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpPackages/pkgGlobal/rtl/Global-p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Global
# -- Compiling package body Global
# -- Loading package Global
# End time: 18:44:18 on Dec 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:44:26 on Dec 19,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity StrobeGen
# End time: 18:44:26 on Dec 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-RTL-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:44:26 on Dec 19,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-RTL-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of StrobeGen
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity StrobeGen
# End time: 18:44:26 on Dec 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
