# 61C Project 1: snek

# 61C Project 2: CS61Classify

=======

# CS61CPU

Look ma, I made a CPU! Here's what I did:



| ç¼–å· | åç§°ï¼ˆxNï¼‰ | ABI åç§°                         | ç”¨é€”è¯´æ˜                   |
| ---- | ---------- | -------------------------------- | -------------------------- |
| x0   | zero       | zero                             | å¸¸æ•° 0ï¼Œè¯»å–ä¸º 0ï¼Œå†™å…¥æ— æ•ˆ |
| x1   | ra         | return address                   | å‡½æ•°è¿”å›åœ°å€               |
| x2   | sp         | stack pointer                    | æ ˆé¡¶æŒ‡é’ˆ                   |
| x3   | gp         | global pointer                   | å…¨å±€å˜é‡æŒ‡é’ˆ               |
| x4   | tp         | thread pointer                   | çº¿ç¨‹å±€éƒ¨å­˜å‚¨æŒ‡é’ˆ           |
| x5   | t0         | temporary 0                      | ä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰   |
| x6   | t1         | temporary 1                      | ä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰   |
| x7   | t2         | temporary 2                      | ä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰   |
| x8   | s0         | saved register 0 / frame pointer | è¢«è°ƒç”¨è€…ä¿å­˜ / æ ˆå¸§æŒ‡é’ˆ    |
| x9   | s1         | saved register 1                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x10  | a0         | argument 0 / return value        | å‡½æ•°å‚æ•° / è¿”å›å€¼          |
| x11  | a1         | argument 1                       | å‡½æ•°å‚æ•° / è¿”å›å€¼          |
| x12  | a2         | argument 2                       | å‡½æ•°å‚æ•°                   |
| x13  | a3         | argument 3                       | å‡½æ•°å‚æ•°                   |
| x14  | a4         | argument 4                       | å‡½æ•°å‚æ•°                   |
| x15  | a5         | argument 5                       | å‡½æ•°å‚æ•°                   |
| x16  | a6         | argument 6                       | å‡½æ•°å‚æ•°                   |
| x17  | a7         | argument 7                       | å‡½æ•°å‚æ•°                   |
| x18  | s2         | saved register 2                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x19  | s3         | saved register 3                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x20  | s4         | saved register 4                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x21  | s5         | saved register 5                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x22  | s6         | saved register 6                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x23  | s7         | saved register 7                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x24  | s8         | saved register 8                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x25  | s9         | saved register 9                 | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x26  | s10        | saved register 10                | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x27  | s11        | saved register 11                | è¢«è°ƒç”¨è€…ä¿å­˜               |
| x28  | t3         | temporary 3                      | ä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰   |
| x29  | t4         | temporary 4                      | ä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰   |
| x30  | t5         | temporary 5                      | ä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰   |
| x31  | t6         | temporary 6                      | ä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰   |

**zeroï¼ˆx0ï¼‰**ï¼šæ°¸è¿œä¸º 0

**raï¼ˆx1ï¼‰**ï¼šè¿”å›åœ°å€

**spï¼ˆx2ï¼‰**ï¼šæ ˆæŒ‡é’ˆ

**gp / tpï¼ˆx3â€“x4ï¼‰**ï¼šå…¨å±€ / çº¿ç¨‹æŒ‡é’ˆ

**t0â€“t6ï¼ˆx5â€“x7, x28â€“x31ï¼‰**ï¼šä¸´æ—¶å¯„å­˜å™¨ï¼ˆè°ƒç”¨è€…ä¿å­˜ï¼‰

**s0â€“s11ï¼ˆx8â€“x9, x18â€“x27ï¼‰**ï¼šä¿å­˜å¯„å­˜å™¨ï¼ˆè¢«è°ƒç”¨è€…ä¿å­˜ï¼‰

**a0â€“a7ï¼ˆx10â€“x17ï¼‰**ï¼šå‡½æ•°å‚æ•° / è¿”å›å€¼





| ç±»å‹       | å­—æ®µå¸ƒå±€ï¼ˆä»å·¦åˆ°å³ï¼‰                                         | ä½ä½ç½®è¯´æ˜                                                   |
| ---------- | ------------------------------------------------------------ | ------------------------------------------------------------ |
| **R-type** | `funct7` `rs2` `rs1` `funct3` `rd` `opcode`                  | `[31:25]` `[24:20]` `[19:15]` `[14:12]` `[11:7]` `[6:0]`     |
| **I-type** | `imm[11:0]` `rs1` `funct3` `rd` `opcode`                     | `[31:20]` `[19:15]` `[14:12]` `[11:7]` `[6:0]`               |
| **S-type** | `imm[11:5]` `rs2` `rs1` `funct3` `imm[4:0]` `opcode`         | `[31:25]` `[24:20]` `[19:15]` `[14:12]` `[11:7]` `[6:0]`     |
| **B-type** | `imm[12]` `imm[10:5]` `rs2` `rs1` `funct3` `imm[4:1]` `imm[11]` `opcode` | `[31]` `[30:25]` `[24:20]` `[19:15]` `[14:12]` `[11:8]` `[7]` `[6:0]` |
| **U-type** | `imm[31:12]` `rd` `opcode`                                   | `[31:12]` `[11:7]` `[6:0]`                                   |
| **J-type** | `imm[20]` `imm[10:1]` `imm[11]` `imm[19:12]` `rd` `opcode`   | `[31]` `[30:21]` `[20]` `[19:12]` `[11:7]` `[6:0]`           |





## ğŸ”§ ä½ éœ€è¦ç”Ÿæˆçš„æ§åˆ¶ä¿¡å·ï¼ˆæŒ‰é¡¹ç›®è§„èŒƒï¼‰

| ä¿¡å·å      | ä½å®½ | è¯´æ˜                                     |
| ----------- | ---- | ---------------------------------------- |
| `RegWEn`    | 1    | æ˜¯å¦å†™å›å¯„å­˜å™¨ rd                        |
| `ASel`      | 1    | ALU è¾“å…¥ A é€‰æ‹©ï¼š0=rs1ï¼Œ1=PC             |
| `BSel`      | 1    | ALU è¾“å…¥ B é€‰æ‹©ï¼š0=rs2ï¼Œ1=ç«‹å³æ•°         |
| `ALUSel`    | 4    | ALU æ“ä½œç±»å‹ï¼ˆåŠ ã€å‡ã€ä¸ã€æˆ–ã€ä¹˜ç­‰ï¼‰     |
| `PCSel`     | 2    | PC æ›´æ–°æ–¹å¼ï¼š0=PC+4ï¼Œ1=PC+immï¼Œ2=rs1+imm |
| `BrUn`      | 1    | åˆ†æ”¯æ¯”è¾ƒæ˜¯å¦æ— ç¬¦å·                       |
| `MemRW`     | 1    | æ˜¯å¦å†™å†…å­˜ï¼ˆstoreï¼‰                      |
| `LoadType`  | 3    | load ç±»å‹ï¼ˆbyte/half/wordï¼‰              |
| `StoreType` | 2    | store ç±»å‹ï¼ˆbyte/half/wordï¼‰             |
| `WBSel`     | 2    | å†™å›æ•°æ®é€‰æ‹©ï¼š0=ALUï¼Œ1=DMEMï¼Œ2=PC+4      |





## ğŸ§  R-type æŒ‡ä»¤ï¼ˆopcode = `0110011` = 0x33ï¼‰

| æŒ‡ä»¤  | opcode | funct3 | funct7 |
| ----- | ------ | ------ | ------ |
| add   | 0x33   | 0x0    | 0x00   |
| sub   | 0x33   | 0x0    | 0x20   |
| mul   | 0x33   | 0x0    | 0x01   |
| sll   | 0x33   | 0x1    | 0x00   |
| mulh  | 0x33   | 0x1    | 0x01   |
| slt   | 0x33   | 0x2    | 0x00   |
| xor   | 0x33   | 0x4    | 0x00   |
| srl   | 0x33   | 0x5    | 0x00   |
| sra   | 0x33   | 0x5    | 0x20   |
| mulhu | 0x33   | 0x3    | 0x01   |
| or    | 0x33   | 0x6    | 0x00   |
| and   | 0x33   | 0x7    | 0x00   |

## ğŸ§  I-type è¿ç®—æŒ‡ä»¤ï¼ˆopcode = `0010011` = 0x13ï¼‰

| æŒ‡ä»¤ | opcode | funct3 | funct7 |
| ---- | ------ | ------ | ------ |
| addi | 0x13   | 0x0    | â€”      |
| slti | 0x13   | 0x2    | â€”      |
| xori | 0x13   | 0x4    | â€”      |
| ori  | 0x13   | 0x6    | â€”      |
| andi | 0x13   | 0x7    | â€”      |
| slli | 0x13   | 0x1    | 0x00   |
| srli | 0x13   | 0x5    | 0x00   |
| srai | 0x13   | 0x5    | 0x20   |

## ğŸ§  Load æŒ‡ä»¤ï¼ˆopcode = `0000011` = 0x03ï¼‰

| æŒ‡ä»¤ | opcode | funct3 | funct7 |
| ---- | ------ | ------ | ------ |
| lb   | 0x03   | 0x0    | â€”      |
| lh   | 0x03   | 0x1    | â€”      |
| lw   | 0x03   | 0x2    | â€”      |

## ğŸ§  Store æŒ‡ä»¤ï¼ˆopcode = `0100011` = 0x23ï¼‰

| æŒ‡ä»¤ | opcode | funct3 | funct7 |
| ---- | ------ | ------ | ------ |
| sb   | 0x23   | 0x0    | â€”      |
| sh   | 0x23   | 0x1    | â€”      |
| sw   | 0x23   | 0x2    | â€”      |

## ğŸ§  Branch æŒ‡ä»¤ï¼ˆopcode = `1100011` = 0x63ï¼‰

| æŒ‡ä»¤ | opcode | funct3 | funct7 |
| ---- | ------ | ------ | ------ |
| beq  | 0x63   | 0x0    | â€”      |
| bne  | 0x63   | 0x1    | â€”      |
| blt  | 0x63   | 0x4    | â€”      |
| bge  | 0x63   | 0x5    | â€”      |
| bltu | 0x63   | 0x6    | â€”      |
| bgeu | 0x63   | 0x7    | â€”      |

## ğŸ§  U-type æŒ‡ä»¤

| æŒ‡ä»¤  | opcode | funct3 | funct7 |
| ----- | ------ | ------ | ------ |
| lui   | 0x37   | â€”      | â€”      |
| auipc | 0x17   | â€”      | â€”      |

## ğŸ§  J-type æŒ‡ä»¤

| æŒ‡ä»¤ | opcode | funct3 | funct7 |
| ---- | ------ | ------ | ------ |
| jal  | 0x6F   | â€”      | â€”      |

## ğŸ§  jalr æŒ‡ä»¤ï¼ˆI-type è·³è½¬ï¼‰

| æŒ‡ä»¤ | opcode | funct3 | funct7 |
| ---- | ------ | ------ | ------ |
| jalr | 0x67   | 0x0    | â€”      |

## ğŸ§  CSR æŒ‡ä»¤ï¼ˆopcode = `1110011` = 0x73ï¼‰

| æŒ‡ä»¤  | opcode | funct3 | funct7 |
| ----- | ------ | ------ | ------ |
| csrw  | 0x73   | 0x1    | â€”      |
| csrwi | 0x73   | 0x5    | â€”      |



# R,I,S,B,U,JæŒ‡ä»¤æ€»æ½

## ğŸ§® R-type æŒ‡ä»¤ï¼ˆå¯„å­˜å™¨è¿ç®—ï¼‰

| Instruction        | Opcode | Funct3 | Funct7 | Operation                                   |
| ------------------ | ------ | ------ | ------ | ------------------------------------------- |
| add rd, rs1, rs2   | 0x33   | 0x0    | 0x00   | R[rd] â† R[rs1] + R[rs2]                     |
| sub rd, rs1, rs2   | 0x33   | 0x0    | 0x20   | R[rd] â† R[rs1] - R[rs2]                     |
| mul rd, rs1, rs2   | 0x33   | 0x0    | 0x01   | R[rd] â† (R[rs1] * R[rs2])[31:0]             |
| sll rd, rs1, rs2   | 0x33   | 0x1    | 0x00   | R[rd] â† R[rs1] << R[rs2]                    |
| mulh rd, rs1, rs2  | 0x33   | 0x1    | 0x01   | R[rd] â† (R[rs1] * R[rs2])[63:32]            |
| mulhu rd, rs1, rs2 | 0x33   | 0x3    | 0x01   | R[rd] â† (R[rs1] * R[rs2])[63:32] (unsigned) |
| slt rd, rs1, rs2   | 0x33   | 0x2    | 0x00   | R[rd] â† (R[rs1] < R[rs2]) ? 1 : 0           |
| xor rd, rs1, rs2   | 0x33   | 0x4    | 0x00   | R[rd] â† R[rs1] ^ R[rs2]                     |
| srl rd, rs1, rs2   | 0x33   | 0x5    | 0x00   | R[rd] â† R[rs1] >> R[rs2] (unsigned)         |
| sra rd, rs1, rs2   | 0x33   | 0x5    | 0x20   | R[rd] â† R[rs1] >> R[rs2] (signed)           |
| or rd, rs1, rs2    | 0x33   | 0x6    | 0x00   | R[rd] â† R[rs1]                              |
| and rd, rs1, rs2   | 0x33   | 0x7    | 0x00   | R[rd] â† R[rs1] & R[rs2]                     |

## ğŸ“¥ I-type æŒ‡ä»¤ï¼ˆç«‹å³æ•°è¿ç®— / load / jalr / CSRï¼‰

| Instruction         | Opcode | Funct3 | Funct7/Imm | Operation                                   |
| ------------------- | ------ | ------ | ---------- | ------------------------------------------- |
| lb rd, offset(rs1)  | 0x03   | 0x0    | offset     | R[rd] â† SignExt(Mem(R[rs1] + offset, byte)) |
| lh rd, offset(rs1)  | 0x03   | 0x1    | offset     | R[rd] â† SignExt(Mem(R[rs1] + offset, half)) |
| lw rd, offset(rs1)  | 0x03   | 0x2    | offset     | R[rd] â† Mem(R[rs1] + offset, word)          |
| addi rd, rs1, imm   | 0x13   | 0x0    | imm        | R[rd] â† R[rs1] + imm                        |
| slli rd, rs1, imm   | 0x13   | 0x1    | 0x00       | R[rd] â† R[rs1] << imm                       |
| slti rd, rs1, imm   | 0x13   | 0x2    | imm        | R[rd] â† (R[rs1] < imm) ? 1 : 0              |
| xori rd, rs1, imm   | 0x13   | 0x4    | imm        | R[rd] â† R[rs1] ^ imm                        |
| srli rd, rs1, imm   | 0x13   | 0x5    | 0x00       | R[rd] â† R[rs1] >> imm                       |
| srai rd, rs1, imm   | 0x13   | 0x5    | 0x20       | R[rd] â† R[rs1] >> imm                       |
| ori rd, rs1, imm    | 0x13   | 0x6    | imm        | R[rd] â† R[rs1]                              |
| andi rd, rs1, imm   | 0x13   | 0x7    | imm        | R[rd] â† R[rs1] & imm                        |
| jalr rd, rs1, imm   | 0x67   | 0x0    | imm        | R[rd] â† PC + 4; PC â† R[rs1] + imm           |
| csrw rd, csr, rs1   | 0x73   | 0x1    | csr        | CSR[csr] â† R[rs1]                           |
| csrwi rd, csr, uimm | 0x73   | 0x5    | uimm       | CSR[csr] â† uimm                             |

## ğŸ“¤ S-type æŒ‡ä»¤ï¼ˆstoreï¼‰

| Instruction         | Opcode | Funct3 | Immediate | Operation                           |
| ------------------- | ------ | ------ | --------- | ----------------------------------- |
| sb rs2, offset(rs1) | 0x23   | 0x0    | offset    | Mem(R[rs1] + offset) â† R[rs2][7:0]  |
| sh rs2, offset(rs1) | 0x23   | 0x1    | offset    | Mem(R[rs1] + offset) â† R[rs2][15:0] |
| sw rs2, offset(rs1) | 0x23   | 0x2    | offset    | Mem(R[rs1] + offset) â† R[rs2]       |

## ğŸ”€ B-type æŒ‡ä»¤ï¼ˆåˆ†æ”¯è·³è½¬ï¼‰

| Instruction           | Opcode | Funct3 | Immediate | Operation                                       |
| --------------------- | ------ | ------ | --------- | ----------------------------------------------- |
| beq rs1, rs2, offset  | 0x63   | 0x0    | offset    | if(R[rs1] == R[rs2]) PC â† PC + offset           |
| bne rs1, rs2, offset  | 0x63   | 0x1    | offset    | if(R[rs1] != R[rs2]) PC â† PC + offset           |
| blt rs1, rs2, offset  | 0x63   | 0x4    | offset    | if(R[rs1] < R[rs2]) PC â† PC + offset            |
| bge rs1, rs2, offset  | 0x63   | 0x5    | offset    | if(R[rs1] â‰¥ R[rs2]) PC â† PC + offset            |
| bltu rs1, rs2, offset | 0x63   | 0x6    | offset    | if(R[rs1] < R[rs2]) PC â† PC + offset (unsigned) |
| bgeu rs1, rs2, offset | 0x63   | 0x7    | offset    | if(R[rs1] â‰¥ R[rs2]) PC â† PC + offset (unsigned) |

## ğŸ—ï¸ U-type æŒ‡ä»¤ï¼ˆé«˜ä½ç«‹å³æ•°ï¼‰

| Instruction      | Opcode | Immediate | Operation                 |
| ---------------- | ------ | --------- | ------------------------- |
| auipc rd, offset | 0x17   | offset    | R[rd] â† PC + offset << 12 |
| lui rd, offset   | 0x37   | offset    | R[rd] â† offset << 12      |

## ğŸš€ J-type æŒ‡ä»¤ï¼ˆè·³è½¬ï¼‰

| Instruction | Opcode | Immediate | Operation                     |
| ----------- | ------ | --------- | ----------------------------- |
| jal rd, imm | 0x6F   | imm       | R[rd] â† PC + 4; PC â† PC + imm |

![image-20251114135025546](C:\Users\Administrator\AppData\Roaming\Typora\typora-user-images\image-20251114135025546.png)

## æ‹‰å– starter ä»“åº“ï¼ˆå…è®¸åˆå¹¶ä¸ç›¸å…³å†å²ï¼‰
git pull project03 main --allow-unrelated-histories
