
freertos_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007090  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08007260  08007260  00017260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007394  08007394  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007394  08007394  00017394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800739c  0800739c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800739c  0800739c  0001739c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073a0  080073a0  000173a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080073a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e54  20000074  08007418  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ec8  08007418  00024ec8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f558  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b9a  00000000  00000000  0003f5fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018c0  00000000  00000000  00043198  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001738  00000000  00000000  00044a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00005167  00000000  00000000  00046190  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000148e4  00000000  00000000  0004b2f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fd03f  00000000  00000000  0005fbdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015cc1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e00  00000000  00000000  0015cc98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007248 	.word	0x08007248

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08007248 	.word	0x08007248

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b972 	b.w	800050c <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	4688      	mov	r8, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14b      	bne.n	80002e6 <__udivmoddi4+0xa6>
 800024e:	428a      	cmp	r2, r1
 8000250:	4615      	mov	r5, r2
 8000252:	d967      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0720 	rsb	r7, r2, #32
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	fa20 f707 	lsr.w	r7, r0, r7
 8000266:	4095      	lsls	r5, r2
 8000268:	ea47 0803 	orr.w	r8, r7, r3
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbb8 f7fe 	udiv	r7, r8, lr
 8000278:	fa1f fc85 	uxth.w	ip, r5
 800027c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000280:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000284:	fb07 f10c 	mul.w	r1, r7, ip
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18eb      	adds	r3, r5, r3
 800028e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000292:	f080 811b 	bcs.w	80004cc <__udivmoddi4+0x28c>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8118 	bls.w	80004cc <__udivmoddi4+0x28c>
 800029c:	3f02      	subs	r7, #2
 800029e:	442b      	add	r3, r5
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b4:	45a4      	cmp	ip, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	192c      	adds	r4, r5, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8107 	bcs.w	80004d0 <__udivmoddi4+0x290>
 80002c2:	45a4      	cmp	ip, r4
 80002c4:	f240 8104 	bls.w	80004d0 <__udivmoddi4+0x290>
 80002c8:	3802      	subs	r0, #2
 80002ca:	442c      	add	r4, r5
 80002cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d0:	eba4 040c 	sub.w	r4, r4, ip
 80002d4:	2700      	movs	r7, #0
 80002d6:	b11e      	cbz	r6, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c6 4300 	strd	r4, r3, [r6]
 80002e0:	4639      	mov	r1, r7
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0xbe>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80eb 	beq.w	80004c6 <__udivmoddi4+0x286>
 80002f0:	2700      	movs	r7, #0
 80002f2:	e9c6 0100 	strd	r0, r1, [r6]
 80002f6:	4638      	mov	r0, r7
 80002f8:	4639      	mov	r1, r7
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	fab3 f783 	clz	r7, r3
 8000302:	2f00      	cmp	r7, #0
 8000304:	d147      	bne.n	8000396 <__udivmoddi4+0x156>
 8000306:	428b      	cmp	r3, r1
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xd0>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2c4>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb61 0303 	sbc.w	r3, r1, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4698      	mov	r8, r3
 800031a:	2e00      	cmp	r6, #0
 800031c:	d0e0      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800031e:	e9c6 4800 	strd	r4, r8, [r6]
 8000322:	e7dd      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000324:	b902      	cbnz	r2, 8000328 <__udivmoddi4+0xe8>
 8000326:	deff      	udf	#255	; 0xff
 8000328:	fab2 f282 	clz	r2, r2
 800032c:	2a00      	cmp	r2, #0
 800032e:	f040 808f 	bne.w	8000450 <__udivmoddi4+0x210>
 8000332:	1b49      	subs	r1, r1, r5
 8000334:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000338:	fa1f f885 	uxth.w	r8, r5
 800033c:	2701      	movs	r7, #1
 800033e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fb0e 111c 	mls	r1, lr, ip, r1
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb08 f10c 	mul.w	r1, r8, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x124>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f10c 30ff 	add.w	r0, ip, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4299      	cmp	r1, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 8000362:	4684      	mov	ip, r0
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	b2a3      	uxth	r3, r4
 8000368:	fbb1 f0fe 	udiv	r0, r1, lr
 800036c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000370:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000374:	fb08 f800 	mul.w	r8, r8, r0
 8000378:	45a0      	cmp	r8, r4
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x14c>
 800037c:	192c      	adds	r4, r5, r4
 800037e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x14a>
 8000384:	45a0      	cmp	r8, r4
 8000386:	f200 80b6 	bhi.w	80004f6 <__udivmoddi4+0x2b6>
 800038a:	4618      	mov	r0, r3
 800038c:	eba4 0408 	sub.w	r4, r4, r8
 8000390:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000394:	e79f      	b.n	80002d6 <__udivmoddi4+0x96>
 8000396:	f1c7 0c20 	rsb	ip, r7, #32
 800039a:	40bb      	lsls	r3, r7
 800039c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003a4:	fa01 f407 	lsl.w	r4, r1, r7
 80003a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003b4:	4325      	orrs	r5, r4
 80003b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ba:	0c2c      	lsrs	r4, r5, #16
 80003bc:	fb08 3319 	mls	r3, r8, r9, r3
 80003c0:	fa1f fa8e 	uxth.w	sl, lr
 80003c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003c8:	fb09 f40a 	mul.w	r4, r9, sl
 80003cc:	429c      	cmp	r4, r3
 80003ce:	fa02 f207 	lsl.w	r2, r2, r7
 80003d2:	fa00 f107 	lsl.w	r1, r0, r7
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1e 0303 	adds.w	r3, lr, r3
 80003dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e0:	f080 8087 	bcs.w	80004f2 <__udivmoddi4+0x2b2>
 80003e4:	429c      	cmp	r4, r3
 80003e6:	f240 8084 	bls.w	80004f2 <__udivmoddi4+0x2b2>
 80003ea:	f1a9 0902 	sub.w	r9, r9, #2
 80003ee:	4473      	add	r3, lr
 80003f0:	1b1b      	subs	r3, r3, r4
 80003f2:	b2ad      	uxth	r5, r5
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000400:	fb00 fa0a 	mul.w	sl, r0, sl
 8000404:	45a2      	cmp	sl, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1e 0404 	adds.w	r4, lr, r4
 800040c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000410:	d26b      	bcs.n	80004ea <__udivmoddi4+0x2aa>
 8000412:	45a2      	cmp	sl, r4
 8000414:	d969      	bls.n	80004ea <__udivmoddi4+0x2aa>
 8000416:	3802      	subs	r0, #2
 8000418:	4474      	add	r4, lr
 800041a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800041e:	fba0 8902 	umull	r8, r9, r0, r2
 8000422:	eba4 040a 	sub.w	r4, r4, sl
 8000426:	454c      	cmp	r4, r9
 8000428:	46c2      	mov	sl, r8
 800042a:	464b      	mov	r3, r9
 800042c:	d354      	bcc.n	80004d8 <__udivmoddi4+0x298>
 800042e:	d051      	beq.n	80004d4 <__udivmoddi4+0x294>
 8000430:	2e00      	cmp	r6, #0
 8000432:	d069      	beq.n	8000508 <__udivmoddi4+0x2c8>
 8000434:	ebb1 050a 	subs.w	r5, r1, sl
 8000438:	eb64 0403 	sbc.w	r4, r4, r3
 800043c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000440:	40fd      	lsrs	r5, r7
 8000442:	40fc      	lsrs	r4, r7
 8000444:	ea4c 0505 	orr.w	r5, ip, r5
 8000448:	e9c6 5400 	strd	r5, r4, [r6]
 800044c:	2700      	movs	r7, #0
 800044e:	e747      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000450:	f1c2 0320 	rsb	r3, r2, #32
 8000454:	fa20 f703 	lsr.w	r7, r0, r3
 8000458:	4095      	lsls	r5, r2
 800045a:	fa01 f002 	lsl.w	r0, r1, r2
 800045e:	fa21 f303 	lsr.w	r3, r1, r3
 8000462:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000466:	4338      	orrs	r0, r7
 8000468:	0c01      	lsrs	r1, r0, #16
 800046a:	fbb3 f7fe 	udiv	r7, r3, lr
 800046e:	fa1f f885 	uxth.w	r8, r5
 8000472:	fb0e 3317 	mls	r3, lr, r7, r3
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb07 f308 	mul.w	r3, r7, r8
 800047e:	428b      	cmp	r3, r1
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x256>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f107 3cff 	add.w	ip, r7, #4294967295
 800048c:	d22f      	bcs.n	80004ee <__udivmoddi4+0x2ae>
 800048e:	428b      	cmp	r3, r1
 8000490:	d92d      	bls.n	80004ee <__udivmoddi4+0x2ae>
 8000492:	3f02      	subs	r7, #2
 8000494:	4429      	add	r1, r5
 8000496:	1acb      	subs	r3, r1, r3
 8000498:	b281      	uxth	r1, r0
 800049a:	fbb3 f0fe 	udiv	r0, r3, lr
 800049e:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb00 f308 	mul.w	r3, r0, r8
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x27e>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004b4:	d217      	bcs.n	80004e6 <__udivmoddi4+0x2a6>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d915      	bls.n	80004e6 <__udivmoddi4+0x2a6>
 80004ba:	3802      	subs	r0, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004c4:	e73b      	b.n	800033e <__udivmoddi4+0xfe>
 80004c6:	4637      	mov	r7, r6
 80004c8:	4630      	mov	r0, r6
 80004ca:	e709      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004cc:	4607      	mov	r7, r0
 80004ce:	e6e7      	b.n	80002a0 <__udivmoddi4+0x60>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6fb      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d4:	4541      	cmp	r1, r8
 80004d6:	d2ab      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004dc:	eb69 020e 	sbc.w	r2, r9, lr
 80004e0:	3801      	subs	r0, #1
 80004e2:	4613      	mov	r3, r2
 80004e4:	e7a4      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e6:	4660      	mov	r0, ip
 80004e8:	e7e9      	b.n	80004be <__udivmoddi4+0x27e>
 80004ea:	4618      	mov	r0, r3
 80004ec:	e795      	b.n	800041a <__udivmoddi4+0x1da>
 80004ee:	4667      	mov	r7, ip
 80004f0:	e7d1      	b.n	8000496 <__udivmoddi4+0x256>
 80004f2:	4681      	mov	r9, r0
 80004f4:	e77c      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	442c      	add	r4, r5
 80004fa:	e747      	b.n	800038c <__udivmoddi4+0x14c>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	442b      	add	r3, r5
 8000502:	e72f      	b.n	8000364 <__udivmoddi4+0x124>
 8000504:	4638      	mov	r0, r7
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xda>
 8000508:	4637      	mov	r7, r6
 800050a:	e6e9      	b.n	80002e0 <__udivmoddi4+0xa0>

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000518:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800051c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000520:	f003 0301 	and.w	r3, r3, #1
 8000524:	2b00      	cmp	r3, #0
 8000526:	d013      	beq.n	8000550 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000528:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800052c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000530:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000534:	2b00      	cmp	r3, #0
 8000536:	d00b      	beq.n	8000550 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000538:	e000      	b.n	800053c <ITM_SendChar+0x2c>
    {
      __NOP();
 800053a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800053c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d0f9      	beq.n	800053a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000546:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	b2d2      	uxtb	r2, r2
 800054e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000550:	687b      	ldr	r3, [r7, #4]
}
 8000552:	4618      	mov	r0, r3
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
	...

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000566:	f000 fc92 	bl	8000e8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056a:	f000 f839 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056e:	f000 f92b 	bl	80007c8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000572:	f000 f8cb 	bl	800070c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000576:	f000 f8f9 	bl	800076c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800057a:	f003 fb83 	bl	8003c84 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800057e:	4a10      	ldr	r2, [pc, #64]	; (80005c0 <main+0x60>)
 8000580:	2100      	movs	r1, #0
 8000582:	4810      	ldr	r0, [pc, #64]	; (80005c4 <main+0x64>)
 8000584:	f003 fbe8 	bl	8003d58 <osThreadNew>
 8000588:	4602      	mov	r2, r0
 800058a:	4b0f      	ldr	r3, [pc, #60]	; (80005c8 <main+0x68>)
 800058c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate( vTask1, "Task 1", 1000, NULL, 2, NULL );
 800058e:	2300      	movs	r3, #0
 8000590:	9301      	str	r3, [sp, #4]
 8000592:	2302      	movs	r3, #2
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	2300      	movs	r3, #0
 8000598:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800059c:	490b      	ldr	r1, [pc, #44]	; (80005cc <main+0x6c>)
 800059e:	480c      	ldr	r0, [pc, #48]	; (80005d0 <main+0x70>)
 80005a0:	f004 faec 	bl	8004b7c <xTaskCreate>
  /* Создать Задачу 2 с приоритетом = 1, меньшим,
  чем у Задачи 1. Передача параметра не используется.
  Получить дескриптор создаваемой задачи в переменную
  xTask2Handle */
  xTaskCreate( vTask2, "Task 2", 1000, NULL, 1, &xTask2Handle );
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <main+0x74>)
 80005a6:	9301      	str	r3, [sp, #4]
 80005a8:	2301      	movs	r3, #1
 80005aa:	9300      	str	r3, [sp, #0]
 80005ac:	2300      	movs	r3, #0
 80005ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005b2:	4909      	ldr	r1, [pc, #36]	; (80005d8 <main+0x78>)
 80005b4:	4809      	ldr	r0, [pc, #36]	; (80005dc <main+0x7c>)
 80005b6:	f004 fae1 	bl	8004b7c <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005ba:	f003 fb97 	bl	8003cec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005be:	e7fe      	b.n	80005be <main+0x5e>
 80005c0:	080072f4 	.word	0x080072f4
 80005c4:	08000a4d 	.word	0x08000a4d
 80005c8:	200049a4 	.word	0x200049a4
 80005cc:	0800726c 	.word	0x0800726c
 80005d0:	08000995 	.word	0x08000995
 80005d4:	200049a8 	.word	0x200049a8
 80005d8:	08007274 	.word	0x08007274
 80005dc:	080009d9 	.word	0x080009d9

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b0b4      	sub	sp, #208	; 0xd0
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80005ea:	2230      	movs	r2, #48	; 0x30
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f006 f9b9 	bl	8006966 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000604:	f107 0308 	add.w	r3, r7, #8
 8000608:	2284      	movs	r2, #132	; 0x84
 800060a:	2100      	movs	r1, #0
 800060c:	4618      	mov	r0, r3
 800060e:	f006 f9aa 	bl	8006966 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000612:	f001 f879 	bl	8001708 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000616:	4b3a      	ldr	r3, [pc, #232]	; (8000700 <SystemClock_Config+0x120>)
 8000618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800061a:	4a39      	ldr	r2, [pc, #228]	; (8000700 <SystemClock_Config+0x120>)
 800061c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000620:	6413      	str	r3, [r2, #64]	; 0x40
 8000622:	4b37      	ldr	r3, [pc, #220]	; (8000700 <SystemClock_Config+0x120>)
 8000624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800062e:	4b35      	ldr	r3, [pc, #212]	; (8000704 <SystemClock_Config+0x124>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a34      	ldr	r2, [pc, #208]	; (8000704 <SystemClock_Config+0x124>)
 8000634:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000638:	6013      	str	r3, [r2, #0]
 800063a:	4b32      	ldr	r3, [pc, #200]	; (8000704 <SystemClock_Config+0x124>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000646:	2301      	movs	r3, #1
 8000648:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800064c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000650:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000654:	2302      	movs	r3, #2
 8000656:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800065a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800065e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000662:	2304      	movs	r3, #4
 8000664:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000668:	23d8      	movs	r3, #216	; 0xd8
 800066a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800066e:	2302      	movs	r3, #2
 8000670:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000674:	2309      	movs	r3, #9
 8000676:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800067e:	4618      	mov	r0, r3
 8000680:	f001 f8a2 	bl	80017c8 <HAL_RCC_OscConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800068a:	f000 f9f9 	bl	8000a80 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800068e:	f001 f84b 	bl	8001728 <HAL_PWREx_EnableOverDrive>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000698:	f000 f9f2 	bl	8000a80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069c:	230f      	movs	r3, #15
 800069e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a2:	2302      	movs	r3, #2
 80006a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80006be:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80006c2:	2107      	movs	r1, #7
 80006c4:	4618      	mov	r0, r3
 80006c6:	f001 fb23 	bl	8001d10 <HAL_RCC_ClockConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80006d0:	f000 f9d6 	bl	8000a80 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 80006d4:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <SystemClock_Config+0x128>)
 80006d6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80006d8:	2300      	movs	r3, #0
 80006da:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80006dc:	2300      	movs	r3, #0
 80006de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006e2:	f107 0308 	add.w	r3, r7, #8
 80006e6:	4618      	mov	r0, r3
 80006e8:	f001 fd3c 	bl	8002164 <HAL_RCCEx_PeriphCLKConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x116>
  {
    Error_Handler();
 80006f2:	f000 f9c5 	bl	8000a80 <Error_Handler>
  }
}
 80006f6:	bf00      	nop
 80006f8:	37d0      	adds	r7, #208	; 0xd0
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40023800 	.word	0x40023800
 8000704:	40007000 	.word	0x40007000
 8000708:	00200100 	.word	0x00200100

0800070c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000710:	4b14      	ldr	r3, [pc, #80]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000712:	4a15      	ldr	r2, [pc, #84]	; (8000768 <MX_USART3_UART_Init+0x5c>)
 8000714:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000716:	4b13      	ldr	r3, [pc, #76]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000718:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800071c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800071e:	4b11      	ldr	r3, [pc, #68]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000724:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800072a:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <MX_USART3_UART_Init+0x58>)
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000732:	220c      	movs	r2, #12
 8000734:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <MX_USART3_UART_Init+0x58>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000742:	4b08      	ldr	r3, [pc, #32]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000744:	2200      	movs	r2, #0
 8000746:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000748:	4b06      	ldr	r3, [pc, #24]	; (8000764 <MX_USART3_UART_Init+0x58>)
 800074a:	2200      	movs	r2, #0
 800074c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800074e:	4805      	ldr	r0, [pc, #20]	; (8000764 <MX_USART3_UART_Init+0x58>)
 8000750:	f002 fbd8 	bl	8002f04 <HAL_UART_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800075a:	f000 f991 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	200049ac 	.word	0x200049ac
 8000768:	40004800 	.word	0x40004800

0800076c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000770:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000772:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000776:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000778:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800077a:	2206      	movs	r2, #6
 800077c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800077e:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000780:	2202      	movs	r2, #2
 8000782:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000784:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000786:	2200      	movs	r2, #0
 8000788:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800078a:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800078c:	2202      	movs	r2, #2
 800078e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000790:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000792:	2201      	movs	r2, #1
 8000794:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000796:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000798:	2200      	movs	r2, #0
 800079a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800079c:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800079e:	2200      	movs	r2, #0
 80007a0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80007a2:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80007ae:	4805      	ldr	r0, [pc, #20]	; (80007c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007b0:	f000 fe61 	bl	8001476 <HAL_PCD_Init>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80007ba:	f000 f961 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	20004a30 	.word	0x20004a30

080007c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08c      	sub	sp, #48	; 0x30
 80007cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ce:	f107 031c 	add.w	r3, r7, #28
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007de:	4b67      	ldr	r3, [pc, #412]	; (800097c <MX_GPIO_Init+0x1b4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a66      	ldr	r2, [pc, #408]	; (800097c <MX_GPIO_Init+0x1b4>)
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b64      	ldr	r3, [pc, #400]	; (800097c <MX_GPIO_Init+0x1b4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	61bb      	str	r3, [r7, #24]
 80007f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f6:	4b61      	ldr	r3, [pc, #388]	; (800097c <MX_GPIO_Init+0x1b4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a60      	ldr	r2, [pc, #384]	; (800097c <MX_GPIO_Init+0x1b4>)
 80007fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b5e      	ldr	r3, [pc, #376]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800080a:	617b      	str	r3, [r7, #20]
 800080c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080e:	4b5b      	ldr	r3, [pc, #364]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a5a      	ldr	r2, [pc, #360]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b58      	ldr	r3, [pc, #352]	; (800097c <MX_GPIO_Init+0x1b4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000826:	4b55      	ldr	r3, [pc, #340]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a54      	ldr	r2, [pc, #336]	; (800097c <MX_GPIO_Init+0x1b4>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b52      	ldr	r3, [pc, #328]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800083e:	4b4f      	ldr	r3, [pc, #316]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a4e      	ldr	r2, [pc, #312]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000844:	f043 0308 	orr.w	r3, r3, #8
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b4c      	ldr	r3, [pc, #304]	; (800097c <MX_GPIO_Init+0x1b4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0308 	and.w	r3, r3, #8
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000856:	4b49      	ldr	r3, [pc, #292]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a48      	ldr	r2, [pc, #288]	; (800097c <MX_GPIO_Init+0x1b4>)
 800085c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b46      	ldr	r3, [pc, #280]	; (800097c <MX_GPIO_Init+0x1b4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f244 0181 	movw	r1, #16513	; 0x4081
 8000874:	4842      	ldr	r0, [pc, #264]	; (8000980 <MX_GPIO_Init+0x1b8>)
 8000876:	f000 fde5 	bl	8001444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2140      	movs	r1, #64	; 0x40
 800087e:	4841      	ldr	r0, [pc, #260]	; (8000984 <MX_GPIO_Init+0x1bc>)
 8000880:	f000 fde0 	bl	8001444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800088a:	4b3f      	ldr	r3, [pc, #252]	; (8000988 <MX_GPIO_Init+0x1c0>)
 800088c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	483c      	ldr	r0, [pc, #240]	; (800098c <MX_GPIO_Init+0x1c4>)
 800089a:	f000 fc29 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800089e:	2332      	movs	r3, #50	; 0x32
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a2:	2302      	movs	r3, #2
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008aa:	2303      	movs	r3, #3
 80008ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008ae:	230b      	movs	r3, #11
 80008b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	4834      	ldr	r0, [pc, #208]	; (800098c <MX_GPIO_Init+0x1c4>)
 80008ba:	f000 fc19 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80008be:	2386      	movs	r3, #134	; 0x86
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ca:	2303      	movs	r3, #3
 80008cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008ce:	230b      	movs	r3, #11
 80008d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	482d      	ldr	r0, [pc, #180]	; (8000990 <MX_GPIO_Init+0x1c8>)
 80008da:	f000 fc09 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008de:	f244 0381 	movw	r3, #16513	; 0x4081
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e4:	2301      	movs	r3, #1
 80008e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	4822      	ldr	r0, [pc, #136]	; (8000980 <MX_GPIO_Init+0x1b8>)
 80008f8:	f000 fbfa 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80008fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800090e:	230b      	movs	r3, #11
 8000910:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	4819      	ldr	r0, [pc, #100]	; (8000980 <MX_GPIO_Init+0x1b8>)
 800091a:	f000 fbe9 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800091e:	2340      	movs	r3, #64	; 0x40
 8000920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000922:	2301      	movs	r3, #1
 8000924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	4813      	ldr	r0, [pc, #76]	; (8000984 <MX_GPIO_Init+0x1bc>)
 8000936:	f000 fbdb 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800093a:	2380      	movs	r3, #128	; 0x80
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800093e:	2300      	movs	r3, #0
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	4619      	mov	r1, r3
 800094c:	480d      	ldr	r0, [pc, #52]	; (8000984 <MX_GPIO_Init+0x1bc>)
 800094e:	f000 fbcf 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000952:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000964:	230b      	movs	r3, #11
 8000966:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	4619      	mov	r1, r3
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <MX_GPIO_Init+0x1bc>)
 8000970:	f000 fbbe 	bl	80010f0 <HAL_GPIO_Init>

}
 8000974:	bf00      	nop
 8000976:	3730      	adds	r7, #48	; 0x30
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40023800 	.word	0x40023800
 8000980:	40020400 	.word	0x40020400
 8000984:	40021800 	.word	0x40021800
 8000988:	10110000 	.word	0x10110000
 800098c:	40020800 	.word	0x40020800
 8000990:	40020000 	.word	0x40020000

08000994 <vTask1>:

/* USER CODE BEGIN 4 */
/* Функция Задачи 1 */
void vTask1( void *pvParameters )
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	unsigned portBASE_TYPE uxPriority;
	/* Получить приоритет Задачи 1. Он равен 2 и не изменяется
	на протяжении всего времени
	работы учебной программы № 1 */
	uxPriority = uxTaskPriorityGet( NULL );
 800099c:	2000      	movs	r0, #0
 800099e:	f004 fa69 	bl	8004e74 <uxTaskPriorityGet>
 80009a2:	60f8      	str	r0, [r7, #12]
	for( ;; )
	{
		/* Сигнализировать о выполнении Задачи 1 */
		printf("Task1 is running\n");
 80009a4:	4809      	ldr	r0, [pc, #36]	; (80009cc <vTask1+0x38>)
 80009a6:	f006 f843 	bl	8006a30 <puts>
		/* Сделать приоритет Задачи 2 на единицу больше
		приоритета Задачи 1 (равным 3).
		Получить доступ к Задаче 2 из тела Задачи 1 позволяет
		дескриптор Задачи 2, который сохранен в глобальной
		переменной xTask2Handle*/
		printf("To raise the Task2 priority\n");
 80009aa:	4809      	ldr	r0, [pc, #36]	; (80009d0 <vTask1+0x3c>)
 80009ac:	f006 f840 	bl	8006a30 <puts>
		vTaskPrioritySet( xTask2Handle, ( uxPriority + 1 ) );
 80009b0:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <vTask1+0x40>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	3301      	adds	r3, #1
 80009b8:	4619      	mov	r1, r3
 80009ba:	4610      	mov	r0, r2
 80009bc:	f004 fa74 	bl	8004ea8 <vTaskPrioritySet>
		/* Теперь приоритет Задачи 2 выше. Задача 1
		продолжит свое выполнениение лишь тогда,
		когда приоритет Задачи 1 будет уменьшен. */
		osDelay(1000);
 80009c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009c4:	f003 fa6e 	bl	8003ea4 <osDelay>
	{
 80009c8:	e7ec      	b.n	80009a4 <vTask1+0x10>
 80009ca:	bf00      	nop
 80009cc:	0800727c 	.word	0x0800727c
 80009d0:	08007290 	.word	0x08007290
 80009d4:	200049a8 	.word	0x200049a8

080009d8 <vTask2>:
	vTaskDelete( NULL );
}
/*-----------------------------------------------------------*/
/* Функция Задачи 2 */
void vTask2( void *pvParameters )
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	unsigned portBASE_TYPE uxPriority;
	/* Получить приоритет Задачи 2. Так как после старта
	планировщика Задача 1 имеет более высокий приоритет,
	то если Задача 2 получает управление, значит, ее приоритет
	был повышен до 3 */
	uxPriority = uxTaskPriorityGet( NULL );
 80009e0:	2000      	movs	r0, #0
 80009e2:	f004 fa47 	bl	8004e74 <uxTaskPriorityGet>
 80009e6:	60f8      	str	r0, [r7, #12]
	for( ;; )
	{
		/* Сигнализировать о выполнении Задачи 2 */
		printf("Task2 is running\n");
 80009e8:	4808      	ldr	r0, [pc, #32]	; (8000a0c <vTask2+0x34>)
 80009ea:	f006 f821 	bl	8006a30 <puts>
		/* Задача 2 понижает свой приоритет на 2 единицы
		(становится равен 1). Таким образом, он становится ниже
		приоритета Задачи 1, и Задача 1 получает управление */
		printf("To lower the Task2 priority\n");
 80009ee:	4808      	ldr	r0, [pc, #32]	; (8000a10 <vTask2+0x38>)
 80009f0:	f006 f81e 	bl	8006a30 <puts>
		vTaskPrioritySet( NULL, ( uxPriority - 2 ) );
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	3b02      	subs	r3, #2
 80009f8:	4619      	mov	r1, r3
 80009fa:	2000      	movs	r0, #0
 80009fc:	f004 fa54 	bl	8004ea8 <vTaskPrioritySet>
		osDelay(1000);
 8000a00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a04:	f003 fa4e 	bl	8003ea4 <osDelay>
	{
 8000a08:	e7ee      	b.n	80009e8 <vTask2+0x10>
 8000a0a:	bf00      	nop
 8000a0c:	080072ac 	.word	0x080072ac
 8000a10:	080072c0 	.word	0x080072c0

08000a14 <_write>:
	}
	vTaskDelete( NULL );
}

int _write(int file, char *ptr, int len)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0;DataIdx<len;DataIdx++)
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	e009      	b.n	8000a3a <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	1c5a      	adds	r2, r3, #1
 8000a2a:	60ba      	str	r2, [r7, #8]
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff fd6e 	bl	8000510 <ITM_SendChar>
	for(DataIdx=0;DataIdx<len;DataIdx++)
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	3301      	adds	r3, #1
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	697a      	ldr	r2, [r7, #20]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	dbf1      	blt.n	8000a26 <_write+0x12>
	}
	return len;
 8000a42:	687b      	ldr	r3, [r7, #4]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3718      	adds	r7, #24
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a54:	2001      	movs	r0, #1
 8000a56:	f003 fa25 	bl	8003ea4 <osDelay>
 8000a5a:	e7fb      	b.n	8000a54 <StartDefaultTask+0x8>

08000a5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d101      	bne.n	8000a72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a6e:	f000 fa1b 	bl	8000ea8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40010000 	.word	0x40010000

08000a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a84:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a86:	e7fe      	b.n	8000a86 <Error_Handler+0x6>

08000a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <HAL_MspInit+0x4c>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a92:	4a10      	ldr	r2, [pc, #64]	; (8000ad4 <HAL_MspInit+0x4c>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a98:	6413      	str	r3, [r2, #64]	; 0x40
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <HAL_MspInit+0x4c>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	; (8000ad4 <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	; (8000ad4 <HAL_MspInit+0x4c>)
 8000aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ab2:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <HAL_MspInit+0x4c>)
 8000ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	210f      	movs	r1, #15
 8000ac2:	f06f 0001 	mvn.w	r0, #1
 8000ac6:	f000 fae9 	bl	800109c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40023800 	.word	0x40023800

08000ad8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08a      	sub	sp, #40	; 0x28
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a17      	ldr	r2, [pc, #92]	; (8000b54 <HAL_UART_MspInit+0x7c>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d128      	bne.n	8000b4c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000afa:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <HAL_UART_MspInit+0x80>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	4a16      	ldr	r2, [pc, #88]	; (8000b58 <HAL_UART_MspInit+0x80>)
 8000b00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b04:	6413      	str	r3, [r2, #64]	; 0x40
 8000b06:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <HAL_UART_MspInit+0x80>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b0e:	613b      	str	r3, [r7, #16]
 8000b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b12:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <HAL_UART_MspInit+0x80>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	4a10      	ldr	r2, [pc, #64]	; (8000b58 <HAL_UART_MspInit+0x80>)
 8000b18:	f043 0308 	orr.w	r3, r3, #8
 8000b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <HAL_UART_MspInit+0x80>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	f003 0308 	and.w	r3, r3, #8
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000b2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b30:	2302      	movs	r3, #2
 8000b32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b38:	2303      	movs	r3, #3
 8000b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b3c:	2307      	movs	r3, #7
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	4619      	mov	r1, r3
 8000b46:	4805      	ldr	r0, [pc, #20]	; (8000b5c <HAL_UART_MspInit+0x84>)
 8000b48:	f000 fad2 	bl	80010f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b4c:	bf00      	nop
 8000b4e:	3728      	adds	r7, #40	; 0x28
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40004800 	.word	0x40004800
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	40020c00 	.word	0x40020c00

08000b60 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b80:	d141      	bne.n	8000c06 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b82:	4b23      	ldr	r3, [pc, #140]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	4a22      	ldr	r2, [pc, #136]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000b88:	f043 0301 	orr.w	r3, r3, #1
 8000b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8e:	4b20      	ldr	r3, [pc, #128]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	613b      	str	r3, [r7, #16]
 8000b98:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b9a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba8:	2303      	movs	r3, #3
 8000baa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000bac:	230a      	movs	r3, #10
 8000bae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4817      	ldr	r0, [pc, #92]	; (8000c14 <HAL_PCD_MspInit+0xb4>)
 8000bb8:	f000 fa9a 	bl	80010f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000bbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000bca:	f107 0314 	add.w	r3, r7, #20
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4810      	ldr	r0, [pc, #64]	; (8000c14 <HAL_PCD_MspInit+0xb4>)
 8000bd2:	f000 fa8d 	bl	80010f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bda:	4a0d      	ldr	r2, [pc, #52]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000be0:	6353      	str	r3, [r2, #52]	; 0x34
 8000be2:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	4b08      	ldr	r3, [pc, #32]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf2:	4a07      	ldr	r2, [pc, #28]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bfa:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <HAL_PCD_MspInit+0xb0>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c02:	60bb      	str	r3, [r7, #8]
 8000c04:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000c06:	bf00      	nop
 8000c08:	3728      	adds	r7, #40	; 0x28
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40023800 	.word	0x40023800
 8000c14:	40020000 	.word	0x40020000

08000c18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08c      	sub	sp, #48	; 0x30
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	6879      	ldr	r1, [r7, #4]
 8000c2c:	2019      	movs	r0, #25
 8000c2e:	f000 fa35 	bl	800109c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000c32:	2019      	movs	r0, #25
 8000c34:	f000 fa4e 	bl	80010d4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c38:	4b1f      	ldr	r3, [pc, #124]	; (8000cb8 <HAL_InitTick+0xa0>)
 8000c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3c:	4a1e      	ldr	r2, [pc, #120]	; (8000cb8 <HAL_InitTick+0xa0>)
 8000c3e:	f043 0301 	orr.w	r3, r3, #1
 8000c42:	6453      	str	r3, [r2, #68]	; 0x44
 8000c44:	4b1c      	ldr	r3, [pc, #112]	; (8000cb8 <HAL_InitTick+0xa0>)
 8000c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c50:	f107 0210 	add.w	r2, r7, #16
 8000c54:	f107 0314 	add.w	r3, r7, #20
 8000c58:	4611      	mov	r1, r2
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f001 fa50 	bl	8002100 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000c60:	f001 fa3a 	bl	80020d8 <HAL_RCC_GetPCLK2Freq>
 8000c64:	4603      	mov	r3, r0
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c6c:	4a13      	ldr	r2, [pc, #76]	; (8000cbc <HAL_InitTick+0xa4>)
 8000c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c72:	0c9b      	lsrs	r3, r3, #18
 8000c74:	3b01      	subs	r3, #1
 8000c76:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <HAL_InitTick+0xa8>)
 8000c7a:	4a12      	ldr	r2, [pc, #72]	; (8000cc4 <HAL_InitTick+0xac>)
 8000c7c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000c7e:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <HAL_InitTick+0xa8>)
 8000c80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c84:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000c86:	4a0e      	ldr	r2, [pc, #56]	; (8000cc0 <HAL_InitTick+0xa8>)
 8000c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c8a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <HAL_InitTick+0xa8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c92:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <HAL_InitTick+0xa8>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000c98:	4809      	ldr	r0, [pc, #36]	; (8000cc0 <HAL_InitTick+0xa8>)
 8000c9a:	f001 fe53 	bl	8002944 <HAL_TIM_Base_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d104      	bne.n	8000cae <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000ca4:	4806      	ldr	r0, [pc, #24]	; (8000cc0 <HAL_InitTick+0xa8>)
 8000ca6:	f001 feaf 	bl	8002a08 <HAL_TIM_Base_Start_IT>
 8000caa:	4603      	mov	r3, r0
 8000cac:	e000      	b.n	8000cb0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3730      	adds	r7, #48	; 0x30
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	431bde83 	.word	0x431bde83
 8000cc0:	20004e34 	.word	0x20004e34
 8000cc4:	40010000 	.word	0x40010000

08000cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ccc:	e7fe      	b.n	8000ccc <NMI_Handler+0x4>

08000cce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd2:	e7fe      	b.n	8000cd2 <HardFault_Handler+0x4>

08000cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd8:	e7fe      	b.n	8000cd8 <MemManage_Handler+0x4>

08000cda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cde:	e7fe      	b.n	8000cde <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000cf8:	4802      	ldr	r0, [pc, #8]	; (8000d04 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000cfa:	f001 fefd 	bl	8002af8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20004e34 	.word	0x20004e34

08000d08 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	e00a      	b.n	8000d30 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d1a:	f3af 8000 	nop.w
 8000d1e:	4601      	mov	r1, r0
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	1c5a      	adds	r2, r3, #1
 8000d24:	60ba      	str	r2, [r7, #8]
 8000d26:	b2ca      	uxtb	r2, r1
 8000d28:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	dbf0      	blt.n	8000d1a <_read+0x12>
	}

return len;
 8000d38:	687b      	ldr	r3, [r7, #4]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3718      	adds	r7, #24
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
	return -1;
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr

08000d5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
 8000d62:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d6a:	605a      	str	r2, [r3, #4]
	return 0;
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <_isatty>:

int _isatty(int file)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b083      	sub	sp, #12
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
	return 1;
 8000d82:	2301      	movs	r3, #1
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
	return 0;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3714      	adds	r7, #20
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
	...

08000dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db4:	4a14      	ldr	r2, [pc, #80]	; (8000e08 <_sbrk+0x5c>)
 8000db6:	4b15      	ldr	r3, [pc, #84]	; (8000e0c <_sbrk+0x60>)
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc0:	4b13      	ldr	r3, [pc, #76]	; (8000e10 <_sbrk+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <_sbrk+0x64>)
 8000dca:	4a12      	ldr	r2, [pc, #72]	; (8000e14 <_sbrk+0x68>)
 8000dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <_sbrk+0x64>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d207      	bcs.n	8000dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ddc:	f005 fd8e 	bl	80068fc <__errno>
 8000de0:	4602      	mov	r2, r0
 8000de2:	230c      	movs	r3, #12
 8000de4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dea:	e009      	b.n	8000e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df2:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	4a05      	ldr	r2, [pc, #20]	; (8000e10 <_sbrk+0x64>)
 8000dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3718      	adds	r7, #24
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20050000 	.word	0x20050000
 8000e0c:	00000400 	.word	0x00000400
 8000e10:	20000090 	.word	0x20000090
 8000e14:	20004ec8 	.word	0x20004ec8

08000e18 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <SystemInit+0x20>)
 8000e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e22:	4a05      	ldr	r2, [pc, #20]	; (8000e38 <SystemInit+0x20>)
 8000e24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e74 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e40:	480d      	ldr	r0, [pc, #52]	; (8000e78 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e42:	490e      	ldr	r1, [pc, #56]	; (8000e7c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e44:	4a0e      	ldr	r2, [pc, #56]	; (8000e80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e48:	e002      	b.n	8000e50 <LoopCopyDataInit>

08000e4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4e:	3304      	adds	r3, #4

08000e50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e54:	d3f9      	bcc.n	8000e4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e56:	4a0b      	ldr	r2, [pc, #44]	; (8000e84 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e58:	4c0b      	ldr	r4, [pc, #44]	; (8000e88 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e5c:	e001      	b.n	8000e62 <LoopFillZerobss>

08000e5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e60:	3204      	adds	r2, #4

08000e62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e64:	d3fb      	bcc.n	8000e5e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e66:	f7ff ffd7 	bl	8000e18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e6a:	f005 fd4d 	bl	8006908 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e6e:	f7ff fb77 	bl	8000560 <main>
  bx  lr    
 8000e72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e74:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e7c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000e80:	080073a4 	.word	0x080073a4
  ldr r2, =_sbss
 8000e84:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000e88:	20004ec8 	.word	0x20004ec8

08000e8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e8c:	e7fe      	b.n	8000e8c <ADC_IRQHandler>

08000e8e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e92:	2003      	movs	r0, #3
 8000e94:	f000 f8f7 	bl	8001086 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f7ff febd 	bl	8000c18 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000e9e:	f7ff fdf3 	bl	8000a88 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <HAL_IncTick+0x20>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <HAL_IncTick+0x24>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	4a04      	ldr	r2, [pc, #16]	; (8000ecc <HAL_IncTick+0x24>)
 8000eba:	6013      	str	r3, [r2, #0]
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	20000008 	.word	0x20000008
 8000ecc:	20004e80 	.word	0x20004e80

08000ed0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed4:	4b03      	ldr	r3, [pc, #12]	; (8000ee4 <HAL_GetTick+0x14>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	20004e80 	.word	0x20004e80

08000ee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef0:	f7ff ffee 	bl	8000ed0 <HAL_GetTick>
 8000ef4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f00:	d005      	beq.n	8000f0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f02:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <HAL_Delay+0x40>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	461a      	mov	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f0e:	bf00      	nop
 8000f10:	f7ff ffde 	bl	8000ed0 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d8f7      	bhi.n	8000f10 <HAL_Delay+0x28>
  {
  }
}
 8000f20:	bf00      	nop
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000008 	.word	0x20000008

08000f2c <__NVIC_SetPriorityGrouping>:
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f3c:	4b0b      	ldr	r3, [pc, #44]	; (8000f6c <__NVIC_SetPriorityGrouping+0x40>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f42:	68ba      	ldr	r2, [r7, #8]
 8000f44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f48:	4013      	ands	r3, r2
 8000f4a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f54:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <__NVIC_SetPriorityGrouping+0x44>)
 8000f56:	4313      	orrs	r3, r2
 8000f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f5a:	4a04      	ldr	r2, [pc, #16]	; (8000f6c <__NVIC_SetPriorityGrouping+0x40>)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	60d3      	str	r3, [r2, #12]
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00
 8000f70:	05fa0000 	.word	0x05fa0000

08000f74 <__NVIC_GetPriorityGrouping>:
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f78:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <__NVIC_GetPriorityGrouping+0x18>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	0a1b      	lsrs	r3, r3, #8
 8000f7e:	f003 0307 	and.w	r3, r3, #7
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <__NVIC_EnableIRQ>:
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	db0b      	blt.n	8000fba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	f003 021f 	and.w	r2, r3, #31
 8000fa8:	4907      	ldr	r1, [pc, #28]	; (8000fc8 <__NVIC_EnableIRQ+0x38>)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	095b      	lsrs	r3, r3, #5
 8000fb0:	2001      	movs	r0, #1
 8000fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	e000e100 	.word	0xe000e100

08000fcc <__NVIC_SetPriority>:
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	db0a      	blt.n	8000ff6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	490c      	ldr	r1, [pc, #48]	; (8001018 <__NVIC_SetPriority+0x4c>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	0112      	lsls	r2, r2, #4
 8000fec:	b2d2      	uxtb	r2, r2
 8000fee:	440b      	add	r3, r1
 8000ff0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ff4:	e00a      	b.n	800100c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	4908      	ldr	r1, [pc, #32]	; (800101c <__NVIC_SetPriority+0x50>)
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	f003 030f 	and.w	r3, r3, #15
 8001002:	3b04      	subs	r3, #4
 8001004:	0112      	lsls	r2, r2, #4
 8001006:	b2d2      	uxtb	r2, r2
 8001008:	440b      	add	r3, r1
 800100a:	761a      	strb	r2, [r3, #24]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	e000e100 	.word	0xe000e100
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <NVIC_EncodePriority>:
{
 8001020:	b480      	push	{r7}
 8001022:	b089      	sub	sp, #36	; 0x24
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f003 0307 	and.w	r3, r3, #7
 8001032:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	f1c3 0307 	rsb	r3, r3, #7
 800103a:	2b04      	cmp	r3, #4
 800103c:	bf28      	it	cs
 800103e:	2304      	movcs	r3, #4
 8001040:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	3304      	adds	r3, #4
 8001046:	2b06      	cmp	r3, #6
 8001048:	d902      	bls.n	8001050 <NVIC_EncodePriority+0x30>
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3b03      	subs	r3, #3
 800104e:	e000      	b.n	8001052 <NVIC_EncodePriority+0x32>
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001054:	f04f 32ff 	mov.w	r2, #4294967295
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43da      	mvns	r2, r3
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	401a      	ands	r2, r3
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001068:	f04f 31ff 	mov.w	r1, #4294967295
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	fa01 f303 	lsl.w	r3, r1, r3
 8001072:	43d9      	mvns	r1, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001078:	4313      	orrs	r3, r2
}
 800107a:	4618      	mov	r0, r3
 800107c:	3724      	adds	r7, #36	; 0x24
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff ff4c 	bl	8000f2c <__NVIC_SetPriorityGrouping>
}
 8001094:	bf00      	nop
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
 80010a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010ae:	f7ff ff61 	bl	8000f74 <__NVIC_GetPriorityGrouping>
 80010b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	68b9      	ldr	r1, [r7, #8]
 80010b8:	6978      	ldr	r0, [r7, #20]
 80010ba:	f7ff ffb1 	bl	8001020 <NVIC_EncodePriority>
 80010be:	4602      	mov	r2, r0
 80010c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff ff80 	bl	8000fcc <__NVIC_SetPriority>
}
 80010cc:	bf00      	nop
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff54 	bl	8000f90 <__NVIC_EnableIRQ>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b089      	sub	sp, #36	; 0x24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
 800110e:	e175      	b.n	80013fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001110:	2201      	movs	r2, #1
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	697a      	ldr	r2, [r7, #20]
 8001120:	4013      	ands	r3, r2
 8001122:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	429a      	cmp	r2, r3
 800112a:	f040 8164 	bne.w	80013f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d00b      	beq.n	800114e <HAL_GPIO_Init+0x5e>
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	2b02      	cmp	r3, #2
 800113c:	d007      	beq.n	800114e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001142:	2b11      	cmp	r3, #17
 8001144:	d003      	beq.n	800114e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b12      	cmp	r3, #18
 800114c:	d130      	bne.n	80011b0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	2203      	movs	r2, #3
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4013      	ands	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	68da      	ldr	r2, [r3, #12]
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001184:	2201      	movs	r2, #1
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	091b      	lsrs	r3, r3, #4
 800119a:	f003 0201 	and.w	r2, r3, #1
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	2203      	movs	r2, #3
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4013      	ands	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	689a      	ldr	r2, [r3, #8]
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x100>
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	2b12      	cmp	r3, #18
 80011ee:	d123      	bne.n	8001238 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	08da      	lsrs	r2, r3, #3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3208      	adds	r2, #8
 80011f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	f003 0307 	and.w	r3, r3, #7
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	220f      	movs	r2, #15
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	691a      	ldr	r2, [r3, #16]
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4313      	orrs	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	08da      	lsrs	r2, r3, #3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3208      	adds	r2, #8
 8001232:	69b9      	ldr	r1, [r7, #24]
 8001234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	2203      	movs	r2, #3
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4013      	ands	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 0203 	and.w	r2, r3, #3
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4313      	orrs	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001274:	2b00      	cmp	r3, #0
 8001276:	f000 80be 	beq.w	80013f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127a:	4b65      	ldr	r3, [pc, #404]	; (8001410 <HAL_GPIO_Init+0x320>)
 800127c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127e:	4a64      	ldr	r2, [pc, #400]	; (8001410 <HAL_GPIO_Init+0x320>)
 8001280:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001284:	6453      	str	r3, [r2, #68]	; 0x44
 8001286:	4b62      	ldr	r3, [pc, #392]	; (8001410 <HAL_GPIO_Init+0x320>)
 8001288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001292:	4a60      	ldr	r2, [pc, #384]	; (8001414 <HAL_GPIO_Init+0x324>)
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	089b      	lsrs	r3, r3, #2
 8001298:	3302      	adds	r3, #2
 800129a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	f003 0303 	and.w	r3, r3, #3
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	220f      	movs	r2, #15
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43db      	mvns	r3, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4013      	ands	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a57      	ldr	r2, [pc, #348]	; (8001418 <HAL_GPIO_Init+0x328>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d037      	beq.n	800132e <HAL_GPIO_Init+0x23e>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a56      	ldr	r2, [pc, #344]	; (800141c <HAL_GPIO_Init+0x32c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d031      	beq.n	800132a <HAL_GPIO_Init+0x23a>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a55      	ldr	r2, [pc, #340]	; (8001420 <HAL_GPIO_Init+0x330>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d02b      	beq.n	8001326 <HAL_GPIO_Init+0x236>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a54      	ldr	r2, [pc, #336]	; (8001424 <HAL_GPIO_Init+0x334>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d025      	beq.n	8001322 <HAL_GPIO_Init+0x232>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a53      	ldr	r2, [pc, #332]	; (8001428 <HAL_GPIO_Init+0x338>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d01f      	beq.n	800131e <HAL_GPIO_Init+0x22e>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a52      	ldr	r2, [pc, #328]	; (800142c <HAL_GPIO_Init+0x33c>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d019      	beq.n	800131a <HAL_GPIO_Init+0x22a>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a51      	ldr	r2, [pc, #324]	; (8001430 <HAL_GPIO_Init+0x340>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d013      	beq.n	8001316 <HAL_GPIO_Init+0x226>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a50      	ldr	r2, [pc, #320]	; (8001434 <HAL_GPIO_Init+0x344>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d00d      	beq.n	8001312 <HAL_GPIO_Init+0x222>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a4f      	ldr	r2, [pc, #316]	; (8001438 <HAL_GPIO_Init+0x348>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d007      	beq.n	800130e <HAL_GPIO_Init+0x21e>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a4e      	ldr	r2, [pc, #312]	; (800143c <HAL_GPIO_Init+0x34c>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d101      	bne.n	800130a <HAL_GPIO_Init+0x21a>
 8001306:	2309      	movs	r3, #9
 8001308:	e012      	b.n	8001330 <HAL_GPIO_Init+0x240>
 800130a:	230a      	movs	r3, #10
 800130c:	e010      	b.n	8001330 <HAL_GPIO_Init+0x240>
 800130e:	2308      	movs	r3, #8
 8001310:	e00e      	b.n	8001330 <HAL_GPIO_Init+0x240>
 8001312:	2307      	movs	r3, #7
 8001314:	e00c      	b.n	8001330 <HAL_GPIO_Init+0x240>
 8001316:	2306      	movs	r3, #6
 8001318:	e00a      	b.n	8001330 <HAL_GPIO_Init+0x240>
 800131a:	2305      	movs	r3, #5
 800131c:	e008      	b.n	8001330 <HAL_GPIO_Init+0x240>
 800131e:	2304      	movs	r3, #4
 8001320:	e006      	b.n	8001330 <HAL_GPIO_Init+0x240>
 8001322:	2303      	movs	r3, #3
 8001324:	e004      	b.n	8001330 <HAL_GPIO_Init+0x240>
 8001326:	2302      	movs	r3, #2
 8001328:	e002      	b.n	8001330 <HAL_GPIO_Init+0x240>
 800132a:	2301      	movs	r3, #1
 800132c:	e000      	b.n	8001330 <HAL_GPIO_Init+0x240>
 800132e:	2300      	movs	r3, #0
 8001330:	69fa      	ldr	r2, [r7, #28]
 8001332:	f002 0203 	and.w	r2, r2, #3
 8001336:	0092      	lsls	r2, r2, #2
 8001338:	4093      	lsls	r3, r2
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4313      	orrs	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001340:	4934      	ldr	r1, [pc, #208]	; (8001414 <HAL_GPIO_Init+0x324>)
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	089b      	lsrs	r3, r3, #2
 8001346:	3302      	adds	r3, #2
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800134e:	4b3c      	ldr	r3, [pc, #240]	; (8001440 <HAL_GPIO_Init+0x350>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	43db      	mvns	r3, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4013      	ands	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	4313      	orrs	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001372:	4a33      	ldr	r2, [pc, #204]	; (8001440 <HAL_GPIO_Init+0x350>)
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001378:	4b31      	ldr	r3, [pc, #196]	; (8001440 <HAL_GPIO_Init+0x350>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	43db      	mvns	r3, r3
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4013      	ands	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d003      	beq.n	800139c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	4313      	orrs	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800139c:	4a28      	ldr	r2, [pc, #160]	; (8001440 <HAL_GPIO_Init+0x350>)
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013a2:	4b27      	ldr	r3, [pc, #156]	; (8001440 <HAL_GPIO_Init+0x350>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	43db      	mvns	r3, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4013      	ands	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013c6:	4a1e      	ldr	r2, [pc, #120]	; (8001440 <HAL_GPIO_Init+0x350>)
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013cc:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <HAL_GPIO_Init+0x350>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013f0:	4a13      	ldr	r2, [pc, #76]	; (8001440 <HAL_GPIO_Init+0x350>)
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	3301      	adds	r3, #1
 80013fa:	61fb      	str	r3, [r7, #28]
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	2b0f      	cmp	r3, #15
 8001400:	f67f ae86 	bls.w	8001110 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001404:	bf00      	nop
 8001406:	3724      	adds	r7, #36	; 0x24
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	40023800 	.word	0x40023800
 8001414:	40013800 	.word	0x40013800
 8001418:	40020000 	.word	0x40020000
 800141c:	40020400 	.word	0x40020400
 8001420:	40020800 	.word	0x40020800
 8001424:	40020c00 	.word	0x40020c00
 8001428:	40021000 	.word	0x40021000
 800142c:	40021400 	.word	0x40021400
 8001430:	40021800 	.word	0x40021800
 8001434:	40021c00 	.word	0x40021c00
 8001438:	40022000 	.word	0x40022000
 800143c:	40022400 	.word	0x40022400
 8001440:	40013c00 	.word	0x40013c00

08001444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	807b      	strh	r3, [r7, #2]
 8001450:	4613      	mov	r3, r2
 8001452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001454:	787b      	ldrb	r3, [r7, #1]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001460:	e003      	b.n	800146a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	041a      	lsls	r2, r3, #16
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	619a      	str	r2, [r3, #24]
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001476:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001478:	b08f      	sub	sp, #60	; 0x3c
 800147a:	af0a      	add	r7, sp, #40	; 0x28
 800147c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d101      	bne.n	8001488 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e116      	b.n	80016b6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b00      	cmp	r3, #0
 8001498:	d106      	bne.n	80014a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff fb5c 	bl	8000b60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2203      	movs	r2, #3
 80014ac:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d102      	bne.n	80014c2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 f974 	bl	80037b4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	603b      	str	r3, [r7, #0]
 80014d2:	687e      	ldr	r6, [r7, #4]
 80014d4:	466d      	mov	r5, sp
 80014d6:	f106 0410 	add.w	r4, r6, #16
 80014da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80014ea:	1d33      	adds	r3, r6, #4
 80014ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ee:	6838      	ldr	r0, [r7, #0]
 80014f0:	f002 f908 	bl	8003704 <USB_CoreInit>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d005      	beq.n	8001506 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2202      	movs	r2, #2
 80014fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e0d7      	b.n	80016b6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2100      	movs	r1, #0
 800150c:	4618      	mov	r0, r3
 800150e:	f002 f962 	bl	80037d6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001512:	2300      	movs	r3, #0
 8001514:	73fb      	strb	r3, [r7, #15]
 8001516:	e04a      	b.n	80015ae <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001518:	7bfa      	ldrb	r2, [r7, #15]
 800151a:	6879      	ldr	r1, [r7, #4]
 800151c:	4613      	mov	r3, r2
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	1a9b      	subs	r3, r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	333d      	adds	r3, #61	; 0x3d
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800152c:	7bfa      	ldrb	r2, [r7, #15]
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	4613      	mov	r3, r2
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	1a9b      	subs	r3, r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	333c      	adds	r3, #60	; 0x3c
 800153c:	7bfa      	ldrb	r2, [r7, #15]
 800153e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001540:	7bfa      	ldrb	r2, [r7, #15]
 8001542:	7bfb      	ldrb	r3, [r7, #15]
 8001544:	b298      	uxth	r0, r3
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	4613      	mov	r3, r2
 800154a:	00db      	lsls	r3, r3, #3
 800154c:	1a9b      	subs	r3, r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	3342      	adds	r3, #66	; 0x42
 8001554:	4602      	mov	r2, r0
 8001556:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001558:	7bfa      	ldrb	r2, [r7, #15]
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	1a9b      	subs	r3, r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	333f      	adds	r3, #63	; 0x3f
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800156c:	7bfa      	ldrb	r2, [r7, #15]
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	4613      	mov	r3, r2
 8001572:	00db      	lsls	r3, r3, #3
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	3344      	adds	r3, #68	; 0x44
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001580:	7bfa      	ldrb	r2, [r7, #15]
 8001582:	6879      	ldr	r1, [r7, #4]
 8001584:	4613      	mov	r3, r2
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	1a9b      	subs	r3, r3, r2
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	440b      	add	r3, r1
 800158e:	3348      	adds	r3, #72	; 0x48
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001594:	7bfa      	ldrb	r2, [r7, #15]
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	4613      	mov	r3, r2
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	1a9b      	subs	r3, r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	3350      	adds	r3, #80	; 0x50
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	3301      	adds	r3, #1
 80015ac:	73fb      	strb	r3, [r7, #15]
 80015ae:	7bfa      	ldrb	r2, [r7, #15]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d3af      	bcc.n	8001518 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015b8:	2300      	movs	r3, #0
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	e044      	b.n	8001648 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80015be:	7bfa      	ldrb	r2, [r7, #15]
 80015c0:	6879      	ldr	r1, [r7, #4]
 80015c2:	4613      	mov	r3, r2
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	1a9b      	subs	r3, r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	440b      	add	r3, r1
 80015cc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80015d4:	7bfa      	ldrb	r2, [r7, #15]
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	4613      	mov	r3, r2
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	1a9b      	subs	r3, r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	440b      	add	r3, r1
 80015e2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80015e6:	7bfa      	ldrb	r2, [r7, #15]
 80015e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015ea:	7bfa      	ldrb	r2, [r7, #15]
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	4613      	mov	r3, r2
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	1a9b      	subs	r3, r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	440b      	add	r3, r1
 80015f8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001600:	7bfa      	ldrb	r2, [r7, #15]
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	4613      	mov	r3, r2
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	1a9b      	subs	r3, r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	440b      	add	r3, r1
 800160e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001616:	7bfa      	ldrb	r2, [r7, #15]
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	4613      	mov	r3, r2
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	1a9b      	subs	r3, r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800162c:	7bfa      	ldrb	r2, [r7, #15]
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	4613      	mov	r3, r2
 8001632:	00db      	lsls	r3, r3, #3
 8001634:	1a9b      	subs	r3, r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	440b      	add	r3, r1
 800163a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	3301      	adds	r3, #1
 8001646:	73fb      	strb	r3, [r7, #15]
 8001648:	7bfa      	ldrb	r2, [r7, #15]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	429a      	cmp	r2, r3
 8001650:	d3b5      	bcc.n	80015be <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	687e      	ldr	r6, [r7, #4]
 800165a:	466d      	mov	r5, sp
 800165c:	f106 0410 	add.w	r4, r6, #16
 8001660:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001662:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001664:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001666:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001668:	e894 0003 	ldmia.w	r4, {r0, r1}
 800166c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001670:	1d33      	adds	r3, r6, #4
 8001672:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001674:	6838      	ldr	r0, [r7, #0]
 8001676:	f002 f8d9 	bl	800382c <USB_DevInit>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d005      	beq.n	800168c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2202      	movs	r2, #2
 8001684:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e014      	b.n	80016b6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2201      	movs	r2, #1
 8001698:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d102      	bne.n	80016aa <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f000 f80b 	bl	80016c0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f002 fa8b 	bl	8003bca <USB_DevDisconnect>

  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080016c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80016ee:	4b05      	ldr	r3, [pc, #20]	; (8001704 <HAL_PCDEx_ActivateLPM+0x44>)
 80016f0:	4313      	orrs	r3, r2
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	10000003 	.word	0x10000003

08001708 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a04      	ldr	r2, [pc, #16]	; (8001724 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001716:	6013      	str	r3, [r2, #0]
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	40007000 	.word	0x40007000

08001728 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001732:	4b23      	ldr	r3, [pc, #140]	; (80017c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	4a22      	ldr	r2, [pc, #136]	; (80017c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800173c:	6413      	str	r3, [r2, #64]	; 0x40
 800173e:	4b20      	ldr	r3, [pc, #128]	; (80017c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001746:	603b      	str	r3, [r7, #0]
 8001748:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800174a:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a1d      	ldr	r2, [pc, #116]	; (80017c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001754:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001756:	f7ff fbbb 	bl	8000ed0 <HAL_GetTick>
 800175a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800175c:	e009      	b.n	8001772 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800175e:	f7ff fbb7 	bl	8000ed0 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800176c:	d901      	bls.n	8001772 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e022      	b.n	80017b8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001772:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800177a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800177e:	d1ee      	bne.n	800175e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001780:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a0f      	ldr	r2, [pc, #60]	; (80017c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001786:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800178a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800178c:	f7ff fba0 	bl	8000ed0 <HAL_GetTick>
 8001790:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001792:	e009      	b.n	80017a8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001794:	f7ff fb9c 	bl	8000ed0 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017a2:	d901      	bls.n	80017a8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e007      	b.n	80017b8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80017a8:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80017b4:	d1ee      	bne.n	8001794 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40023800 	.word	0x40023800
 80017c4:	40007000 	.word	0x40007000

080017c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80017d0:	2300      	movs	r3, #0
 80017d2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e291      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8087 	beq.w	80018fa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017ec:	4b96      	ldr	r3, [pc, #600]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f003 030c 	and.w	r3, r3, #12
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	d00c      	beq.n	8001812 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f8:	4b93      	ldr	r3, [pc, #588]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f003 030c 	and.w	r3, r3, #12
 8001800:	2b08      	cmp	r3, #8
 8001802:	d112      	bne.n	800182a <HAL_RCC_OscConfig+0x62>
 8001804:	4b90      	ldr	r3, [pc, #576]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800180c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001810:	d10b      	bne.n	800182a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001812:	4b8d      	ldr	r3, [pc, #564]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d06c      	beq.n	80018f8 <HAL_RCC_OscConfig+0x130>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d168      	bne.n	80018f8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e26b      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001832:	d106      	bne.n	8001842 <HAL_RCC_OscConfig+0x7a>
 8001834:	4b84      	ldr	r3, [pc, #528]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a83      	ldr	r2, [pc, #524]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800183a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	e02e      	b.n	80018a0 <HAL_RCC_OscConfig+0xd8>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10c      	bne.n	8001864 <HAL_RCC_OscConfig+0x9c>
 800184a:	4b7f      	ldr	r3, [pc, #508]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a7e      	ldr	r2, [pc, #504]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	4b7c      	ldr	r3, [pc, #496]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a7b      	ldr	r2, [pc, #492]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800185c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	e01d      	b.n	80018a0 <HAL_RCC_OscConfig+0xd8>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800186c:	d10c      	bne.n	8001888 <HAL_RCC_OscConfig+0xc0>
 800186e:	4b76      	ldr	r3, [pc, #472]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a75      	ldr	r2, [pc, #468]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	4b73      	ldr	r3, [pc, #460]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a72      	ldr	r2, [pc, #456]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001884:	6013      	str	r3, [r2, #0]
 8001886:	e00b      	b.n	80018a0 <HAL_RCC_OscConfig+0xd8>
 8001888:	4b6f      	ldr	r3, [pc, #444]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a6e      	ldr	r2, [pc, #440]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800188e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	4b6c      	ldr	r3, [pc, #432]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a6b      	ldr	r2, [pc, #428]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800189a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800189e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d013      	beq.n	80018d0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a8:	f7ff fb12 	bl	8000ed0 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b0:	f7ff fb0e 	bl	8000ed0 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b64      	cmp	r3, #100	; 0x64
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e21f      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c2:	4b61      	ldr	r3, [pc, #388]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0f0      	beq.n	80018b0 <HAL_RCC_OscConfig+0xe8>
 80018ce:	e014      	b.n	80018fa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d0:	f7ff fafe 	bl	8000ed0 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d8:	f7ff fafa 	bl	8000ed0 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b64      	cmp	r3, #100	; 0x64
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e20b      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ea:	4b57      	ldr	r3, [pc, #348]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x110>
 80018f6:	e000      	b.n	80018fa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d069      	beq.n	80019da <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001906:	4b50      	ldr	r3, [pc, #320]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 030c 	and.w	r3, r3, #12
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00b      	beq.n	800192a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001912:	4b4d      	ldr	r3, [pc, #308]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f003 030c 	and.w	r3, r3, #12
 800191a:	2b08      	cmp	r3, #8
 800191c:	d11c      	bne.n	8001958 <HAL_RCC_OscConfig+0x190>
 800191e:	4b4a      	ldr	r3, [pc, #296]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d116      	bne.n	8001958 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800192a:	4b47      	ldr	r3, [pc, #284]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d005      	beq.n	8001942 <HAL_RCC_OscConfig+0x17a>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d001      	beq.n	8001942 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e1df      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001942:	4b41      	ldr	r3, [pc, #260]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	493d      	ldr	r1, [pc, #244]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	e040      	b.n	80019da <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d023      	beq.n	80019a8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001960:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a38      	ldr	r2, [pc, #224]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196c:	f7ff fab0 	bl	8000ed0 <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001974:	f7ff faac 	bl	8000ed0 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e1bd      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001986:	4b30      	ldr	r3, [pc, #192]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d0f0      	beq.n	8001974 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001992:	4b2d      	ldr	r3, [pc, #180]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	4929      	ldr	r1, [pc, #164]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	600b      	str	r3, [r1, #0]
 80019a6:	e018      	b.n	80019da <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019a8:	4b27      	ldr	r3, [pc, #156]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a26      	ldr	r2, [pc, #152]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019ae:	f023 0301 	bic.w	r3, r3, #1
 80019b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b4:	f7ff fa8c 	bl	8000ed0 <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019bc:	f7ff fa88 	bl	8000ed0 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e199      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ce:	4b1e      	ldr	r3, [pc, #120]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f0      	bne.n	80019bc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d038      	beq.n	8001a58 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d019      	beq.n	8001a22 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ee:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019f2:	4a15      	ldr	r2, [pc, #84]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fa:	f7ff fa69 	bl	8000ed0 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a02:	f7ff fa65 	bl	8000ed0 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e176      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x23a>
 8001a20:	e01a      	b.n	8001a58 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a22:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a26:	4a08      	ldr	r2, [pc, #32]	; (8001a48 <HAL_RCC_OscConfig+0x280>)
 8001a28:	f023 0301 	bic.w	r3, r3, #1
 8001a2c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a2e:	f7ff fa4f 	bl	8000ed0 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a34:	e00a      	b.n	8001a4c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a36:	f7ff fa4b 	bl	8000ed0 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d903      	bls.n	8001a4c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e15c      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
 8001a48:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a4c:	4b91      	ldr	r3, [pc, #580]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1ee      	bne.n	8001a36 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 80a4 	beq.w	8001bae <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a66:	4b8b      	ldr	r3, [pc, #556]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10d      	bne.n	8001a8e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b88      	ldr	r3, [pc, #544]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	4a87      	ldr	r2, [pc, #540]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a7e:	4b85      	ldr	r3, [pc, #532]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a8e:	4b82      	ldr	r3, [pc, #520]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d118      	bne.n	8001acc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001a9a:	4b7f      	ldr	r3, [pc, #508]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a7e      	ldr	r2, [pc, #504]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa6:	f7ff fa13 	bl	8000ed0 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aae:	f7ff fa0f 	bl	8000ed0 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b64      	cmp	r3, #100	; 0x64
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e120      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ac0:	4b75      	ldr	r3, [pc, #468]	; (8001c98 <HAL_RCC_OscConfig+0x4d0>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d106      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x31a>
 8001ad4:	4b6f      	ldr	r3, [pc, #444]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad8:	4a6e      	ldr	r2, [pc, #440]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6713      	str	r3, [r2, #112]	; 0x70
 8001ae0:	e02d      	b.n	8001b3e <HAL_RCC_OscConfig+0x376>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d10c      	bne.n	8001b04 <HAL_RCC_OscConfig+0x33c>
 8001aea:	4b6a      	ldr	r3, [pc, #424]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aee:	4a69      	ldr	r2, [pc, #420]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001af0:	f023 0301 	bic.w	r3, r3, #1
 8001af4:	6713      	str	r3, [r2, #112]	; 0x70
 8001af6:	4b67      	ldr	r3, [pc, #412]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001afa:	4a66      	ldr	r2, [pc, #408]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001afc:	f023 0304 	bic.w	r3, r3, #4
 8001b00:	6713      	str	r3, [r2, #112]	; 0x70
 8001b02:	e01c      	b.n	8001b3e <HAL_RCC_OscConfig+0x376>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b05      	cmp	r3, #5
 8001b0a:	d10c      	bne.n	8001b26 <HAL_RCC_OscConfig+0x35e>
 8001b0c:	4b61      	ldr	r3, [pc, #388]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b10:	4a60      	ldr	r2, [pc, #384]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b12:	f043 0304 	orr.w	r3, r3, #4
 8001b16:	6713      	str	r3, [r2, #112]	; 0x70
 8001b18:	4b5e      	ldr	r3, [pc, #376]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1c:	4a5d      	ldr	r2, [pc, #372]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6713      	str	r3, [r2, #112]	; 0x70
 8001b24:	e00b      	b.n	8001b3e <HAL_RCC_OscConfig+0x376>
 8001b26:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2a:	4a5a      	ldr	r2, [pc, #360]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b2c:	f023 0301 	bic.w	r3, r3, #1
 8001b30:	6713      	str	r3, [r2, #112]	; 0x70
 8001b32:	4b58      	ldr	r3, [pc, #352]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b36:	4a57      	ldr	r2, [pc, #348]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b38:	f023 0304 	bic.w	r3, r3, #4
 8001b3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d015      	beq.n	8001b72 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b46:	f7ff f9c3 	bl	8000ed0 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	e00a      	b.n	8001b64 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7ff f9bf 	bl	8000ed0 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e0ce      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b64:	4b4b      	ldr	r3, [pc, #300]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0ee      	beq.n	8001b4e <HAL_RCC_OscConfig+0x386>
 8001b70:	e014      	b.n	8001b9c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b72:	f7ff f9ad 	bl	8000ed0 <HAL_GetTick>
 8001b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b78:	e00a      	b.n	8001b90 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7a:	f7ff f9a9 	bl	8000ed0 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e0b8      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b90:	4b40      	ldr	r3, [pc, #256]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1ee      	bne.n	8001b7a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d105      	bne.n	8001bae <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ba2:	4b3c      	ldr	r3, [pc, #240]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	4a3b      	ldr	r2, [pc, #236]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 80a4 	beq.w	8001d00 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bb8:	4b36      	ldr	r3, [pc, #216]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 030c 	and.w	r3, r3, #12
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d06b      	beq.n	8001c9c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d149      	bne.n	8001c60 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bcc:	4b31      	ldr	r3, [pc, #196]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a30      	ldr	r2, [pc, #192]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001bd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd8:	f7ff f97a 	bl	8000ed0 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bde:	e008      	b.n	8001bf2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be0:	f7ff f976 	bl	8000ed0 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e087      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bf2:	4b28      	ldr	r3, [pc, #160]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f0      	bne.n	8001be0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69da      	ldr	r2, [r3, #28]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	431a      	orrs	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0c:	019b      	lsls	r3, r3, #6
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c14:	085b      	lsrs	r3, r3, #1
 8001c16:	3b01      	subs	r3, #1
 8001c18:	041b      	lsls	r3, r3, #16
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c20:	061b      	lsls	r3, r3, #24
 8001c22:	4313      	orrs	r3, r2
 8001c24:	4a1b      	ldr	r2, [pc, #108]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c26:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001c2a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c2c:	4b19      	ldr	r3, [pc, #100]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a18      	ldr	r2, [pc, #96]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c38:	f7ff f94a 	bl	8000ed0 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c40:	f7ff f946 	bl	8000ed0 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e057      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0x478>
 8001c5e:	e04f      	b.n	8001d00 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0b      	ldr	r2, [pc, #44]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c6c:	f7ff f930 	bl	8000ed0 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c74:	f7ff f92c 	bl	8000ed0 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e03d      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c86:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4ac>
 8001c92:	e035      	b.n	8001d00 <HAL_RCC_OscConfig+0x538>
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <HAL_RCC_OscConfig+0x544>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d028      	beq.n	8001cfc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d121      	bne.n	8001cfc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d11a      	bne.n	8001cfc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ccc:	4013      	ands	r3, r2
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cd2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d111      	bne.n	8001cfc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce2:	085b      	lsrs	r3, r3, #1
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d107      	bne.n	8001cfc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d001      	beq.n	8001d00 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e000      	b.n	8001d02 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40023800 	.word	0x40023800

08001d10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e0d0      	b.n	8001eca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d28:	4b6a      	ldr	r3, [pc, #424]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 030f 	and.w	r3, r3, #15
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d910      	bls.n	8001d58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d36:	4b67      	ldr	r3, [pc, #412]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f023 020f 	bic.w	r2, r3, #15
 8001d3e:	4965      	ldr	r1, [pc, #404]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d46:	4b63      	ldr	r3, [pc, #396]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d001      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e0b8      	b.n	8001eca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d020      	beq.n	8001da6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d005      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d70:	4b59      	ldr	r3, [pc, #356]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	4a58      	ldr	r2, [pc, #352]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d88:	4b53      	ldr	r3, [pc, #332]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	4a52      	ldr	r2, [pc, #328]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d94:	4b50      	ldr	r3, [pc, #320]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	494d      	ldr	r1, [pc, #308]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001da2:	4313      	orrs	r3, r2
 8001da4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d040      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d107      	bne.n	8001dca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dba:	4b47      	ldr	r3, [pc, #284]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d115      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e07f      	b.n	8001eca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d107      	bne.n	8001de2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd2:	4b41      	ldr	r3, [pc, #260]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d109      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e073      	b.n	8001eca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de2:	4b3d      	ldr	r3, [pc, #244]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e06b      	b.n	8001eca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001df2:	4b39      	ldr	r3, [pc, #228]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f023 0203 	bic.w	r2, r3, #3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	4936      	ldr	r1, [pc, #216]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e04:	f7ff f864 	bl	8000ed0 <HAL_GetTick>
 8001e08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0a:	e00a      	b.n	8001e22 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e0c:	f7ff f860 	bl	8000ed0 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e053      	b.n	8001eca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e22:	4b2d      	ldr	r3, [pc, #180]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 020c 	and.w	r2, r3, #12
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d1eb      	bne.n	8001e0c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e34:	4b27      	ldr	r3, [pc, #156]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 030f 	and.w	r3, r3, #15
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d210      	bcs.n	8001e64 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e42:	4b24      	ldr	r3, [pc, #144]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f023 020f 	bic.w	r2, r3, #15
 8001e4a:	4922      	ldr	r1, [pc, #136]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e52:	4b20      	ldr	r3, [pc, #128]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d001      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e032      	b.n	8001eca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0304 	and.w	r3, r3, #4
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d008      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e70:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	4916      	ldr	r1, [pc, #88]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0308 	and.w	r3, r3, #8
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d009      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e8e:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	490e      	ldr	r1, [pc, #56]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ea2:	f000 f821 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 8001ea6:	4601      	mov	r1, r0
 8001ea8:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	091b      	lsrs	r3, r3, #4
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <HAL_RCC_ClockConfig+0x1cc>)
 8001eb4:	5cd3      	ldrb	r3, [r2, r3]
 8001eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8001eba:	4a09      	ldr	r2, [pc, #36]	; (8001ee0 <HAL_RCC_ClockConfig+0x1d0>)
 8001ebc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ebe:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <HAL_RCC_ClockConfig+0x1d4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7fe fea8 	bl	8000c18 <HAL_InitTick>

  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40023c00 	.word	0x40023c00
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	08007318 	.word	0x08007318
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	20000004 	.word	0x20000004

08001ee8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	607b      	str	r3, [r7, #4]
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001efe:	4b63      	ldr	r3, [pc, #396]	; (800208c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d007      	beq.n	8001f1a <HAL_RCC_GetSysClockFreq+0x32>
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d008      	beq.n	8001f20 <HAL_RCC_GetSysClockFreq+0x38>
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f040 80b4 	bne.w	800207c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f14:	4b5e      	ldr	r3, [pc, #376]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001f16:	60bb      	str	r3, [r7, #8]
      break;
 8001f18:	e0b3      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f1a:	4b5e      	ldr	r3, [pc, #376]	; (8002094 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001f1c:	60bb      	str	r3, [r7, #8]
      break;
 8001f1e:	e0b0      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f20:	4b5a      	ldr	r3, [pc, #360]	; (800208c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f28:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001f2a:	4b58      	ldr	r3, [pc, #352]	; (800208c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d04a      	beq.n	8001fcc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f36:	4b55      	ldr	r3, [pc, #340]	; (800208c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	099b      	lsrs	r3, r3, #6
 8001f3c:	f04f 0400 	mov.w	r4, #0
 8001f40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f44:	f04f 0200 	mov.w	r2, #0
 8001f48:	ea03 0501 	and.w	r5, r3, r1
 8001f4c:	ea04 0602 	and.w	r6, r4, r2
 8001f50:	4629      	mov	r1, r5
 8001f52:	4632      	mov	r2, r6
 8001f54:	f04f 0300 	mov.w	r3, #0
 8001f58:	f04f 0400 	mov.w	r4, #0
 8001f5c:	0154      	lsls	r4, r2, #5
 8001f5e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f62:	014b      	lsls	r3, r1, #5
 8001f64:	4619      	mov	r1, r3
 8001f66:	4622      	mov	r2, r4
 8001f68:	1b49      	subs	r1, r1, r5
 8001f6a:	eb62 0206 	sbc.w	r2, r2, r6
 8001f6e:	f04f 0300 	mov.w	r3, #0
 8001f72:	f04f 0400 	mov.w	r4, #0
 8001f76:	0194      	lsls	r4, r2, #6
 8001f78:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001f7c:	018b      	lsls	r3, r1, #6
 8001f7e:	1a5b      	subs	r3, r3, r1
 8001f80:	eb64 0402 	sbc.w	r4, r4, r2
 8001f84:	f04f 0100 	mov.w	r1, #0
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	00e2      	lsls	r2, r4, #3
 8001f8e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001f92:	00d9      	lsls	r1, r3, #3
 8001f94:	460b      	mov	r3, r1
 8001f96:	4614      	mov	r4, r2
 8001f98:	195b      	adds	r3, r3, r5
 8001f9a:	eb44 0406 	adc.w	r4, r4, r6
 8001f9e:	f04f 0100 	mov.w	r1, #0
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	0262      	lsls	r2, r4, #9
 8001fa8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001fac:	0259      	lsls	r1, r3, #9
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4614      	mov	r4, r2
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	4621      	mov	r1, r4
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f04f 0400 	mov.w	r4, #0
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4623      	mov	r3, r4
 8001fc0:	f7fe f926 	bl	8000210 <__aeabi_uldivmod>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	460c      	mov	r4, r1
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	e049      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fcc:	4b2f      	ldr	r3, [pc, #188]	; (800208c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	099b      	lsrs	r3, r3, #6
 8001fd2:	f04f 0400 	mov.w	r4, #0
 8001fd6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	ea03 0501 	and.w	r5, r3, r1
 8001fe2:	ea04 0602 	and.w	r6, r4, r2
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	4632      	mov	r2, r6
 8001fea:	f04f 0300 	mov.w	r3, #0
 8001fee:	f04f 0400 	mov.w	r4, #0
 8001ff2:	0154      	lsls	r4, r2, #5
 8001ff4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ff8:	014b      	lsls	r3, r1, #5
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4622      	mov	r2, r4
 8001ffe:	1b49      	subs	r1, r1, r5
 8002000:	eb62 0206 	sbc.w	r2, r2, r6
 8002004:	f04f 0300 	mov.w	r3, #0
 8002008:	f04f 0400 	mov.w	r4, #0
 800200c:	0194      	lsls	r4, r2, #6
 800200e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002012:	018b      	lsls	r3, r1, #6
 8002014:	1a5b      	subs	r3, r3, r1
 8002016:	eb64 0402 	sbc.w	r4, r4, r2
 800201a:	f04f 0100 	mov.w	r1, #0
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	00e2      	lsls	r2, r4, #3
 8002024:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002028:	00d9      	lsls	r1, r3, #3
 800202a:	460b      	mov	r3, r1
 800202c:	4614      	mov	r4, r2
 800202e:	195b      	adds	r3, r3, r5
 8002030:	eb44 0406 	adc.w	r4, r4, r6
 8002034:	f04f 0100 	mov.w	r1, #0
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	02a2      	lsls	r2, r4, #10
 800203e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002042:	0299      	lsls	r1, r3, #10
 8002044:	460b      	mov	r3, r1
 8002046:	4614      	mov	r4, r2
 8002048:	4618      	mov	r0, r3
 800204a:	4621      	mov	r1, r4
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f04f 0400 	mov.w	r4, #0
 8002052:	461a      	mov	r2, r3
 8002054:	4623      	mov	r3, r4
 8002056:	f7fe f8db 	bl	8000210 <__aeabi_uldivmod>
 800205a:	4603      	mov	r3, r0
 800205c:	460c      	mov	r4, r1
 800205e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002060:	4b0a      	ldr	r3, [pc, #40]	; (800208c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	0c1b      	lsrs	r3, r3, #16
 8002066:	f003 0303 	and.w	r3, r3, #3
 800206a:	3301      	adds	r3, #1
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	fbb2 f3f3 	udiv	r3, r2, r3
 8002078:	60bb      	str	r3, [r7, #8]
      break;
 800207a:	e002      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800207c:	4b04      	ldr	r3, [pc, #16]	; (8002090 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800207e:	60bb      	str	r3, [r7, #8]
      break;
 8002080:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002082:	68bb      	ldr	r3, [r7, #8]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800208c:	40023800 	.word	0x40023800
 8002090:	00f42400 	.word	0x00f42400
 8002094:	007a1200 	.word	0x007a1200

08002098 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <HAL_RCC_GetHCLKFreq+0x14>)
 800209e:	681b      	ldr	r3, [r3, #0]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	20000000 	.word	0x20000000

080020b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020b4:	f7ff fff0 	bl	8002098 <HAL_RCC_GetHCLKFreq>
 80020b8:	4601      	mov	r1, r0
 80020ba:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	0a9b      	lsrs	r3, r3, #10
 80020c0:	f003 0307 	and.w	r3, r3, #7
 80020c4:	4a03      	ldr	r2, [pc, #12]	; (80020d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020c6:	5cd3      	ldrb	r3, [r2, r3]
 80020c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40023800 	.word	0x40023800
 80020d4:	08007328 	.word	0x08007328

080020d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020dc:	f7ff ffdc 	bl	8002098 <HAL_RCC_GetHCLKFreq>
 80020e0:	4601      	mov	r1, r0
 80020e2:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	0b5b      	lsrs	r3, r3, #13
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	4a03      	ldr	r2, [pc, #12]	; (80020fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80020ee:	5cd3      	ldrb	r3, [r2, r3]
 80020f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40023800 	.word	0x40023800
 80020fc:	08007328 	.word	0x08007328

08002100 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	220f      	movs	r2, #15
 800210e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002110:	4b12      	ldr	r3, [pc, #72]	; (800215c <HAL_RCC_GetClockConfig+0x5c>)
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f003 0203 	and.w	r2, r3, #3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800211c:	4b0f      	ldr	r3, [pc, #60]	; (800215c <HAL_RCC_GetClockConfig+0x5c>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002128:	4b0c      	ldr	r3, [pc, #48]	; (800215c <HAL_RCC_GetClockConfig+0x5c>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002134:	4b09      	ldr	r3, [pc, #36]	; (800215c <HAL_RCC_GetClockConfig+0x5c>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	08db      	lsrs	r3, r3, #3
 800213a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002142:	4b07      	ldr	r3, [pc, #28]	; (8002160 <HAL_RCC_GetClockConfig+0x60>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 020f 	and.w	r2, r3, #15
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	601a      	str	r2, [r3, #0]
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800
 8002160:	40023c00 	.word	0x40023c00

08002164 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b088      	sub	sp, #32
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002170:	2300      	movs	r3, #0
 8002172:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	2b00      	cmp	r3, #0
 800218a:	d012      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800218c:	4b69      	ldr	r3, [pc, #420]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	4a68      	ldr	r2, [pc, #416]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002192:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002196:	6093      	str	r3, [r2, #8]
 8002198:	4b66      	ldr	r3, [pc, #408]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a0:	4964      	ldr	r1, [pc, #400]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80021ae:	2301      	movs	r3, #1
 80021b0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d017      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021be:	4b5d      	ldr	r3, [pc, #372]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021cc:	4959      	ldr	r1, [pc, #356]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021dc:	d101      	bne.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80021de:	2301      	movs	r3, #1
 80021e0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80021ea:	2301      	movs	r3, #1
 80021ec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d017      	beq.n	800222a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021fa:	4b4e      	ldr	r3, [pc, #312]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002200:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	494a      	ldr	r1, [pc, #296]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800220a:	4313      	orrs	r3, r2
 800220c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002214:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002218:	d101      	bne.n	800221e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800221a:	2301      	movs	r3, #1
 800221c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002226:	2301      	movs	r3, #1
 8002228:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002236:	2301      	movs	r3, #1
 8002238:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0320 	and.w	r3, r3, #32
 8002242:	2b00      	cmp	r3, #0
 8002244:	f000 808b 	beq.w	800235e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002248:	4b3a      	ldr	r3, [pc, #232]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800224a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224c:	4a39      	ldr	r2, [pc, #228]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800224e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002252:	6413      	str	r3, [r2, #64]	; 0x40
 8002254:	4b37      	ldr	r3, [pc, #220]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002260:	4b35      	ldr	r3, [pc, #212]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a34      	ldr	r2, [pc, #208]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002266:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800226a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800226c:	f7fe fe30 	bl	8000ed0 <HAL_GetTick>
 8002270:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002274:	f7fe fe2c 	bl	8000ed0 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b64      	cmp	r3, #100	; 0x64
 8002280:	d901      	bls.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e357      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002286:	4b2c      	ldr	r3, [pc, #176]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228e:	2b00      	cmp	r3, #0
 8002290:	d0f0      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002292:	4b28      	ldr	r3, [pc, #160]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002296:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800229a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d035      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d02e      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022b0:	4b20      	ldr	r3, [pc, #128]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022b8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022ba:	4b1e      	ldr	r3, [pc, #120]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022be:	4a1d      	ldr	r2, [pc, #116]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022c6:	4b1b      	ldr	r3, [pc, #108]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ca:	4a1a      	ldr	r2, [pc, #104]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80022d2:	4a18      	ldr	r2, [pc, #96]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80022d8:	4b16      	ldr	r3, [pc, #88]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d114      	bne.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7fe fdf4 	bl	8000ed0 <HAL_GetTick>
 80022e8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ea:	e00a      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022ec:	f7fe fdf0 	bl	8000ed0 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d901      	bls.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e319      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002302:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0ee      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002316:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800231a:	d111      	bne.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800231c:	4b05      	ldr	r3, [pc, #20]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002328:	4b04      	ldr	r3, [pc, #16]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800232a:	400b      	ands	r3, r1
 800232c:	4901      	ldr	r1, [pc, #4]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800232e:	4313      	orrs	r3, r2
 8002330:	608b      	str	r3, [r1, #8]
 8002332:	e00b      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002334:	40023800 	.word	0x40023800
 8002338:	40007000 	.word	0x40007000
 800233c:	0ffffcff 	.word	0x0ffffcff
 8002340:	4bb1      	ldr	r3, [pc, #708]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	4ab0      	ldr	r2, [pc, #704]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002346:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800234a:	6093      	str	r3, [r2, #8]
 800234c:	4bae      	ldr	r3, [pc, #696]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800234e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002358:	49ab      	ldr	r1, [pc, #684]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800235a:	4313      	orrs	r3, r2
 800235c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0310 	and.w	r3, r3, #16
 8002366:	2b00      	cmp	r3, #0
 8002368:	d010      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800236a:	4ba7      	ldr	r3, [pc, #668]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800236c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002370:	4aa5      	ldr	r2, [pc, #660]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002372:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002376:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800237a:	4ba3      	ldr	r3, [pc, #652]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800237c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002384:	49a0      	ldr	r1, [pc, #640]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002386:	4313      	orrs	r3, r2
 8002388:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d00a      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002398:	4b9b      	ldr	r3, [pc, #620]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800239a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023a6:	4998      	ldr	r1, [pc, #608]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00a      	beq.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023ba:	4b93      	ldr	r3, [pc, #588]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80023c8:	498f      	ldr	r1, [pc, #572]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00a      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023dc:	4b8a      	ldr	r3, [pc, #552]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023ea:	4987      	ldr	r1, [pc, #540]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00a      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023fe:	4b82      	ldr	r3, [pc, #520]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002404:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240c:	497e      	ldr	r1, [pc, #504]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800240e:	4313      	orrs	r3, r2
 8002410:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00a      	beq.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002420:	4b79      	ldr	r3, [pc, #484]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002426:	f023 0203 	bic.w	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	4976      	ldr	r1, [pc, #472]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002430:	4313      	orrs	r3, r2
 8002432:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800243e:	2b00      	cmp	r3, #0
 8002440:	d00a      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002442:	4b71      	ldr	r3, [pc, #452]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002448:	f023 020c 	bic.w	r2, r3, #12
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002450:	496d      	ldr	r1, [pc, #436]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002452:	4313      	orrs	r3, r2
 8002454:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00a      	beq.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002464:	4b68      	ldr	r3, [pc, #416]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800246a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002472:	4965      	ldr	r1, [pc, #404]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002474:	4313      	orrs	r3, r2
 8002476:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00a      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002486:	4b60      	ldr	r3, [pc, #384]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800248c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002494:	495c      	ldr	r1, [pc, #368]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002496:	4313      	orrs	r3, r2
 8002498:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d00a      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80024a8:	4b57      	ldr	r3, [pc, #348]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b6:	4954      	ldr	r1, [pc, #336]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00a      	beq.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80024ca:	4b4f      	ldr	r3, [pc, #316]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d8:	494b      	ldr	r1, [pc, #300]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00a      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80024ec:	4b46      	ldr	r3, [pc, #280]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024f2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fa:	4943      	ldr	r1, [pc, #268]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d00a      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800250e:	4b3e      	ldr	r3, [pc, #248]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002514:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800251c:	493a      	ldr	r1, [pc, #232]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800251e:	4313      	orrs	r3, r2
 8002520:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00a      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002530:	4b35      	ldr	r3, [pc, #212]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002536:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800253e:	4932      	ldr	r1, [pc, #200]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002540:	4313      	orrs	r3, r2
 8002542:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d011      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002552:	4b2d      	ldr	r3, [pc, #180]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002558:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002560:	4929      	ldr	r1, [pc, #164]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002562:	4313      	orrs	r3, r2
 8002564:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800256c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002570:	d101      	bne.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002572:	2301      	movs	r3, #1
 8002574:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002582:	2301      	movs	r3, #1
 8002584:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00a      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002592:	4b1d      	ldr	r3, [pc, #116]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002598:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025a0:	4919      	ldr	r1, [pc, #100]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00b      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80025b4:	4b14      	ldr	r3, [pc, #80]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80025b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ba:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025c4:	4910      	ldr	r1, [pc, #64]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d006      	beq.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 80d9 	beq.w	8002792 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80025e0:	4b09      	ldr	r3, [pc, #36]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a08      	ldr	r2, [pc, #32]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80025e6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80025ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025ec:	f7fe fc70 	bl	8000ed0 <HAL_GetTick>
 80025f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025f2:	e00b      	b.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80025f4:	f7fe fc6c 	bl	8000ed0 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	; 0x64
 8002600:	d904      	bls.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e197      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002606:	bf00      	nop
 8002608:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800260c:	4b6c      	ldr	r3, [pc, #432]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1ed      	bne.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	2b00      	cmp	r3, #0
 8002622:	d021      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002628:	2b00      	cmp	r3, #0
 800262a:	d11d      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800262c:	4b64      	ldr	r3, [pc, #400]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800262e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002632:	0c1b      	lsrs	r3, r3, #16
 8002634:	f003 0303 	and.w	r3, r3, #3
 8002638:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800263a:	4b61      	ldr	r3, [pc, #388]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800263c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002640:	0e1b      	lsrs	r3, r3, #24
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	019a      	lsls	r2, r3, #6
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	041b      	lsls	r3, r3, #16
 8002652:	431a      	orrs	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	061b      	lsls	r3, r3, #24
 8002658:	431a      	orrs	r2, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	071b      	lsls	r3, r3, #28
 8002660:	4957      	ldr	r1, [pc, #348]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002662:	4313      	orrs	r3, r2
 8002664:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d004      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002678:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800267c:	d00a      	beq.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002686:	2b00      	cmp	r3, #0
 8002688:	d02e      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002692:	d129      	bne.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002694:	4b4a      	ldr	r3, [pc, #296]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002696:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800269a:	0c1b      	lsrs	r3, r3, #16
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80026a2:	4b47      	ldr	r3, [pc, #284]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026a8:	0f1b      	lsrs	r3, r3, #28
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	019a      	lsls	r2, r3, #6
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	041b      	lsls	r3, r3, #16
 80026ba:	431a      	orrs	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	061b      	lsls	r3, r3, #24
 80026c2:	431a      	orrs	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	071b      	lsls	r3, r3, #28
 80026c8:	493d      	ldr	r1, [pc, #244]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80026d0:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026d6:	f023 021f 	bic.w	r2, r3, #31
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026de:	3b01      	subs	r3, #1
 80026e0:	4937      	ldr	r1, [pc, #220]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d01d      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80026f4:	4b32      	ldr	r3, [pc, #200]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026fa:	0e1b      	lsrs	r3, r3, #24
 80026fc:	f003 030f 	and.w	r3, r3, #15
 8002700:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002702:	4b2f      	ldr	r3, [pc, #188]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002708:	0f1b      	lsrs	r3, r3, #28
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	019a      	lsls	r2, r3, #6
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	041b      	lsls	r3, r3, #16
 800271c:	431a      	orrs	r2, r3
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	061b      	lsls	r3, r3, #24
 8002722:	431a      	orrs	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	071b      	lsls	r3, r3, #28
 8002728:	4925      	ldr	r1, [pc, #148]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800272a:	4313      	orrs	r3, r2
 800272c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d011      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	019a      	lsls	r2, r3, #6
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	041b      	lsls	r3, r3, #16
 8002748:	431a      	orrs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	061b      	lsls	r3, r3, #24
 8002750:	431a      	orrs	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	071b      	lsls	r3, r3, #28
 8002758:	4919      	ldr	r1, [pc, #100]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800275a:	4313      	orrs	r3, r2
 800275c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002760:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a16      	ldr	r2, [pc, #88]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002766:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800276a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800276c:	f7fe fbb0 	bl	8000ed0 <HAL_GetTick>
 8002770:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002772:	e008      	b.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002774:	f7fe fbac 	bl	8000ed0 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b64      	cmp	r3, #100	; 0x64
 8002780:	d901      	bls.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e0d7      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002786:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f0      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	2b01      	cmp	r3, #1
 8002796:	f040 80cd 	bne.w	8002934 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800279a:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a08      	ldr	r2, [pc, #32]	; (80027c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80027a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a6:	f7fe fb93 	bl	8000ed0 <HAL_GetTick>
 80027aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80027ac:	e00a      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80027ae:	f7fe fb8f 	bl	8000ed0 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b64      	cmp	r3, #100	; 0x64
 80027ba:	d903      	bls.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e0ba      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80027c0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80027c4:	4b5e      	ldr	r3, [pc, #376]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027d0:	d0ed      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d009      	beq.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d02e      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d12a      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80027fa:	4b51      	ldr	r3, [pc, #324]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80027fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002800:	0c1b      	lsrs	r3, r3, #16
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002808:	4b4d      	ldr	r3, [pc, #308]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800280a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800280e:	0f1b      	lsrs	r3, r3, #28
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	019a      	lsls	r2, r3, #6
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	041b      	lsls	r3, r3, #16
 8002820:	431a      	orrs	r2, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	061b      	lsls	r3, r3, #24
 8002828:	431a      	orrs	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	071b      	lsls	r3, r3, #28
 800282e:	4944      	ldr	r1, [pc, #272]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002830:	4313      	orrs	r3, r2
 8002832:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002836:	4b42      	ldr	r3, [pc, #264]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002838:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800283c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	3b01      	subs	r3, #1
 8002846:	021b      	lsls	r3, r3, #8
 8002848:	493d      	ldr	r1, [pc, #244]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800284a:	4313      	orrs	r3, r2
 800284c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d022      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002860:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002864:	d11d      	bne.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002866:	4b36      	ldr	r3, [pc, #216]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800286c:	0e1b      	lsrs	r3, r3, #24
 800286e:	f003 030f 	and.w	r3, r3, #15
 8002872:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002874:	4b32      	ldr	r3, [pc, #200]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287a:	0f1b      	lsrs	r3, r3, #28
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	019a      	lsls	r2, r3, #6
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	041b      	lsls	r3, r3, #16
 800288e:	431a      	orrs	r2, r3
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	061b      	lsls	r3, r3, #24
 8002894:	431a      	orrs	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	071b      	lsls	r3, r3, #28
 800289a:	4929      	ldr	r1, [pc, #164]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800289c:	4313      	orrs	r3, r2
 800289e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0308 	and.w	r3, r3, #8
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d028      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80028ae:	4b24      	ldr	r3, [pc, #144]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028b4:	0e1b      	lsrs	r3, r3, #24
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80028bc:	4b20      	ldr	r3, [pc, #128]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c2:	0c1b      	lsrs	r3, r3, #16
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	019a      	lsls	r2, r3, #6
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	041b      	lsls	r3, r3, #16
 80028d4:	431a      	orrs	r2, r3
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	061b      	lsls	r3, r3, #24
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	071b      	lsls	r3, r3, #28
 80028e2:	4917      	ldr	r1, [pc, #92]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80028ea:	4b15      	ldr	r3, [pc, #84]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f8:	4911      	ldr	r1, [pc, #68]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002900:	4b0f      	ldr	r3, [pc, #60]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a0e      	ldr	r2, [pc, #56]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002906:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800290a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800290c:	f7fe fae0 	bl	8000ed0 <HAL_GetTick>
 8002910:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002914:	f7fe fadc 	bl	8000ed0 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	; 0x64
 8002920:	d901      	bls.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e007      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002926:	4b06      	ldr	r3, [pc, #24]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800292e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002932:	d1ef      	bne.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3720      	adds	r7, #32
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40023800 	.word	0x40023800

08002944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e049      	b.n	80029ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d106      	bne.n	8002970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f841 	bl	80029f2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2202      	movs	r2, #2
 8002974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3304      	adds	r3, #4
 8002980:	4619      	mov	r1, r3
 8002982:	4610      	mov	r0, r2
 8002984:	f000 fa00 	bl	8002d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d001      	beq.n	8002a20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e054      	b.n	8002aca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2202      	movs	r2, #2
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68da      	ldr	r2, [r3, #12]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0201 	orr.w	r2, r2, #1
 8002a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a26      	ldr	r2, [pc, #152]	; (8002ad8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d022      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a4a:	d01d      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a22      	ldr	r2, [pc, #136]	; (8002adc <HAL_TIM_Base_Start_IT+0xd4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d018      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a21      	ldr	r2, [pc, #132]	; (8002ae0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d013      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a1f      	ldr	r2, [pc, #124]	; (8002ae4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00e      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1e      	ldr	r2, [pc, #120]	; (8002ae8 <HAL_TIM_Base_Start_IT+0xe0>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d009      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a1c      	ldr	r2, [pc, #112]	; (8002aec <HAL_TIM_Base_Start_IT+0xe4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d004      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x80>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a1b      	ldr	r2, [pc, #108]	; (8002af0 <HAL_TIM_Base_Start_IT+0xe8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d115      	bne.n	8002ab4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689a      	ldr	r2, [r3, #8]
 8002a8e:	4b19      	ldr	r3, [pc, #100]	; (8002af4 <HAL_TIM_Base_Start_IT+0xec>)
 8002a90:	4013      	ands	r3, r2
 8002a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	d015      	beq.n	8002ac6 <HAL_TIM_Base_Start_IT+0xbe>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aa0:	d011      	beq.n	8002ac6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f042 0201 	orr.w	r2, r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab2:	e008      	b.n	8002ac6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 0201 	orr.w	r2, r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	e000      	b.n	8002ac8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ac6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40010000 	.word	0x40010000
 8002adc:	40000400 	.word	0x40000400
 8002ae0:	40000800 	.word	0x40000800
 8002ae4:	40000c00 	.word	0x40000c00
 8002ae8:	40010400 	.word	0x40010400
 8002aec:	40014000 	.word	0x40014000
 8002af0:	40001800 	.word	0x40001800
 8002af4:	00010007 	.word	0x00010007

08002af8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d122      	bne.n	8002b54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d11b      	bne.n	8002b54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f06f 0202 	mvn.w	r2, #2
 8002b24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f003 0303 	and.w	r3, r3, #3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f905 	bl	8002d4a <HAL_TIM_IC_CaptureCallback>
 8002b40:	e005      	b.n	8002b4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 f8f7 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 f908 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d122      	bne.n	8002ba8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d11b      	bne.n	8002ba8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f06f 0204 	mvn.w	r2, #4
 8002b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f8db 	bl	8002d4a <HAL_TIM_IC_CaptureCallback>
 8002b94:	e005      	b.n	8002ba2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f000 f8cd 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 f8de 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	f003 0308 	and.w	r3, r3, #8
 8002bb2:	2b08      	cmp	r3, #8
 8002bb4:	d122      	bne.n	8002bfc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d11b      	bne.n	8002bfc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f06f 0208 	mvn.w	r2, #8
 8002bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2204      	movs	r2, #4
 8002bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f8b1 	bl	8002d4a <HAL_TIM_IC_CaptureCallback>
 8002be8:	e005      	b.n	8002bf6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f8a3 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f000 f8b4 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	f003 0310 	and.w	r3, r3, #16
 8002c06:	2b10      	cmp	r3, #16
 8002c08:	d122      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f003 0310 	and.w	r3, r3, #16
 8002c14:	2b10      	cmp	r3, #16
 8002c16:	d11b      	bne.n	8002c50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f06f 0210 	mvn.w	r2, #16
 8002c20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2208      	movs	r2, #8
 8002c26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f887 	bl	8002d4a <HAL_TIM_IC_CaptureCallback>
 8002c3c:	e005      	b.n	8002c4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f879 	bl	8002d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f88a 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d10e      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d107      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0201 	mvn.w	r2, #1
 8002c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7fd fef0 	bl	8000a5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c86:	2b80      	cmp	r3, #128	; 0x80
 8002c88:	d10e      	bne.n	8002ca8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c94:	2b80      	cmp	r3, #128	; 0x80
 8002c96:	d107      	bne.n	8002ca8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 f91a 	bl	8002edc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cb6:	d10e      	bne.n	8002cd6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc2:	2b80      	cmp	r3, #128	; 0x80
 8002cc4:	d107      	bne.n	8002cd6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002cce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f000 f90d 	bl	8002ef0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ce0:	2b40      	cmp	r3, #64	; 0x40
 8002ce2:	d10e      	bne.n	8002d02 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cee:	2b40      	cmp	r3, #64	; 0x40
 8002cf0:	d107      	bne.n	8002d02 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f838 	bl	8002d72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b20      	cmp	r3, #32
 8002d0e:	d10e      	bne.n	8002d2e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	f003 0320 	and.w	r3, r3, #32
 8002d1a:	2b20      	cmp	r3, #32
 8002d1c:	d107      	bne.n	8002d2e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f06f 0220 	mvn.w	r2, #32
 8002d26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 f8cd 	bl	8002ec8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d52:	bf00      	nop
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr

08002d5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b083      	sub	sp, #12
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d7a:	bf00      	nop
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a40      	ldr	r2, [pc, #256]	; (8002e9c <TIM_Base_SetConfig+0x114>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d013      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da6:	d00f      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a3d      	ldr	r2, [pc, #244]	; (8002ea0 <TIM_Base_SetConfig+0x118>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d00b      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a3c      	ldr	r2, [pc, #240]	; (8002ea4 <TIM_Base_SetConfig+0x11c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d007      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a3b      	ldr	r2, [pc, #236]	; (8002ea8 <TIM_Base_SetConfig+0x120>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d003      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a3a      	ldr	r2, [pc, #232]	; (8002eac <TIM_Base_SetConfig+0x124>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d108      	bne.n	8002dda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a2f      	ldr	r2, [pc, #188]	; (8002e9c <TIM_Base_SetConfig+0x114>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d02b      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002de8:	d027      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a2c      	ldr	r2, [pc, #176]	; (8002ea0 <TIM_Base_SetConfig+0x118>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d023      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a2b      	ldr	r2, [pc, #172]	; (8002ea4 <TIM_Base_SetConfig+0x11c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d01f      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a2a      	ldr	r2, [pc, #168]	; (8002ea8 <TIM_Base_SetConfig+0x120>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d01b      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a29      	ldr	r2, [pc, #164]	; (8002eac <TIM_Base_SetConfig+0x124>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d017      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a28      	ldr	r2, [pc, #160]	; (8002eb0 <TIM_Base_SetConfig+0x128>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d013      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a27      	ldr	r2, [pc, #156]	; (8002eb4 <TIM_Base_SetConfig+0x12c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d00f      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a26      	ldr	r2, [pc, #152]	; (8002eb8 <TIM_Base_SetConfig+0x130>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d00b      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a25      	ldr	r2, [pc, #148]	; (8002ebc <TIM_Base_SetConfig+0x134>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d007      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a24      	ldr	r2, [pc, #144]	; (8002ec0 <TIM_Base_SetConfig+0x138>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d003      	beq.n	8002e3a <TIM_Base_SetConfig+0xb2>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a23      	ldr	r2, [pc, #140]	; (8002ec4 <TIM_Base_SetConfig+0x13c>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d108      	bne.n	8002e4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	689a      	ldr	r2, [r3, #8]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a0a      	ldr	r2, [pc, #40]	; (8002e9c <TIM_Base_SetConfig+0x114>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d003      	beq.n	8002e80 <TIM_Base_SetConfig+0xf8>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a0c      	ldr	r2, [pc, #48]	; (8002eac <TIM_Base_SetConfig+0x124>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d103      	bne.n	8002e88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	691a      	ldr	r2, [r3, #16]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	615a      	str	r2, [r3, #20]
}
 8002e8e:	bf00      	nop
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	40000400 	.word	0x40000400
 8002ea4:	40000800 	.word	0x40000800
 8002ea8:	40000c00 	.word	0x40000c00
 8002eac:	40010400 	.word	0x40010400
 8002eb0:	40014000 	.word	0x40014000
 8002eb4:	40014400 	.word	0x40014400
 8002eb8:	40014800 	.word	0x40014800
 8002ebc:	40001800 	.word	0x40001800
 8002ec0:	40001c00 	.word	0x40001c00
 8002ec4:	40002000 	.word	0x40002000

08002ec8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e040      	b.n	8002f98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d106      	bne.n	8002f2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7fd fdd6 	bl	8000ad8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2224      	movs	r2, #36	; 0x24
 8002f30:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0201 	bic.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f82c 	bl	8002fa0 <UART_SetConfig>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d101      	bne.n	8002f52 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e022      	b.n	8002f98 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d002      	beq.n	8002f60 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 fa80 	bl	8003460 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0201 	orr.w	r2, r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 fb07 	bl	80035a4 <UART_CheckIdleState>
 8002f96:	4603      	mov	r3, r0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b088      	sub	sp, #32
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	4bb1      	ldr	r3, [pc, #708]	; (8003290 <UART_SetConfig+0x2f0>)
 8002fcc:	4013      	ands	r3, r2
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6812      	ldr	r2, [r2, #0]
 8002fd2:	6979      	ldr	r1, [r7, #20]
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	430a      	orrs	r2, r1
 8003010:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a9f      	ldr	r2, [pc, #636]	; (8003294 <UART_SetConfig+0x2f4>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d121      	bne.n	8003060 <UART_SetConfig+0xc0>
 800301c:	4b9e      	ldr	r3, [pc, #632]	; (8003298 <UART_SetConfig+0x2f8>)
 800301e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003022:	f003 0303 	and.w	r3, r3, #3
 8003026:	2b03      	cmp	r3, #3
 8003028:	d816      	bhi.n	8003058 <UART_SetConfig+0xb8>
 800302a:	a201      	add	r2, pc, #4	; (adr r2, 8003030 <UART_SetConfig+0x90>)
 800302c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003030:	08003041 	.word	0x08003041
 8003034:	0800304d 	.word	0x0800304d
 8003038:	08003047 	.word	0x08003047
 800303c:	08003053 	.word	0x08003053
 8003040:	2301      	movs	r3, #1
 8003042:	77fb      	strb	r3, [r7, #31]
 8003044:	e151      	b.n	80032ea <UART_SetConfig+0x34a>
 8003046:	2302      	movs	r3, #2
 8003048:	77fb      	strb	r3, [r7, #31]
 800304a:	e14e      	b.n	80032ea <UART_SetConfig+0x34a>
 800304c:	2304      	movs	r3, #4
 800304e:	77fb      	strb	r3, [r7, #31]
 8003050:	e14b      	b.n	80032ea <UART_SetConfig+0x34a>
 8003052:	2308      	movs	r3, #8
 8003054:	77fb      	strb	r3, [r7, #31]
 8003056:	e148      	b.n	80032ea <UART_SetConfig+0x34a>
 8003058:	2310      	movs	r3, #16
 800305a:	77fb      	strb	r3, [r7, #31]
 800305c:	bf00      	nop
 800305e:	e144      	b.n	80032ea <UART_SetConfig+0x34a>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a8d      	ldr	r2, [pc, #564]	; (800329c <UART_SetConfig+0x2fc>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d134      	bne.n	80030d4 <UART_SetConfig+0x134>
 800306a:	4b8b      	ldr	r3, [pc, #556]	; (8003298 <UART_SetConfig+0x2f8>)
 800306c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003070:	f003 030c 	and.w	r3, r3, #12
 8003074:	2b0c      	cmp	r3, #12
 8003076:	d829      	bhi.n	80030cc <UART_SetConfig+0x12c>
 8003078:	a201      	add	r2, pc, #4	; (adr r2, 8003080 <UART_SetConfig+0xe0>)
 800307a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800307e:	bf00      	nop
 8003080:	080030b5 	.word	0x080030b5
 8003084:	080030cd 	.word	0x080030cd
 8003088:	080030cd 	.word	0x080030cd
 800308c:	080030cd 	.word	0x080030cd
 8003090:	080030c1 	.word	0x080030c1
 8003094:	080030cd 	.word	0x080030cd
 8003098:	080030cd 	.word	0x080030cd
 800309c:	080030cd 	.word	0x080030cd
 80030a0:	080030bb 	.word	0x080030bb
 80030a4:	080030cd 	.word	0x080030cd
 80030a8:	080030cd 	.word	0x080030cd
 80030ac:	080030cd 	.word	0x080030cd
 80030b0:	080030c7 	.word	0x080030c7
 80030b4:	2300      	movs	r3, #0
 80030b6:	77fb      	strb	r3, [r7, #31]
 80030b8:	e117      	b.n	80032ea <UART_SetConfig+0x34a>
 80030ba:	2302      	movs	r3, #2
 80030bc:	77fb      	strb	r3, [r7, #31]
 80030be:	e114      	b.n	80032ea <UART_SetConfig+0x34a>
 80030c0:	2304      	movs	r3, #4
 80030c2:	77fb      	strb	r3, [r7, #31]
 80030c4:	e111      	b.n	80032ea <UART_SetConfig+0x34a>
 80030c6:	2308      	movs	r3, #8
 80030c8:	77fb      	strb	r3, [r7, #31]
 80030ca:	e10e      	b.n	80032ea <UART_SetConfig+0x34a>
 80030cc:	2310      	movs	r3, #16
 80030ce:	77fb      	strb	r3, [r7, #31]
 80030d0:	bf00      	nop
 80030d2:	e10a      	b.n	80032ea <UART_SetConfig+0x34a>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a71      	ldr	r2, [pc, #452]	; (80032a0 <UART_SetConfig+0x300>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d120      	bne.n	8003120 <UART_SetConfig+0x180>
 80030de:	4b6e      	ldr	r3, [pc, #440]	; (8003298 <UART_SetConfig+0x2f8>)
 80030e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80030e8:	2b10      	cmp	r3, #16
 80030ea:	d00f      	beq.n	800310c <UART_SetConfig+0x16c>
 80030ec:	2b10      	cmp	r3, #16
 80030ee:	d802      	bhi.n	80030f6 <UART_SetConfig+0x156>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d005      	beq.n	8003100 <UART_SetConfig+0x160>
 80030f4:	e010      	b.n	8003118 <UART_SetConfig+0x178>
 80030f6:	2b20      	cmp	r3, #32
 80030f8:	d005      	beq.n	8003106 <UART_SetConfig+0x166>
 80030fa:	2b30      	cmp	r3, #48	; 0x30
 80030fc:	d009      	beq.n	8003112 <UART_SetConfig+0x172>
 80030fe:	e00b      	b.n	8003118 <UART_SetConfig+0x178>
 8003100:	2300      	movs	r3, #0
 8003102:	77fb      	strb	r3, [r7, #31]
 8003104:	e0f1      	b.n	80032ea <UART_SetConfig+0x34a>
 8003106:	2302      	movs	r3, #2
 8003108:	77fb      	strb	r3, [r7, #31]
 800310a:	e0ee      	b.n	80032ea <UART_SetConfig+0x34a>
 800310c:	2304      	movs	r3, #4
 800310e:	77fb      	strb	r3, [r7, #31]
 8003110:	e0eb      	b.n	80032ea <UART_SetConfig+0x34a>
 8003112:	2308      	movs	r3, #8
 8003114:	77fb      	strb	r3, [r7, #31]
 8003116:	e0e8      	b.n	80032ea <UART_SetConfig+0x34a>
 8003118:	2310      	movs	r3, #16
 800311a:	77fb      	strb	r3, [r7, #31]
 800311c:	bf00      	nop
 800311e:	e0e4      	b.n	80032ea <UART_SetConfig+0x34a>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a5f      	ldr	r2, [pc, #380]	; (80032a4 <UART_SetConfig+0x304>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d120      	bne.n	800316c <UART_SetConfig+0x1cc>
 800312a:	4b5b      	ldr	r3, [pc, #364]	; (8003298 <UART_SetConfig+0x2f8>)
 800312c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003130:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003134:	2b40      	cmp	r3, #64	; 0x40
 8003136:	d00f      	beq.n	8003158 <UART_SetConfig+0x1b8>
 8003138:	2b40      	cmp	r3, #64	; 0x40
 800313a:	d802      	bhi.n	8003142 <UART_SetConfig+0x1a2>
 800313c:	2b00      	cmp	r3, #0
 800313e:	d005      	beq.n	800314c <UART_SetConfig+0x1ac>
 8003140:	e010      	b.n	8003164 <UART_SetConfig+0x1c4>
 8003142:	2b80      	cmp	r3, #128	; 0x80
 8003144:	d005      	beq.n	8003152 <UART_SetConfig+0x1b2>
 8003146:	2bc0      	cmp	r3, #192	; 0xc0
 8003148:	d009      	beq.n	800315e <UART_SetConfig+0x1be>
 800314a:	e00b      	b.n	8003164 <UART_SetConfig+0x1c4>
 800314c:	2300      	movs	r3, #0
 800314e:	77fb      	strb	r3, [r7, #31]
 8003150:	e0cb      	b.n	80032ea <UART_SetConfig+0x34a>
 8003152:	2302      	movs	r3, #2
 8003154:	77fb      	strb	r3, [r7, #31]
 8003156:	e0c8      	b.n	80032ea <UART_SetConfig+0x34a>
 8003158:	2304      	movs	r3, #4
 800315a:	77fb      	strb	r3, [r7, #31]
 800315c:	e0c5      	b.n	80032ea <UART_SetConfig+0x34a>
 800315e:	2308      	movs	r3, #8
 8003160:	77fb      	strb	r3, [r7, #31]
 8003162:	e0c2      	b.n	80032ea <UART_SetConfig+0x34a>
 8003164:	2310      	movs	r3, #16
 8003166:	77fb      	strb	r3, [r7, #31]
 8003168:	bf00      	nop
 800316a:	e0be      	b.n	80032ea <UART_SetConfig+0x34a>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a4d      	ldr	r2, [pc, #308]	; (80032a8 <UART_SetConfig+0x308>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d124      	bne.n	80031c0 <UART_SetConfig+0x220>
 8003176:	4b48      	ldr	r3, [pc, #288]	; (8003298 <UART_SetConfig+0x2f8>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003184:	d012      	beq.n	80031ac <UART_SetConfig+0x20c>
 8003186:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800318a:	d802      	bhi.n	8003192 <UART_SetConfig+0x1f2>
 800318c:	2b00      	cmp	r3, #0
 800318e:	d007      	beq.n	80031a0 <UART_SetConfig+0x200>
 8003190:	e012      	b.n	80031b8 <UART_SetConfig+0x218>
 8003192:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003196:	d006      	beq.n	80031a6 <UART_SetConfig+0x206>
 8003198:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800319c:	d009      	beq.n	80031b2 <UART_SetConfig+0x212>
 800319e:	e00b      	b.n	80031b8 <UART_SetConfig+0x218>
 80031a0:	2300      	movs	r3, #0
 80031a2:	77fb      	strb	r3, [r7, #31]
 80031a4:	e0a1      	b.n	80032ea <UART_SetConfig+0x34a>
 80031a6:	2302      	movs	r3, #2
 80031a8:	77fb      	strb	r3, [r7, #31]
 80031aa:	e09e      	b.n	80032ea <UART_SetConfig+0x34a>
 80031ac:	2304      	movs	r3, #4
 80031ae:	77fb      	strb	r3, [r7, #31]
 80031b0:	e09b      	b.n	80032ea <UART_SetConfig+0x34a>
 80031b2:	2308      	movs	r3, #8
 80031b4:	77fb      	strb	r3, [r7, #31]
 80031b6:	e098      	b.n	80032ea <UART_SetConfig+0x34a>
 80031b8:	2310      	movs	r3, #16
 80031ba:	77fb      	strb	r3, [r7, #31]
 80031bc:	bf00      	nop
 80031be:	e094      	b.n	80032ea <UART_SetConfig+0x34a>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a39      	ldr	r2, [pc, #228]	; (80032ac <UART_SetConfig+0x30c>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d124      	bne.n	8003214 <UART_SetConfig+0x274>
 80031ca:	4b33      	ldr	r3, [pc, #204]	; (8003298 <UART_SetConfig+0x2f8>)
 80031cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80031d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031d8:	d012      	beq.n	8003200 <UART_SetConfig+0x260>
 80031da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031de:	d802      	bhi.n	80031e6 <UART_SetConfig+0x246>
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d007      	beq.n	80031f4 <UART_SetConfig+0x254>
 80031e4:	e012      	b.n	800320c <UART_SetConfig+0x26c>
 80031e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ea:	d006      	beq.n	80031fa <UART_SetConfig+0x25a>
 80031ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80031f0:	d009      	beq.n	8003206 <UART_SetConfig+0x266>
 80031f2:	e00b      	b.n	800320c <UART_SetConfig+0x26c>
 80031f4:	2301      	movs	r3, #1
 80031f6:	77fb      	strb	r3, [r7, #31]
 80031f8:	e077      	b.n	80032ea <UART_SetConfig+0x34a>
 80031fa:	2302      	movs	r3, #2
 80031fc:	77fb      	strb	r3, [r7, #31]
 80031fe:	e074      	b.n	80032ea <UART_SetConfig+0x34a>
 8003200:	2304      	movs	r3, #4
 8003202:	77fb      	strb	r3, [r7, #31]
 8003204:	e071      	b.n	80032ea <UART_SetConfig+0x34a>
 8003206:	2308      	movs	r3, #8
 8003208:	77fb      	strb	r3, [r7, #31]
 800320a:	e06e      	b.n	80032ea <UART_SetConfig+0x34a>
 800320c:	2310      	movs	r3, #16
 800320e:	77fb      	strb	r3, [r7, #31]
 8003210:	bf00      	nop
 8003212:	e06a      	b.n	80032ea <UART_SetConfig+0x34a>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a25      	ldr	r2, [pc, #148]	; (80032b0 <UART_SetConfig+0x310>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d124      	bne.n	8003268 <UART_SetConfig+0x2c8>
 800321e:	4b1e      	ldr	r3, [pc, #120]	; (8003298 <UART_SetConfig+0x2f8>)
 8003220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003224:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003228:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800322c:	d012      	beq.n	8003254 <UART_SetConfig+0x2b4>
 800322e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003232:	d802      	bhi.n	800323a <UART_SetConfig+0x29a>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <UART_SetConfig+0x2a8>
 8003238:	e012      	b.n	8003260 <UART_SetConfig+0x2c0>
 800323a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800323e:	d006      	beq.n	800324e <UART_SetConfig+0x2ae>
 8003240:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003244:	d009      	beq.n	800325a <UART_SetConfig+0x2ba>
 8003246:	e00b      	b.n	8003260 <UART_SetConfig+0x2c0>
 8003248:	2300      	movs	r3, #0
 800324a:	77fb      	strb	r3, [r7, #31]
 800324c:	e04d      	b.n	80032ea <UART_SetConfig+0x34a>
 800324e:	2302      	movs	r3, #2
 8003250:	77fb      	strb	r3, [r7, #31]
 8003252:	e04a      	b.n	80032ea <UART_SetConfig+0x34a>
 8003254:	2304      	movs	r3, #4
 8003256:	77fb      	strb	r3, [r7, #31]
 8003258:	e047      	b.n	80032ea <UART_SetConfig+0x34a>
 800325a:	2308      	movs	r3, #8
 800325c:	77fb      	strb	r3, [r7, #31]
 800325e:	e044      	b.n	80032ea <UART_SetConfig+0x34a>
 8003260:	2310      	movs	r3, #16
 8003262:	77fb      	strb	r3, [r7, #31]
 8003264:	bf00      	nop
 8003266:	e040      	b.n	80032ea <UART_SetConfig+0x34a>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a11      	ldr	r2, [pc, #68]	; (80032b4 <UART_SetConfig+0x314>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d139      	bne.n	80032e6 <UART_SetConfig+0x346>
 8003272:	4b09      	ldr	r3, [pc, #36]	; (8003298 <UART_SetConfig+0x2f8>)
 8003274:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003278:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800327c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003280:	d027      	beq.n	80032d2 <UART_SetConfig+0x332>
 8003282:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003286:	d817      	bhi.n	80032b8 <UART_SetConfig+0x318>
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01c      	beq.n	80032c6 <UART_SetConfig+0x326>
 800328c:	e027      	b.n	80032de <UART_SetConfig+0x33e>
 800328e:	bf00      	nop
 8003290:	efff69f3 	.word	0xefff69f3
 8003294:	40011000 	.word	0x40011000
 8003298:	40023800 	.word	0x40023800
 800329c:	40004400 	.word	0x40004400
 80032a0:	40004800 	.word	0x40004800
 80032a4:	40004c00 	.word	0x40004c00
 80032a8:	40005000 	.word	0x40005000
 80032ac:	40011400 	.word	0x40011400
 80032b0:	40007800 	.word	0x40007800
 80032b4:	40007c00 	.word	0x40007c00
 80032b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032bc:	d006      	beq.n	80032cc <UART_SetConfig+0x32c>
 80032be:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80032c2:	d009      	beq.n	80032d8 <UART_SetConfig+0x338>
 80032c4:	e00b      	b.n	80032de <UART_SetConfig+0x33e>
 80032c6:	2300      	movs	r3, #0
 80032c8:	77fb      	strb	r3, [r7, #31]
 80032ca:	e00e      	b.n	80032ea <UART_SetConfig+0x34a>
 80032cc:	2302      	movs	r3, #2
 80032ce:	77fb      	strb	r3, [r7, #31]
 80032d0:	e00b      	b.n	80032ea <UART_SetConfig+0x34a>
 80032d2:	2304      	movs	r3, #4
 80032d4:	77fb      	strb	r3, [r7, #31]
 80032d6:	e008      	b.n	80032ea <UART_SetConfig+0x34a>
 80032d8:	2308      	movs	r3, #8
 80032da:	77fb      	strb	r3, [r7, #31]
 80032dc:	e005      	b.n	80032ea <UART_SetConfig+0x34a>
 80032de:	2310      	movs	r3, #16
 80032e0:	77fb      	strb	r3, [r7, #31]
 80032e2:	bf00      	nop
 80032e4:	e001      	b.n	80032ea <UART_SetConfig+0x34a>
 80032e6:	2310      	movs	r3, #16
 80032e8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032f2:	d15b      	bne.n	80033ac <UART_SetConfig+0x40c>
  {
    switch (clocksource)
 80032f4:	7ffb      	ldrb	r3, [r7, #31]
 80032f6:	2b08      	cmp	r3, #8
 80032f8:	d827      	bhi.n	800334a <UART_SetConfig+0x3aa>
 80032fa:	a201      	add	r2, pc, #4	; (adr r2, 8003300 <UART_SetConfig+0x360>)
 80032fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003300:	08003325 	.word	0x08003325
 8003304:	0800332d 	.word	0x0800332d
 8003308:	08003335 	.word	0x08003335
 800330c:	0800334b 	.word	0x0800334b
 8003310:	0800333b 	.word	0x0800333b
 8003314:	0800334b 	.word	0x0800334b
 8003318:	0800334b 	.word	0x0800334b
 800331c:	0800334b 	.word	0x0800334b
 8003320:	08003343 	.word	0x08003343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003324:	f7fe fec4 	bl	80020b0 <HAL_RCC_GetPCLK1Freq>
 8003328:	61b8      	str	r0, [r7, #24]
        break;
 800332a:	e013      	b.n	8003354 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800332c:	f7fe fed4 	bl	80020d8 <HAL_RCC_GetPCLK2Freq>
 8003330:	61b8      	str	r0, [r7, #24]
        break;
 8003332:	e00f      	b.n	8003354 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003334:	4b49      	ldr	r3, [pc, #292]	; (800345c <UART_SetConfig+0x4bc>)
 8003336:	61bb      	str	r3, [r7, #24]
        break;
 8003338:	e00c      	b.n	8003354 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800333a:	f7fe fdd5 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 800333e:	61b8      	str	r0, [r7, #24]
        break;
 8003340:	e008      	b.n	8003354 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003346:	61bb      	str	r3, [r7, #24]
        break;
 8003348:	e004      	b.n	8003354 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	77bb      	strb	r3, [r7, #30]
        break;
 8003352:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d074      	beq.n	8003444 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	005a      	lsls	r2, r3, #1
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	085b      	lsrs	r3, r3, #1
 8003364:	441a      	add	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	fbb2 f3f3 	udiv	r3, r2, r3
 800336e:	b29b      	uxth	r3, r3
 8003370:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	2b0f      	cmp	r3, #15
 8003376:	d916      	bls.n	80033a6 <UART_SetConfig+0x406>
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800337e:	d212      	bcs.n	80033a6 <UART_SetConfig+0x406>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	b29b      	uxth	r3, r3
 8003384:	f023 030f 	bic.w	r3, r3, #15
 8003388:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	085b      	lsrs	r3, r3, #1
 800338e:	b29b      	uxth	r3, r3
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	b29a      	uxth	r2, r3
 8003396:	89fb      	ldrh	r3, [r7, #14]
 8003398:	4313      	orrs	r3, r2
 800339a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	89fa      	ldrh	r2, [r7, #14]
 80033a2:	60da      	str	r2, [r3, #12]
 80033a4:	e04e      	b.n	8003444 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	77bb      	strb	r3, [r7, #30]
 80033aa:	e04b      	b.n	8003444 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033ac:	7ffb      	ldrb	r3, [r7, #31]
 80033ae:	2b08      	cmp	r3, #8
 80033b0:	d827      	bhi.n	8003402 <UART_SetConfig+0x462>
 80033b2:	a201      	add	r2, pc, #4	; (adr r2, 80033b8 <UART_SetConfig+0x418>)
 80033b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b8:	080033dd 	.word	0x080033dd
 80033bc:	080033e5 	.word	0x080033e5
 80033c0:	080033ed 	.word	0x080033ed
 80033c4:	08003403 	.word	0x08003403
 80033c8:	080033f3 	.word	0x080033f3
 80033cc:	08003403 	.word	0x08003403
 80033d0:	08003403 	.word	0x08003403
 80033d4:	08003403 	.word	0x08003403
 80033d8:	080033fb 	.word	0x080033fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033dc:	f7fe fe68 	bl	80020b0 <HAL_RCC_GetPCLK1Freq>
 80033e0:	61b8      	str	r0, [r7, #24]
        break;
 80033e2:	e013      	b.n	800340c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033e4:	f7fe fe78 	bl	80020d8 <HAL_RCC_GetPCLK2Freq>
 80033e8:	61b8      	str	r0, [r7, #24]
        break;
 80033ea:	e00f      	b.n	800340c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033ec:	4b1b      	ldr	r3, [pc, #108]	; (800345c <UART_SetConfig+0x4bc>)
 80033ee:	61bb      	str	r3, [r7, #24]
        break;
 80033f0:	e00c      	b.n	800340c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033f2:	f7fe fd79 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 80033f6:	61b8      	str	r0, [r7, #24]
        break;
 80033f8:	e008      	b.n	800340c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033fe:	61bb      	str	r3, [r7, #24]
        break;
 8003400:	e004      	b.n	800340c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003402:	2300      	movs	r3, #0
 8003404:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	77bb      	strb	r3, [r7, #30]
        break;
 800340a:	bf00      	nop
    }

    if (pclk != 0U)
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d018      	beq.n	8003444 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	085a      	lsrs	r2, r3, #1
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	441a      	add	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	fbb2 f3f3 	udiv	r3, r2, r3
 8003424:	b29b      	uxth	r3, r3
 8003426:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	2b0f      	cmp	r3, #15
 800342c:	d908      	bls.n	8003440 <UART_SetConfig+0x4a0>
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003434:	d204      	bcs.n	8003440 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = usartdiv;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	60da      	str	r2, [r3, #12]
 800343e:	e001      	b.n	8003444 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003450:	7fbb      	ldrb	r3, [r7, #30]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3720      	adds	r7, #32
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	00f42400 	.word	0x00f42400

08003460 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	f003 0310 	and.w	r3, r3, #16
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003516:	f003 0320 	and.w	r3, r3, #32
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800353c:	2b00      	cmp	r3, #0
 800353e:	d01a      	beq.n	8003576 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800355e:	d10a      	bne.n	8003576 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	605a      	str	r2, [r3, #4]
  }
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80035b4:	f7fd fc8c 	bl	8000ed0 <HAL_GetTick>
 80035b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0308 	and.w	r3, r3, #8
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d10e      	bne.n	80035e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 f817 	bl	800360a <UART_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e00d      	b.n	8003602 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2220      	movs	r2, #32
 80035ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2220      	movs	r2, #32
 80035f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b084      	sub	sp, #16
 800360e:	af00      	add	r7, sp, #0
 8003610:	60f8      	str	r0, [r7, #12]
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	603b      	str	r3, [r7, #0]
 8003616:	4613      	mov	r3, r2
 8003618:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800361a:	e05e      	b.n	80036da <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003622:	d05a      	beq.n	80036da <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003624:	f7fd fc54 	bl	8000ed0 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	429a      	cmp	r2, r3
 8003632:	d302      	bcc.n	800363a <UART_WaitOnFlagUntilTimeout+0x30>
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d11b      	bne.n	8003672 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003648:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0201 	bic.w	r2, r2, #1
 8003658:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2220      	movs	r2, #32
 800365e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2220      	movs	r2, #32
 8003664:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e043      	b.n	80036fa <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b00      	cmp	r3, #0
 800367e:	d02c      	beq.n	80036da <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800368a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800368e:	d124      	bne.n	80036da <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003698:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80036a8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 0201 	bic.w	r2, r2, #1
 80036b8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2220      	movs	r2, #32
 80036be:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2220      	movs	r2, #32
 80036ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e00f      	b.n	80036fa <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	69da      	ldr	r2, [r3, #28]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	4013      	ands	r3, r2
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	bf0c      	ite	eq
 80036ea:	2301      	moveq	r3, #1
 80036ec:	2300      	movne	r3, #0
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	461a      	mov	r2, r3
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d091      	beq.n	800361c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
	...

08003704 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003704:	b084      	sub	sp, #16
 8003706:	b580      	push	{r7, lr}
 8003708:	b084      	sub	sp, #16
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	f107 001c 	add.w	r0, r7, #28
 8003712:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003718:	2b01      	cmp	r3, #1
 800371a:	d120      	bne.n	800375e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003720:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	4b20      	ldr	r3, [pc, #128]	; (80037b0 <USB_CoreInit+0xac>)
 800372e:	4013      	ands	r3, r2
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003742:	2b01      	cmp	r3, #1
 8003744:	d105      	bne.n	8003752 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 fa5a 	bl	8003c0c <USB_CoreReset>
 8003758:	4603      	mov	r3, r0
 800375a:	73fb      	strb	r3, [r7, #15]
 800375c:	e010      	b.n	8003780 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 fa4e 	bl	8003c0c <USB_CoreReset>
 8003770:	4603      	mov	r3, r0
 8003772:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003778:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8003780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003782:	2b01      	cmp	r3, #1
 8003784:	d10b      	bne.n	800379e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f043 0206 	orr.w	r2, r3, #6
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f043 0220 	orr.w	r2, r3, #32
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800379e:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037aa:	b004      	add	sp, #16
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	ffbdffbf 	.word	0xffbdffbf

080037b4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f023 0201 	bic.w	r2, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr

080037d6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
 80037de:	460b      	mov	r3, r1
 80037e0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80037ee:	78fb      	ldrb	r3, [r7, #3]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d106      	bne.n	8003802 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	60da      	str	r2, [r3, #12]
 8003800:	e00b      	b.n	800381a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8003802:	78fb      	ldrb	r3, [r7, #3]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d106      	bne.n	8003816 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	60da      	str	r2, [r3, #12]
 8003814:	e001      	b.n	800381a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e003      	b.n	8003822 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800381a:	2032      	movs	r0, #50	; 0x32
 800381c:	f7fd fb64 	bl	8000ee8 <HAL_Delay>

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
	...

0800382c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800382c:	b084      	sub	sp, #16
 800382e:	b580      	push	{r7, lr}
 8003830:	b086      	sub	sp, #24
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800383a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800383e:	2300      	movs	r3, #0
 8003840:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003846:	2300      	movs	r3, #0
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	e009      	b.n	8003860 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	3340      	adds	r3, #64	; 0x40
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	2200      	movs	r2, #0
 8003858:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	3301      	adds	r3, #1
 800385e:	613b      	str	r3, [r7, #16]
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	2b0e      	cmp	r3, #14
 8003864:	d9f2      	bls.n	800384c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003868:	2b00      	cmp	r3, #0
 800386a:	d11c      	bne.n	80038a6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800387a:	f043 0302 	orr.w	r3, r3, #2
 800387e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003884:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	e005      	b.n	80038b2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038aa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80038b8:	461a      	mov	r2, r3
 80038ba:	2300      	movs	r3, #0
 80038bc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038c4:	4619      	mov	r1, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038cc:	461a      	mov	r2, r3
 80038ce:	680b      	ldr	r3, [r1, #0]
 80038d0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80038d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d10c      	bne.n	80038f2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80038d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d104      	bne.n	80038e8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80038de:	2100      	movs	r1, #0
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f959 	bl	8003b98 <USB_SetDevSpeed>
 80038e6:	e018      	b.n	800391a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80038e8:	2101      	movs	r1, #1
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f954 	bl	8003b98 <USB_SetDevSpeed>
 80038f0:	e013      	b.n	800391a <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80038f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d10c      	bne.n	8003912 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80038f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d104      	bne.n	8003908 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80038fe:	2100      	movs	r1, #0
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 f949 	bl	8003b98 <USB_SetDevSpeed>
 8003906:	e008      	b.n	800391a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003908:	2101      	movs	r1, #1
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f000 f944 	bl	8003b98 <USB_SetDevSpeed>
 8003910:	e003      	b.n	800391a <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003912:	2103      	movs	r1, #3
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 f93f 	bl	8003b98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800391a:	2110      	movs	r1, #16
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f8f3 	bl	8003b08 <USB_FlushTxFifo>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 f911 	bl	8003b54 <USB_FlushRxFifo>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003942:	461a      	mov	r2, r3
 8003944:	2300      	movs	r3, #0
 8003946:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800394e:	461a      	mov	r2, r3
 8003950:	2300      	movs	r3, #0
 8003952:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800395a:	461a      	mov	r2, r3
 800395c:	2300      	movs	r3, #0
 800395e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003960:	2300      	movs	r3, #0
 8003962:	613b      	str	r3, [r7, #16]
 8003964:	e043      	b.n	80039ee <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	015a      	lsls	r2, r3, #5
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	4413      	add	r3, r2
 800396e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003978:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800397c:	d118      	bne.n	80039b0 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4413      	add	r3, r2
 800398c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003990:	461a      	mov	r2, r3
 8003992:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	e013      	b.n	80039c2 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039a6:	461a      	mov	r2, r3
 80039a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	e008      	b.n	80039c2 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	015a      	lsls	r2, r3, #5
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	4413      	add	r3, r2
 80039b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039bc:	461a      	mov	r2, r3
 80039be:	2300      	movs	r3, #0
 80039c0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	015a      	lsls	r2, r3, #5
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	4413      	add	r3, r2
 80039ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039ce:	461a      	mov	r2, r3
 80039d0:	2300      	movs	r3, #0
 80039d2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	015a      	lsls	r2, r3, #5
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	4413      	add	r3, r2
 80039dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039e0:	461a      	mov	r2, r3
 80039e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80039e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	3301      	adds	r3, #1
 80039ec:	613b      	str	r3, [r7, #16]
 80039ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f0:	693a      	ldr	r2, [r7, #16]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d3b7      	bcc.n	8003966 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039f6:	2300      	movs	r3, #0
 80039f8:	613b      	str	r3, [r7, #16]
 80039fa:	e043      	b.n	8003a84 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	015a      	lsls	r2, r3, #5
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4413      	add	r3, r2
 8003a04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a12:	d118      	bne.n	8003a46 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10a      	bne.n	8003a30 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	015a      	lsls	r2, r3, #5
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	4413      	add	r3, r2
 8003a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a26:	461a      	mov	r2, r3
 8003a28:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	e013      	b.n	8003a58 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	e008      	b.n	8003a58 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	015a      	lsls	r2, r3, #5
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a52:	461a      	mov	r2, r3
 8003a54:	2300      	movs	r3, #0
 8003a56:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a64:	461a      	mov	r2, r3
 8003a66:	2300      	movs	r3, #0
 8003a68:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	015a      	lsls	r2, r3, #5
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4413      	add	r3, r2
 8003a72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a76:	461a      	mov	r2, r3
 8003a78:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a7c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	3301      	adds	r3, #1
 8003a82:	613b      	str	r3, [r7, #16]
 8003a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d3b7      	bcc.n	80039fc <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a9e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003aac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d105      	bne.n	8003ac0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	f043 0210 	orr.w	r2, r3, #16
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	699a      	ldr	r2, [r3, #24]
 8003ac4:	4b0e      	ldr	r3, [pc, #56]	; (8003b00 <USB_DevInit+0x2d4>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	f043 0208 	orr.w	r2, r3, #8
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003ade:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d105      	bne.n	8003af0 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	699a      	ldr	r2, [r3, #24]
 8003ae8:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <USB_DevInit+0x2d8>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3718      	adds	r7, #24
 8003af6:	46bd      	mov	sp, r7
 8003af8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003afc:	b004      	add	sp, #16
 8003afe:	4770      	bx	lr
 8003b00:	803c3800 	.word	0x803c3800
 8003b04:	40000004 	.word	0x40000004

08003b08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	019b      	lsls	r3, r3, #6
 8003b1a:	f043 0220 	orr.w	r2, r3, #32
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3301      	adds	r3, #1
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4a09      	ldr	r2, [pc, #36]	; (8003b50 <USB_FlushTxFifo+0x48>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d901      	bls.n	8003b34 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e006      	b.n	8003b42 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	f003 0320 	and.w	r3, r3, #32
 8003b3c:	2b20      	cmp	r3, #32
 8003b3e:	d0f0      	beq.n	8003b22 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	00030d40 	.word	0x00030d40

08003b54 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2210      	movs	r2, #16
 8003b64:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4a09      	ldr	r2, [pc, #36]	; (8003b94 <USB_FlushRxFifo+0x40>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d901      	bls.n	8003b78 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e006      	b.n	8003b86 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	f003 0310 	and.w	r3, r3, #16
 8003b80:	2b10      	cmp	r3, #16
 8003b82:	d0f0      	beq.n	8003b66 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	00030d40 	.word	0x00030d40

08003b98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	78fb      	ldrb	r3, [r7, #3]
 8003bb2:	68f9      	ldr	r1, [r7, #12]
 8003bb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3714      	adds	r7, #20
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b085      	sub	sp, #20
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003be4:	f023 0303 	bic.w	r3, r3, #3
 8003be8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bf8:	f043 0302 	orr.w	r3, r3, #2
 8003bfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3714      	adds	r7, #20
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	4a13      	ldr	r2, [pc, #76]	; (8003c70 <USB_CoreReset+0x64>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d901      	bls.n	8003c2a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e01b      	b.n	8003c62 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	daf2      	bge.n	8003c18 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003c32:	2300      	movs	r3, #0
 8003c34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f043 0201 	orr.w	r2, r3, #1
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	3301      	adds	r3, #1
 8003c46:	60fb      	str	r3, [r7, #12]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4a09      	ldr	r2, [pc, #36]	; (8003c70 <USB_CoreReset+0x64>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d901      	bls.n	8003c54 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e006      	b.n	8003c62 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d0f0      	beq.n	8003c42 <USB_CoreReset+0x36>

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3714      	adds	r7, #20
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	00030d40 	.word	0x00030d40

08003c74 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003c78:	bf00      	nop
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
	...

08003c84 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c8a:	f3ef 8305 	mrs	r3, IPSR
 8003c8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c90:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10f      	bne.n	8003cb6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c96:	f3ef 8310 	mrs	r3, PRIMASK
 8003c9a:	607b      	str	r3, [r7, #4]
  return(result);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d105      	bne.n	8003cae <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003ca2:	f3ef 8311 	mrs	r3, BASEPRI
 8003ca6:	603b      	str	r3, [r7, #0]
  return(result);
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d007      	beq.n	8003cbe <osKernelInitialize+0x3a>
 8003cae:	4b0e      	ldr	r3, [pc, #56]	; (8003ce8 <osKernelInitialize+0x64>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d103      	bne.n	8003cbe <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003cb6:	f06f 0305 	mvn.w	r3, #5
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	e00c      	b.n	8003cd8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	; (8003ce8 <osKernelInitialize+0x64>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d105      	bne.n	8003cd2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003cc6:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <osKernelInitialize+0x64>)
 8003cc8:	2201      	movs	r2, #1
 8003cca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	e002      	b.n	8003cd8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8003cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3714      	adds	r7, #20
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	20000094 	.word	0x20000094

08003cec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cf2:	f3ef 8305 	mrs	r3, IPSR
 8003cf6:	60bb      	str	r3, [r7, #8]
  return(result);
 8003cf8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d10f      	bne.n	8003d1e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cfe:	f3ef 8310 	mrs	r3, PRIMASK
 8003d02:	607b      	str	r3, [r7, #4]
  return(result);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d105      	bne.n	8003d16 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003d0a:	f3ef 8311 	mrs	r3, BASEPRI
 8003d0e:	603b      	str	r3, [r7, #0]
  return(result);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d007      	beq.n	8003d26 <osKernelStart+0x3a>
 8003d16:	4b0f      	ldr	r3, [pc, #60]	; (8003d54 <osKernelStart+0x68>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d103      	bne.n	8003d26 <osKernelStart+0x3a>
    stat = osErrorISR;
 8003d1e:	f06f 0305 	mvn.w	r3, #5
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	e010      	b.n	8003d48 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003d26:	4b0b      	ldr	r3, [pc, #44]	; (8003d54 <osKernelStart+0x68>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d109      	bne.n	8003d42 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003d2e:	f7ff ffa1 	bl	8003c74 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003d32:	4b08      	ldr	r3, [pc, #32]	; (8003d54 <osKernelStart+0x68>)
 8003d34:	2202      	movs	r2, #2
 8003d36:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003d38:	f001 f954 	bl	8004fe4 <vTaskStartScheduler>
      stat = osOK;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	e002      	b.n	8003d48 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8003d42:	f04f 33ff 	mov.w	r3, #4294967295
 8003d46:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003d48:	68fb      	ldr	r3, [r7, #12]
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	20000094 	.word	0x20000094

08003d58 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b090      	sub	sp, #64	; 0x40
 8003d5c:	af04      	add	r7, sp, #16
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003d64:	2300      	movs	r3, #0
 8003d66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d68:	f3ef 8305 	mrs	r3, IPSR
 8003d6c:	61fb      	str	r3, [r7, #28]
  return(result);
 8003d6e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f040 808f 	bne.w	8003e94 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d76:	f3ef 8310 	mrs	r3, PRIMASK
 8003d7a:	61bb      	str	r3, [r7, #24]
  return(result);
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d105      	bne.n	8003d8e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003d82:	f3ef 8311 	mrs	r3, BASEPRI
 8003d86:	617b      	str	r3, [r7, #20]
  return(result);
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <osThreadNew+0x3e>
 8003d8e:	4b44      	ldr	r3, [pc, #272]	; (8003ea0 <osThreadNew+0x148>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d07e      	beq.n	8003e94 <osThreadNew+0x13c>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d07b      	beq.n	8003e94 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8003d9c:	2380      	movs	r3, #128	; 0x80
 8003d9e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003da0:	2318      	movs	r3, #24
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8003da4:	2300      	movs	r3, #0
 8003da6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8003da8:	f04f 33ff 	mov.w	r3, #4294967295
 8003dac:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d045      	beq.n	8003e40 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d002      	beq.n	8003dc2 <osThreadNew+0x6a>
        name = attr->name;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d008      	beq.n	8003de8 <osThreadNew+0x90>
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd8:	2b38      	cmp	r3, #56	; 0x38
 8003dda:	d805      	bhi.n	8003de8 <osThreadNew+0x90>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 0301 	and.w	r3, r3, #1
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d001      	beq.n	8003dec <osThreadNew+0x94>
        return (NULL);
 8003de8:	2300      	movs	r3, #0
 8003dea:	e054      	b.n	8003e96 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d003      	beq.n	8003dfc <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	089b      	lsrs	r3, r3, #2
 8003dfa:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00e      	beq.n	8003e22 <osThreadNew+0xca>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	2b5b      	cmp	r3, #91	; 0x5b
 8003e0a:	d90a      	bls.n	8003e22 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d006      	beq.n	8003e22 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <osThreadNew+0xca>
        mem = 1;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	623b      	str	r3, [r7, #32]
 8003e20:	e010      	b.n	8003e44 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10c      	bne.n	8003e44 <osThreadNew+0xec>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d108      	bne.n	8003e44 <osThreadNew+0xec>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d104      	bne.n	8003e44 <osThreadNew+0xec>
          mem = 0;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	623b      	str	r3, [r7, #32]
 8003e3e:	e001      	b.n	8003e44 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8003e40:	2300      	movs	r3, #0
 8003e42:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003e44:	6a3b      	ldr	r3, [r7, #32]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d110      	bne.n	8003e6c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003e52:	9202      	str	r2, [sp, #8]
 8003e54:	9301      	str	r3, [sp, #4]
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 fe2b 	bl	8004abc <xTaskCreateStatic>
 8003e66:	4603      	mov	r3, r0
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	e013      	b.n	8003e94 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d110      	bne.n	8003e94 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	f107 0310 	add.w	r3, r7, #16
 8003e7a:	9301      	str	r3, [sp, #4]
 8003e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fe79 	bl	8004b7c <xTaskCreate>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d001      	beq.n	8003e94 <osThreadNew+0x13c>
          hTask = NULL;
 8003e90:	2300      	movs	r3, #0
 8003e92:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003e94:	693b      	ldr	r3, [r7, #16]
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3730      	adds	r7, #48	; 0x30
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	20000094 	.word	0x20000094

08003ea4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eac:	f3ef 8305 	mrs	r3, IPSR
 8003eb0:	613b      	str	r3, [r7, #16]
  return(result);
 8003eb2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10f      	bne.n	8003ed8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8003ebc:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d105      	bne.n	8003ed0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003ec4:	f3ef 8311 	mrs	r3, BASEPRI
 8003ec8:	60bb      	str	r3, [r7, #8]
  return(result);
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d007      	beq.n	8003ee0 <osDelay+0x3c>
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <osDelay+0x58>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d103      	bne.n	8003ee0 <osDelay+0x3c>
    stat = osErrorISR;
 8003ed8:	f06f 0305 	mvn.w	r3, #5
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	e007      	b.n	8003ef0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 ff8c 	bl	8004e08 <vTaskDelay>
    }
  }

  return (stat);
 8003ef0:	697b      	ldr	r3, [r7, #20]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3718      	adds	r7, #24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000094 	.word	0x20000094

08003f00 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4a07      	ldr	r2, [pc, #28]	; (8003f2c <vApplicationGetIdleTaskMemory+0x2c>)
 8003f10:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	4a06      	ldr	r2, [pc, #24]	; (8003f30 <vApplicationGetIdleTaskMemory+0x30>)
 8003f16:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2280      	movs	r2, #128	; 0x80
 8003f1c:	601a      	str	r2, [r3, #0]
}
 8003f1e:	bf00      	nop
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	20000098 	.word	0x20000098
 8003f30:	200000f4 	.word	0x200000f4

08003f34 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4a07      	ldr	r2, [pc, #28]	; (8003f60 <vApplicationGetTimerTaskMemory+0x2c>)
 8003f44:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	4a06      	ldr	r2, [pc, #24]	; (8003f64 <vApplicationGetTimerTaskMemory+0x30>)
 8003f4a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f52:	601a      	str	r2, [r3, #0]
}
 8003f54:	bf00      	nop
 8003f56:	3714      	adds	r7, #20
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	200002f4 	.word	0x200002f4
 8003f64:	20000350 	.word	0x20000350

08003f68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f103 0208 	add.w	r2, r3, #8
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f103 0208 	add.w	r2, r3, #8
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f103 0208 	add.w	r2, r3, #8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b085      	sub	sp, #20
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
 8003fca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	689a      	ldr	r2, [r3, #8]
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	1c5a      	adds	r2, r3, #1
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	601a      	str	r2, [r3, #0]
}
 8003ffe:	bf00      	nop
 8004000:	3714      	adds	r7, #20
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800400a:	b480      	push	{r7}
 800400c:	b085      	sub	sp, #20
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
 8004012:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004020:	d103      	bne.n	800402a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	e00c      	b.n	8004044 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3308      	adds	r3, #8
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	e002      	b.n	8004038 <vListInsert+0x2e>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	429a      	cmp	r2, r3
 8004042:	d2f6      	bcs.n	8004032 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	1c5a      	adds	r2, r3, #1
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	601a      	str	r2, [r3, #0]
}
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	691b      	ldr	r3, [r3, #16]
 8004088:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6892      	ldr	r2, [r2, #8]
 8004092:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	6852      	ldr	r2, [r2, #4]
 800409c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d103      	bne.n	80040b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	1e5a      	subs	r2, r3, #1
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10b      	bne.n	80040fc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80040e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e8:	b672      	cpsid	i
 80040ea:	f383 8811 	msr	BASEPRI, r3
 80040ee:	f3bf 8f6f 	isb	sy
 80040f2:	f3bf 8f4f 	dsb	sy
 80040f6:	b662      	cpsie	i
 80040f8:	60bb      	str	r3, [r7, #8]
 80040fa:	e7fe      	b.n	80040fa <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 80040fc:	f002 f8fc 	bl	80062f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004108:	68f9      	ldr	r1, [r7, #12]
 800410a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800410c:	fb01 f303 	mul.w	r3, r1, r3
 8004110:	441a      	add	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800412c:	3b01      	subs	r3, #1
 800412e:	68f9      	ldr	r1, [r7, #12]
 8004130:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004132:	fb01 f303 	mul.w	r3, r1, r3
 8004136:	441a      	add	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	22ff      	movs	r2, #255	; 0xff
 8004140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	22ff      	movs	r2, #255	; 0xff
 8004148:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d114      	bne.n	800417c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d01a      	beq.n	8004190 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	3310      	adds	r3, #16
 800415e:	4618      	mov	r0, r3
 8004160:	f001 f9ce 	bl	8005500 <xTaskRemoveFromEventList>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d012      	beq.n	8004190 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800416a:	4b0d      	ldr	r3, [pc, #52]	; (80041a0 <xQueueGenericReset+0xd0>)
 800416c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	e009      	b.n	8004190 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	3310      	adds	r3, #16
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fef1 	bl	8003f68 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	3324      	adds	r3, #36	; 0x24
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff feec 	bl	8003f68 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004190:	f002 f8e4 	bl	800635c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004194:	2301      	movs	r3, #1
}
 8004196:	4618      	mov	r0, r3
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	e000ed04 	.word	0xe000ed04

080041a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08e      	sub	sp, #56	; 0x38
 80041a8:	af02      	add	r7, sp, #8
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]
 80041b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10b      	bne.n	80041d0 <xQueueGenericCreateStatic+0x2c>
 80041b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041bc:	b672      	cpsid	i
 80041be:	f383 8811 	msr	BASEPRI, r3
 80041c2:	f3bf 8f6f 	isb	sy
 80041c6:	f3bf 8f4f 	dsb	sy
 80041ca:	b662      	cpsie	i
 80041cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80041ce:	e7fe      	b.n	80041ce <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10b      	bne.n	80041ee <xQueueGenericCreateStatic+0x4a>
 80041d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041da:	b672      	cpsid	i
 80041dc:	f383 8811 	msr	BASEPRI, r3
 80041e0:	f3bf 8f6f 	isb	sy
 80041e4:	f3bf 8f4f 	dsb	sy
 80041e8:	b662      	cpsie	i
 80041ea:	627b      	str	r3, [r7, #36]	; 0x24
 80041ec:	e7fe      	b.n	80041ec <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <xQueueGenericCreateStatic+0x56>
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <xQueueGenericCreateStatic+0x5a>
 80041fa:	2301      	movs	r3, #1
 80041fc:	e000      	b.n	8004200 <xQueueGenericCreateStatic+0x5c>
 80041fe:	2300      	movs	r3, #0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10b      	bne.n	800421c <xQueueGenericCreateStatic+0x78>
 8004204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004208:	b672      	cpsid	i
 800420a:	f383 8811 	msr	BASEPRI, r3
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f3bf 8f4f 	dsb	sy
 8004216:	b662      	cpsie	i
 8004218:	623b      	str	r3, [r7, #32]
 800421a:	e7fe      	b.n	800421a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d102      	bne.n	8004228 <xQueueGenericCreateStatic+0x84>
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <xQueueGenericCreateStatic+0x88>
 8004228:	2301      	movs	r3, #1
 800422a:	e000      	b.n	800422e <xQueueGenericCreateStatic+0x8a>
 800422c:	2300      	movs	r3, #0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10b      	bne.n	800424a <xQueueGenericCreateStatic+0xa6>
 8004232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004236:	b672      	cpsid	i
 8004238:	f383 8811 	msr	BASEPRI, r3
 800423c:	f3bf 8f6f 	isb	sy
 8004240:	f3bf 8f4f 	dsb	sy
 8004244:	b662      	cpsie	i
 8004246:	61fb      	str	r3, [r7, #28]
 8004248:	e7fe      	b.n	8004248 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800424a:	2350      	movs	r3, #80	; 0x50
 800424c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2b50      	cmp	r3, #80	; 0x50
 8004252:	d00b      	beq.n	800426c <xQueueGenericCreateStatic+0xc8>
 8004254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004258:	b672      	cpsid	i
 800425a:	f383 8811 	msr	BASEPRI, r3
 800425e:	f3bf 8f6f 	isb	sy
 8004262:	f3bf 8f4f 	dsb	sy
 8004266:	b662      	cpsie	i
 8004268:	61bb      	str	r3, [r7, #24]
 800426a:	e7fe      	b.n	800426a <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800426c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00d      	beq.n	8004294 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004280:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	4613      	mov	r3, r2
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	68b9      	ldr	r1, [r7, #8]
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 f805 	bl	800429e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004296:	4618      	mov	r0, r3
 8004298:	3730      	adds	r7, #48	; 0x30
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b084      	sub	sp, #16
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	60f8      	str	r0, [r7, #12]
 80042a6:	60b9      	str	r1, [r7, #8]
 80042a8:	607a      	str	r2, [r7, #4]
 80042aa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d103      	bne.n	80042ba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	e002      	b.n	80042c0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80042cc:	2101      	movs	r1, #1
 80042ce:	69b8      	ldr	r0, [r7, #24]
 80042d0:	f7ff fefe 	bl	80040d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	78fa      	ldrb	r2, [r7, #3]
 80042d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80042dc:	bf00      	nop
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b08e      	sub	sp, #56	; 0x38
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
 80042f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80042f2:	2300      	movs	r3, #0
 80042f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80042fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10b      	bne.n	8004318 <xQueueGenericSend+0x34>
 8004300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004304:	b672      	cpsid	i
 8004306:	f383 8811 	msr	BASEPRI, r3
 800430a:	f3bf 8f6f 	isb	sy
 800430e:	f3bf 8f4f 	dsb	sy
 8004312:	b662      	cpsie	i
 8004314:	62bb      	str	r3, [r7, #40]	; 0x28
 8004316:	e7fe      	b.n	8004316 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d103      	bne.n	8004326 <xQueueGenericSend+0x42>
 800431e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <xQueueGenericSend+0x46>
 8004326:	2301      	movs	r3, #1
 8004328:	e000      	b.n	800432c <xQueueGenericSend+0x48>
 800432a:	2300      	movs	r3, #0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10b      	bne.n	8004348 <xQueueGenericSend+0x64>
 8004330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004334:	b672      	cpsid	i
 8004336:	f383 8811 	msr	BASEPRI, r3
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	b662      	cpsie	i
 8004344:	627b      	str	r3, [r7, #36]	; 0x24
 8004346:	e7fe      	b.n	8004346 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2b02      	cmp	r3, #2
 800434c:	d103      	bne.n	8004356 <xQueueGenericSend+0x72>
 800434e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <xQueueGenericSend+0x76>
 8004356:	2301      	movs	r3, #1
 8004358:	e000      	b.n	800435c <xQueueGenericSend+0x78>
 800435a:	2300      	movs	r3, #0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10b      	bne.n	8004378 <xQueueGenericSend+0x94>
 8004360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004364:	b672      	cpsid	i
 8004366:	f383 8811 	msr	BASEPRI, r3
 800436a:	f3bf 8f6f 	isb	sy
 800436e:	f3bf 8f4f 	dsb	sy
 8004372:	b662      	cpsie	i
 8004374:	623b      	str	r3, [r7, #32]
 8004376:	e7fe      	b.n	8004376 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004378:	f001 fa80 	bl	800587c <xTaskGetSchedulerState>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d102      	bne.n	8004388 <xQueueGenericSend+0xa4>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <xQueueGenericSend+0xa8>
 8004388:	2301      	movs	r3, #1
 800438a:	e000      	b.n	800438e <xQueueGenericSend+0xaa>
 800438c:	2300      	movs	r3, #0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10b      	bne.n	80043aa <xQueueGenericSend+0xc6>
 8004392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004396:	b672      	cpsid	i
 8004398:	f383 8811 	msr	BASEPRI, r3
 800439c:	f3bf 8f6f 	isb	sy
 80043a0:	f3bf 8f4f 	dsb	sy
 80043a4:	b662      	cpsie	i
 80043a6:	61fb      	str	r3, [r7, #28]
 80043a8:	e7fe      	b.n	80043a8 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80043aa:	f001 ffa5 	bl	80062f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80043ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d302      	bcc.n	80043c0 <xQueueGenericSend+0xdc>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d129      	bne.n	8004414 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	68b9      	ldr	r1, [r7, #8]
 80043c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043c6:	f000 fa0d 	bl	80047e4 <prvCopyDataToQueue>
 80043ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d010      	beq.n	80043f6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80043d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d6:	3324      	adds	r3, #36	; 0x24
 80043d8:	4618      	mov	r0, r3
 80043da:	f001 f891 	bl	8005500 <xTaskRemoveFromEventList>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d013      	beq.n	800440c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80043e4:	4b3f      	ldr	r3, [pc, #252]	; (80044e4 <xQueueGenericSend+0x200>)
 80043e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ea:	601a      	str	r2, [r3, #0]
 80043ec:	f3bf 8f4f 	dsb	sy
 80043f0:	f3bf 8f6f 	isb	sy
 80043f4:	e00a      	b.n	800440c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80043f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d007      	beq.n	800440c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80043fc:	4b39      	ldr	r3, [pc, #228]	; (80044e4 <xQueueGenericSend+0x200>)
 80043fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800440c:	f001 ffa6 	bl	800635c <vPortExitCritical>
				return pdPASS;
 8004410:	2301      	movs	r3, #1
 8004412:	e063      	b.n	80044dc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d103      	bne.n	8004422 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800441a:	f001 ff9f 	bl	800635c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800441e:	2300      	movs	r3, #0
 8004420:	e05c      	b.n	80044dc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004424:	2b00      	cmp	r3, #0
 8004426:	d106      	bne.n	8004436 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004428:	f107 0314 	add.w	r3, r7, #20
 800442c:	4618      	mov	r0, r3
 800442e:	f001 f8cb 	bl	80055c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004432:	2301      	movs	r3, #1
 8004434:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004436:	f001 ff91 	bl	800635c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800443a:	f000 fe3b 	bl	80050b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800443e:	f001 ff5b 	bl	80062f8 <vPortEnterCritical>
 8004442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004444:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004448:	b25b      	sxtb	r3, r3
 800444a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444e:	d103      	bne.n	8004458 <xQueueGenericSend+0x174>
 8004450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800445e:	b25b      	sxtb	r3, r3
 8004460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004464:	d103      	bne.n	800446e <xQueueGenericSend+0x18a>
 8004466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800446e:	f001 ff75 	bl	800635c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004472:	1d3a      	adds	r2, r7, #4
 8004474:	f107 0314 	add.w	r3, r7, #20
 8004478:	4611      	mov	r1, r2
 800447a:	4618      	mov	r0, r3
 800447c:	f001 f8ba 	bl	80055f4 <xTaskCheckForTimeOut>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d124      	bne.n	80044d0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004486:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004488:	f000 faa4 	bl	80049d4 <prvIsQueueFull>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d018      	beq.n	80044c4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004494:	3310      	adds	r3, #16
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	4611      	mov	r1, r2
 800449a:	4618      	mov	r0, r3
 800449c:	f000 ffde 	bl	800545c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80044a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044a2:	f000 fa2f 	bl	8004904 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80044a6:	f000 fe13 	bl	80050d0 <xTaskResumeAll>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f47f af7c 	bne.w	80043aa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80044b2:	4b0c      	ldr	r3, [pc, #48]	; (80044e4 <xQueueGenericSend+0x200>)
 80044b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	f3bf 8f4f 	dsb	sy
 80044be:	f3bf 8f6f 	isb	sy
 80044c2:	e772      	b.n	80043aa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80044c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044c6:	f000 fa1d 	bl	8004904 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80044ca:	f000 fe01 	bl	80050d0 <xTaskResumeAll>
 80044ce:	e76c      	b.n	80043aa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80044d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044d2:	f000 fa17 	bl	8004904 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80044d6:	f000 fdfb 	bl	80050d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80044da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3738      	adds	r7, #56	; 0x38
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	e000ed04 	.word	0xe000ed04

080044e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b08e      	sub	sp, #56	; 0x38
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10b      	bne.n	8004518 <xQueueGenericSendFromISR+0x30>
 8004500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004504:	b672      	cpsid	i
 8004506:	f383 8811 	msr	BASEPRI, r3
 800450a:	f3bf 8f6f 	isb	sy
 800450e:	f3bf 8f4f 	dsb	sy
 8004512:	b662      	cpsie	i
 8004514:	627b      	str	r3, [r7, #36]	; 0x24
 8004516:	e7fe      	b.n	8004516 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d103      	bne.n	8004526 <xQueueGenericSendFromISR+0x3e>
 800451e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <xQueueGenericSendFromISR+0x42>
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <xQueueGenericSendFromISR+0x44>
 800452a:	2300      	movs	r3, #0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10b      	bne.n	8004548 <xQueueGenericSendFromISR+0x60>
 8004530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004534:	b672      	cpsid	i
 8004536:	f383 8811 	msr	BASEPRI, r3
 800453a:	f3bf 8f6f 	isb	sy
 800453e:	f3bf 8f4f 	dsb	sy
 8004542:	b662      	cpsie	i
 8004544:	623b      	str	r3, [r7, #32]
 8004546:	e7fe      	b.n	8004546 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d103      	bne.n	8004556 <xQueueGenericSendFromISR+0x6e>
 800454e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004552:	2b01      	cmp	r3, #1
 8004554:	d101      	bne.n	800455a <xQueueGenericSendFromISR+0x72>
 8004556:	2301      	movs	r3, #1
 8004558:	e000      	b.n	800455c <xQueueGenericSendFromISR+0x74>
 800455a:	2300      	movs	r3, #0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10b      	bne.n	8004578 <xQueueGenericSendFromISR+0x90>
 8004560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004564:	b672      	cpsid	i
 8004566:	f383 8811 	msr	BASEPRI, r3
 800456a:	f3bf 8f6f 	isb	sy
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	b662      	cpsie	i
 8004574:	61fb      	str	r3, [r7, #28]
 8004576:	e7fe      	b.n	8004576 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004578:	f001 ff9e 	bl	80064b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800457c:	f3ef 8211 	mrs	r2, BASEPRI
 8004580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004584:	b672      	cpsid	i
 8004586:	f383 8811 	msr	BASEPRI, r3
 800458a:	f3bf 8f6f 	isb	sy
 800458e:	f3bf 8f4f 	dsb	sy
 8004592:	b662      	cpsie	i
 8004594:	61ba      	str	r2, [r7, #24]
 8004596:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004598:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800459a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800459c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d302      	bcc.n	80045ae <xQueueGenericSendFromISR+0xc6>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d12c      	bne.n	8004608 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80045ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	68b9      	ldr	r1, [r7, #8]
 80045bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045be:	f000 f911 	bl	80047e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80045c2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80045c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ca:	d112      	bne.n	80045f2 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d016      	beq.n	8004602 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d6:	3324      	adds	r3, #36	; 0x24
 80045d8:	4618      	mov	r0, r3
 80045da:	f000 ff91 	bl	8005500 <xTaskRemoveFromEventList>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00e      	beq.n	8004602 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00b      	beq.n	8004602 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2201      	movs	r2, #1
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	e007      	b.n	8004602 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80045f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045f6:	3301      	adds	r3, #1
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	b25a      	sxtb	r2, r3
 80045fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004602:	2301      	movs	r3, #1
 8004604:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004606:	e001      	b.n	800460c <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004608:	2300      	movs	r3, #0
 800460a:	637b      	str	r3, [r7, #52]	; 0x34
 800460c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800460e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004618:	4618      	mov	r0, r3
 800461a:	3738      	adds	r7, #56	; 0x38
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b08c      	sub	sp, #48	; 0x30
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800462c:	2300      	movs	r3, #0
 800462e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10b      	bne.n	8004652 <xQueueReceive+0x32>
	__asm volatile
 800463a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463e:	b672      	cpsid	i
 8004640:	f383 8811 	msr	BASEPRI, r3
 8004644:	f3bf 8f6f 	isb	sy
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	b662      	cpsie	i
 800464e:	623b      	str	r3, [r7, #32]
 8004650:	e7fe      	b.n	8004650 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d103      	bne.n	8004660 <xQueueReceive+0x40>
 8004658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <xQueueReceive+0x44>
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <xQueueReceive+0x46>
 8004664:	2300      	movs	r3, #0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10b      	bne.n	8004682 <xQueueReceive+0x62>
 800466a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466e:	b672      	cpsid	i
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	b662      	cpsie	i
 800467e:	61fb      	str	r3, [r7, #28]
 8004680:	e7fe      	b.n	8004680 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004682:	f001 f8fb 	bl	800587c <xTaskGetSchedulerState>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <xQueueReceive+0x72>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <xQueueReceive+0x76>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <xQueueReceive+0x78>
 8004696:	2300      	movs	r3, #0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10b      	bne.n	80046b4 <xQueueReceive+0x94>
 800469c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a0:	b672      	cpsid	i
 80046a2:	f383 8811 	msr	BASEPRI, r3
 80046a6:	f3bf 8f6f 	isb	sy
 80046aa:	f3bf 8f4f 	dsb	sy
 80046ae:	b662      	cpsie	i
 80046b0:	61bb      	str	r3, [r7, #24]
 80046b2:	e7fe      	b.n	80046b2 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046b4:	f001 fe20 	bl	80062f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046bc:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80046be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d01f      	beq.n	8004704 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80046c4:	68b9      	ldr	r1, [r7, #8]
 80046c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046c8:	f000 f8f6 	bl	80048b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80046cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ce:	1e5a      	subs	r2, r3, #1
 80046d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00f      	beq.n	80046fc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046de:	3310      	adds	r3, #16
 80046e0:	4618      	mov	r0, r3
 80046e2:	f000 ff0d 	bl	8005500 <xTaskRemoveFromEventList>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80046ec:	4b3c      	ldr	r3, [pc, #240]	; (80047e0 <xQueueReceive+0x1c0>)
 80046ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	f3bf 8f4f 	dsb	sy
 80046f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80046fc:	f001 fe2e 	bl	800635c <vPortExitCritical>
				return pdPASS;
 8004700:	2301      	movs	r3, #1
 8004702:	e069      	b.n	80047d8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d103      	bne.n	8004712 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800470a:	f001 fe27 	bl	800635c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800470e:	2300      	movs	r3, #0
 8004710:	e062      	b.n	80047d8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004714:	2b00      	cmp	r3, #0
 8004716:	d106      	bne.n	8004726 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004718:	f107 0310 	add.w	r3, r7, #16
 800471c:	4618      	mov	r0, r3
 800471e:	f000 ff53 	bl	80055c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004722:	2301      	movs	r3, #1
 8004724:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004726:	f001 fe19 	bl	800635c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800472a:	f000 fcc3 	bl	80050b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800472e:	f001 fde3 	bl	80062f8 <vPortEnterCritical>
 8004732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004734:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004738:	b25b      	sxtb	r3, r3
 800473a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473e:	d103      	bne.n	8004748 <xQueueReceive+0x128>
 8004740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800474e:	b25b      	sxtb	r3, r3
 8004750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004754:	d103      	bne.n	800475e <xQueueReceive+0x13e>
 8004756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800475e:	f001 fdfd 	bl	800635c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004762:	1d3a      	adds	r2, r7, #4
 8004764:	f107 0310 	add.w	r3, r7, #16
 8004768:	4611      	mov	r1, r2
 800476a:	4618      	mov	r0, r3
 800476c:	f000 ff42 	bl	80055f4 <xTaskCheckForTimeOut>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d123      	bne.n	80047be <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004776:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004778:	f000 f916 	bl	80049a8 <prvIsQueueEmpty>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d017      	beq.n	80047b2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004784:	3324      	adds	r3, #36	; 0x24
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	4611      	mov	r1, r2
 800478a:	4618      	mov	r0, r3
 800478c:	f000 fe66 	bl	800545c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004790:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004792:	f000 f8b7 	bl	8004904 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004796:	f000 fc9b 	bl	80050d0 <xTaskResumeAll>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d189      	bne.n	80046b4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80047a0:	4b0f      	ldr	r3, [pc, #60]	; (80047e0 <xQueueReceive+0x1c0>)
 80047a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	e780      	b.n	80046b4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80047b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047b4:	f000 f8a6 	bl	8004904 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80047b8:	f000 fc8a 	bl	80050d0 <xTaskResumeAll>
 80047bc:	e77a      	b.n	80046b4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80047be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047c0:	f000 f8a0 	bl	8004904 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80047c4:	f000 fc84 	bl	80050d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047ca:	f000 f8ed 	bl	80049a8 <prvIsQueueEmpty>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f43f af6f 	beq.w	80046b4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80047d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3730      	adds	r7, #48	; 0x30
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	e000ed04 	.word	0xe000ed04

080047e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80047f0:	2300      	movs	r3, #0
 80047f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10d      	bne.n	800481e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d14d      	bne.n	80048a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	4618      	mov	r0, r3
 8004810:	f001 f852 	bl	80058b8 <xTaskPriorityDisinherit>
 8004814:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	609a      	str	r2, [r3, #8]
 800481c:	e043      	b.n	80048a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d119      	bne.n	8004858 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6858      	ldr	r0, [r3, #4]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	461a      	mov	r2, r3
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	f002 f88e 	bl	8006950 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483c:	441a      	add	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	429a      	cmp	r2, r3
 800484c:	d32b      	bcc.n	80048a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	605a      	str	r2, [r3, #4]
 8004856:	e026      	b.n	80048a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	68d8      	ldr	r0, [r3, #12]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004860:	461a      	mov	r2, r3
 8004862:	68b9      	ldr	r1, [r7, #8]
 8004864:	f002 f874 	bl	8006950 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	68da      	ldr	r2, [r3, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004870:	425b      	negs	r3, r3
 8004872:	441a      	add	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	68da      	ldr	r2, [r3, #12]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	429a      	cmp	r2, r3
 8004882:	d207      	bcs.n	8004894 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488c:	425b      	negs	r3, r3
 800488e:	441a      	add	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b02      	cmp	r3, #2
 8004898:	d105      	bne.n	80048a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80048ae:	697b      	ldr	r3, [r7, #20]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3718      	adds	r7, #24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d018      	beq.n	80048fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d2:	441a      	add	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68da      	ldr	r2, [r3, #12]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d303      	bcc.n	80048ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68d9      	ldr	r1, [r3, #12]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f4:	461a      	mov	r2, r3
 80048f6:	6838      	ldr	r0, [r7, #0]
 80048f8:	f002 f82a 	bl	8006950 <memcpy>
	}
}
 80048fc:	bf00      	nop
 80048fe:	3708      	adds	r7, #8
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800490c:	f001 fcf4 	bl	80062f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004916:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004918:	e011      	b.n	800493e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	2b00      	cmp	r3, #0
 8004920:	d012      	beq.n	8004948 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	3324      	adds	r3, #36	; 0x24
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fdea 	bl	8005500 <xTaskRemoveFromEventList>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004932:	f000 fec3 	bl	80056bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004936:	7bfb      	ldrb	r3, [r7, #15]
 8004938:	3b01      	subs	r3, #1
 800493a:	b2db      	uxtb	r3, r3
 800493c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800493e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004942:	2b00      	cmp	r3, #0
 8004944:	dce9      	bgt.n	800491a <prvUnlockQueue+0x16>
 8004946:	e000      	b.n	800494a <prvUnlockQueue+0x46>
					break;
 8004948:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	22ff      	movs	r2, #255	; 0xff
 800494e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004952:	f001 fd03 	bl	800635c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004956:	f001 fccf 	bl	80062f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004960:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004962:	e011      	b.n	8004988 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d012      	beq.n	8004992 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	3310      	adds	r3, #16
 8004970:	4618      	mov	r0, r3
 8004972:	f000 fdc5 	bl	8005500 <xTaskRemoveFromEventList>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800497c:	f000 fe9e 	bl	80056bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004980:	7bbb      	ldrb	r3, [r7, #14]
 8004982:	3b01      	subs	r3, #1
 8004984:	b2db      	uxtb	r3, r3
 8004986:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004988:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800498c:	2b00      	cmp	r3, #0
 800498e:	dce9      	bgt.n	8004964 <prvUnlockQueue+0x60>
 8004990:	e000      	b.n	8004994 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004992:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	22ff      	movs	r2, #255	; 0xff
 8004998:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800499c:	f001 fcde 	bl	800635c <vPortExitCritical>
}
 80049a0:	bf00      	nop
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049b0:	f001 fca2 	bl	80062f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d102      	bne.n	80049c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80049bc:	2301      	movs	r3, #1
 80049be:	60fb      	str	r3, [r7, #12]
 80049c0:	e001      	b.n	80049c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80049c2:	2300      	movs	r3, #0
 80049c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80049c6:	f001 fcc9 	bl	800635c <vPortExitCritical>

	return xReturn;
 80049ca:	68fb      	ldr	r3, [r7, #12]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049dc:	f001 fc8c 	bl	80062f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d102      	bne.n	80049f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80049ec:	2301      	movs	r3, #1
 80049ee:	60fb      	str	r3, [r7, #12]
 80049f0:	e001      	b.n	80049f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80049f2:	2300      	movs	r3, #0
 80049f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80049f6:	f001 fcb1 	bl	800635c <vPortExitCritical>

	return xReturn;
 80049fa:	68fb      	ldr	r3, [r7, #12]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	e014      	b.n	8004a3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004a14:	4a0e      	ldr	r2, [pc, #56]	; (8004a50 <vQueueAddToRegistry+0x4c>)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10b      	bne.n	8004a38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004a20:	490b      	ldr	r1, [pc, #44]	; (8004a50 <vQueueAddToRegistry+0x4c>)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	683a      	ldr	r2, [r7, #0]
 8004a26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004a2a:	4a09      	ldr	r2, [pc, #36]	; (8004a50 <vQueueAddToRegistry+0x4c>)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	4413      	add	r3, r2
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004a36:	e005      	b.n	8004a44 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	60fb      	str	r3, [r7, #12]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2b07      	cmp	r3, #7
 8004a42:	d9e7      	bls.n	8004a14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	20004e84 	.word	0x20004e84

08004a54 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004a64:	f001 fc48 	bl	80062f8 <vPortEnterCritical>
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a6e:	b25b      	sxtb	r3, r3
 8004a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a74:	d103      	bne.n	8004a7e <vQueueWaitForMessageRestricted+0x2a>
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a84:	b25b      	sxtb	r3, r3
 8004a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8a:	d103      	bne.n	8004a94 <vQueueWaitForMessageRestricted+0x40>
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a94:	f001 fc62 	bl	800635c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d106      	bne.n	8004aae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	3324      	adds	r3, #36	; 0x24
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	68b9      	ldr	r1, [r7, #8]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 fcfd 	bl	80054a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004aae:	6978      	ldr	r0, [r7, #20]
 8004ab0:	f7ff ff28 	bl	8004904 <prvUnlockQueue>
	}
 8004ab4:	bf00      	nop
 8004ab6:	3718      	adds	r7, #24
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08e      	sub	sp, #56	; 0x38
 8004ac0:	af04      	add	r7, sp, #16
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10b      	bne.n	8004ae8 <xTaskCreateStatic+0x2c>
 8004ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad4:	b672      	cpsid	i
 8004ad6:	f383 8811 	msr	BASEPRI, r3
 8004ada:	f3bf 8f6f 	isb	sy
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	b662      	cpsie	i
 8004ae4:	623b      	str	r3, [r7, #32]
 8004ae6:	e7fe      	b.n	8004ae6 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8004ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10b      	bne.n	8004b06 <xTaskCreateStatic+0x4a>
 8004aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af2:	b672      	cpsid	i
 8004af4:	f383 8811 	msr	BASEPRI, r3
 8004af8:	f3bf 8f6f 	isb	sy
 8004afc:	f3bf 8f4f 	dsb	sy
 8004b00:	b662      	cpsie	i
 8004b02:	61fb      	str	r3, [r7, #28]
 8004b04:	e7fe      	b.n	8004b04 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b06:	235c      	movs	r3, #92	; 0x5c
 8004b08:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	2b5c      	cmp	r3, #92	; 0x5c
 8004b0e:	d00b      	beq.n	8004b28 <xTaskCreateStatic+0x6c>
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	b672      	cpsid	i
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	b662      	cpsie	i
 8004b24:	61bb      	str	r3, [r7, #24]
 8004b26:	e7fe      	b.n	8004b26 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004b28:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d01e      	beq.n	8004b6e <xTaskCreateStatic+0xb2>
 8004b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d01b      	beq.n	8004b6e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b38:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b3e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004b48:	2300      	movs	r3, #0
 8004b4a:	9303      	str	r3, [sp, #12]
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	9302      	str	r3, [sp, #8]
 8004b50:	f107 0314 	add.w	r3, r7, #20
 8004b54:	9301      	str	r3, [sp, #4]
 8004b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	68b9      	ldr	r1, [r7, #8]
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f000 f850 	bl	8004c06 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b68:	f000 f8de 	bl	8004d28 <prvAddNewTaskToReadyList>
 8004b6c:	e001      	b.n	8004b72 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004b72:	697b      	ldr	r3, [r7, #20]
	}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3728      	adds	r7, #40	; 0x28
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b08c      	sub	sp, #48	; 0x30
 8004b80:	af04      	add	r7, sp, #16
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	603b      	str	r3, [r7, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004b8c:	88fb      	ldrh	r3, [r7, #6]
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4618      	mov	r0, r3
 8004b92:	f001 fcd3 	bl	800653c <pvPortMalloc>
 8004b96:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00e      	beq.n	8004bbc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004b9e:	205c      	movs	r0, #92	; 0x5c
 8004ba0:	f001 fccc 	bl	800653c <pvPortMalloc>
 8004ba4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	631a      	str	r2, [r3, #48]	; 0x30
 8004bb2:	e005      	b.n	8004bc0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004bb4:	6978      	ldr	r0, [r7, #20]
 8004bb6:	f001 fd89 	bl	80066cc <vPortFree>
 8004bba:	e001      	b.n	8004bc0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d017      	beq.n	8004bf6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004bce:	88fa      	ldrh	r2, [r7, #6]
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	9303      	str	r3, [sp, #12]
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	9302      	str	r3, [sp, #8]
 8004bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bda:	9301      	str	r3, [sp, #4]
 8004bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	68b9      	ldr	r1, [r7, #8]
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 f80e 	bl	8004c06 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bea:	69f8      	ldr	r0, [r7, #28]
 8004bec:	f000 f89c 	bl	8004d28 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	61bb      	str	r3, [r7, #24]
 8004bf4:	e002      	b.n	8004bfc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bfa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004bfc:	69bb      	ldr	r3, [r7, #24]
	}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3720      	adds	r7, #32
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b088      	sub	sp, #32
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	60f8      	str	r0, [r7, #12]
 8004c0e:	60b9      	str	r1, [r7, #8]
 8004c10:	607a      	str	r2, [r7, #4]
 8004c12:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c16:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	21a5      	movs	r1, #165	; 0xa5
 8004c20:	f001 fea1 	bl	8006966 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8004c2e:	440b      	add	r3, r1
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	f023 0307 	bic.w	r3, r3, #7
 8004c3c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	f003 0307 	and.w	r3, r3, #7
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00b      	beq.n	8004c60 <prvInitialiseNewTask+0x5a>
 8004c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4c:	b672      	cpsid	i
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	b662      	cpsie	i
 8004c5c:	617b      	str	r3, [r7, #20]
 8004c5e:	e7fe      	b.n	8004c5e <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d01f      	beq.n	8004ca6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c66:	2300      	movs	r3, #0
 8004c68:	61fb      	str	r3, [r7, #28]
 8004c6a:	e012      	b.n	8004c92 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	4413      	add	r3, r2
 8004c72:	7819      	ldrb	r1, [r3, #0]
 8004c74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	4413      	add	r3, r2
 8004c7a:	3334      	adds	r3, #52	; 0x34
 8004c7c:	460a      	mov	r2, r1
 8004c7e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	4413      	add	r3, r2
 8004c86:	781b      	ldrb	r3, [r3, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d006      	beq.n	8004c9a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	61fb      	str	r3, [r7, #28]
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	2b0f      	cmp	r3, #15
 8004c96:	d9e9      	bls.n	8004c6c <prvInitialiseNewTask+0x66>
 8004c98:	e000      	b.n	8004c9c <prvInitialiseNewTask+0x96>
			{
				break;
 8004c9a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ca4:	e003      	b.n	8004cae <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb0:	2b37      	cmp	r3, #55	; 0x37
 8004cb2:	d901      	bls.n	8004cb8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004cb4:	2337      	movs	r3, #55	; 0x37
 8004cb6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cbc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cc2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ccc:	3304      	adds	r3, #4
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7ff f96a 	bl	8003fa8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd6:	3318      	adds	r3, #24
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff f965 	bl	8003fa8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ce2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cf2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	68f9      	ldr	r1, [r7, #12]
 8004d06:	69b8      	ldr	r0, [r7, #24]
 8004d08:	f001 f9ee 	bl	80060e8 <pxPortInitialiseStack>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d1e:	bf00      	nop
 8004d20:	3720      	adds	r7, #32
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
	...

08004d28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004d30:	f001 fae2 	bl	80062f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004d34:	4b2d      	ldr	r3, [pc, #180]	; (8004dec <prvAddNewTaskToReadyList+0xc4>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	4a2c      	ldr	r2, [pc, #176]	; (8004dec <prvAddNewTaskToReadyList+0xc4>)
 8004d3c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004d3e:	4b2c      	ldr	r3, [pc, #176]	; (8004df0 <prvAddNewTaskToReadyList+0xc8>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d109      	bne.n	8004d5a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004d46:	4a2a      	ldr	r2, [pc, #168]	; (8004df0 <prvAddNewTaskToReadyList+0xc8>)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d4c:	4b27      	ldr	r3, [pc, #156]	; (8004dec <prvAddNewTaskToReadyList+0xc4>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d110      	bne.n	8004d76 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004d54:	f000 fcd6 	bl	8005704 <prvInitialiseTaskLists>
 8004d58:	e00d      	b.n	8004d76 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004d5a:	4b26      	ldr	r3, [pc, #152]	; (8004df4 <prvAddNewTaskToReadyList+0xcc>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d109      	bne.n	8004d76 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d62:	4b23      	ldr	r3, [pc, #140]	; (8004df0 <prvAddNewTaskToReadyList+0xc8>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d802      	bhi.n	8004d76 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004d70:	4a1f      	ldr	r2, [pc, #124]	; (8004df0 <prvAddNewTaskToReadyList+0xc8>)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d76:	4b20      	ldr	r3, [pc, #128]	; (8004df8 <prvAddNewTaskToReadyList+0xd0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	4a1e      	ldr	r2, [pc, #120]	; (8004df8 <prvAddNewTaskToReadyList+0xd0>)
 8004d7e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004d80:	4b1d      	ldr	r3, [pc, #116]	; (8004df8 <prvAddNewTaskToReadyList+0xd0>)
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d8c:	4b1b      	ldr	r3, [pc, #108]	; (8004dfc <prvAddNewTaskToReadyList+0xd4>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d903      	bls.n	8004d9c <prvAddNewTaskToReadyList+0x74>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d98:	4a18      	ldr	r2, [pc, #96]	; (8004dfc <prvAddNewTaskToReadyList+0xd4>)
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da0:	4613      	mov	r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	4413      	add	r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4a15      	ldr	r2, [pc, #84]	; (8004e00 <prvAddNewTaskToReadyList+0xd8>)
 8004daa:	441a      	add	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	3304      	adds	r3, #4
 8004db0:	4619      	mov	r1, r3
 8004db2:	4610      	mov	r0, r2
 8004db4:	f7ff f905 	bl	8003fc2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004db8:	f001 fad0 	bl	800635c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004dbc:	4b0d      	ldr	r3, [pc, #52]	; (8004df4 <prvAddNewTaskToReadyList+0xcc>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00e      	beq.n	8004de2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004dc4:	4b0a      	ldr	r3, [pc, #40]	; (8004df0 <prvAddNewTaskToReadyList+0xc8>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d207      	bcs.n	8004de2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004dd2:	4b0c      	ldr	r3, [pc, #48]	; (8004e04 <prvAddNewTaskToReadyList+0xdc>)
 8004dd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004de2:	bf00      	nop
 8004de4:	3708      	adds	r7, #8
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20000c24 	.word	0x20000c24
 8004df0:	20000750 	.word	0x20000750
 8004df4:	20000c30 	.word	0x20000c30
 8004df8:	20000c40 	.word	0x20000c40
 8004dfc:	20000c2c 	.word	0x20000c2c
 8004e00:	20000754 	.word	0x20000754
 8004e04:	e000ed04 	.word	0xe000ed04

08004e08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004e10:	2300      	movs	r3, #0
 8004e12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d018      	beq.n	8004e4c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e1a:	4b14      	ldr	r3, [pc, #80]	; (8004e6c <vTaskDelay+0x64>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00b      	beq.n	8004e3a <vTaskDelay+0x32>
 8004e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e26:	b672      	cpsid	i
 8004e28:	f383 8811 	msr	BASEPRI, r3
 8004e2c:	f3bf 8f6f 	isb	sy
 8004e30:	f3bf 8f4f 	dsb	sy
 8004e34:	b662      	cpsie	i
 8004e36:	60bb      	str	r3, [r7, #8]
 8004e38:	e7fe      	b.n	8004e38 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8004e3a:	f000 f93b 	bl	80050b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e3e:	2100      	movs	r1, #0
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 fda9 	bl	8005998 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004e46:	f000 f943 	bl	80050d0 <xTaskResumeAll>
 8004e4a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d107      	bne.n	8004e62 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004e52:	4b07      	ldr	r3, [pc, #28]	; (8004e70 <vTaskDelay+0x68>)
 8004e54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e58:	601a      	str	r2, [r3, #0]
 8004e5a:	f3bf 8f4f 	dsb	sy
 8004e5e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20000c4c 	.word	0x20000c4c
 8004e70:	e000ed04 	.word	0xe000ed04

08004e74 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 8004e7c:	f001 fa3c 	bl	80062f8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d102      	bne.n	8004e8c <uxTaskPriorityGet+0x18>
 8004e86:	4b07      	ldr	r3, [pc, #28]	; (8004ea4 <uxTaskPriorityGet+0x30>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	e000      	b.n	8004e8e <uxTaskPriorityGet+0x1a>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e94:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 8004e96:	f001 fa61 	bl	800635c <vPortExitCritical>

		return uxReturn;
 8004e9a:	68bb      	ldr	r3, [r7, #8]
	}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	20000750 	.word	0x20000750

08004ea8 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b37      	cmp	r3, #55	; 0x37
 8004eba:	d90b      	bls.n	8004ed4 <vTaskPrioritySet+0x2c>
 8004ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec0:	b672      	cpsid	i
 8004ec2:	f383 8811 	msr	BASEPRI, r3
 8004ec6:	f3bf 8f6f 	isb	sy
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	b662      	cpsie	i
 8004ed0:	60fb      	str	r3, [r7, #12]
 8004ed2:	e7fe      	b.n	8004ed2 <vTaskPrioritySet+0x2a>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	2b37      	cmp	r3, #55	; 0x37
 8004ed8:	d901      	bls.n	8004ede <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004eda:	2337      	movs	r3, #55	; 0x37
 8004edc:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8004ede:	f001 fa0b 	bl	80062f8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d102      	bne.n	8004eee <vTaskPrioritySet+0x46>
 8004ee8:	4b3a      	ldr	r3, [pc, #232]	; (8004fd4 <vTaskPrioritySet+0x12c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	e000      	b.n	8004ef0 <vTaskPrioritySet+0x48>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ef6:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d063      	beq.n	8004fc8 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d90d      	bls.n	8004f24 <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8004f08:	4b32      	ldr	r3, [pc, #200]	; (8004fd4 <vTaskPrioritySet+0x12c>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d00f      	beq.n	8004f32 <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8004f12:	4b30      	ldr	r3, [pc, #192]	; (8004fd4 <vTaskPrioritySet+0x12c>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f18:	683a      	ldr	r2, [r7, #0]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d309      	bcc.n	8004f32 <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	61fb      	str	r3, [r7, #28]
 8004f22:	e006      	b.n	8004f32 <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8004f24:	4b2b      	ldr	r3, [pc, #172]	; (8004fd4 <vTaskPrioritySet+0x12c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d101      	bne.n	8004f32 <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f36:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d102      	bne.n	8004f4a <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	64da      	str	r2, [r3, #76]	; 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	db04      	blt.n	8004f62 <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	6959      	ldr	r1, [r3, #20]
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	4413      	add	r3, r2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	4a19      	ldr	r2, [pc, #100]	; (8004fd8 <vTaskPrioritySet+0x130>)
 8004f72:	4413      	add	r3, r2
 8004f74:	4299      	cmp	r1, r3
 8004f76:	d11c      	bne.n	8004fb2 <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7ff f87d 	bl	800407c <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f86:	4b15      	ldr	r3, [pc, #84]	; (8004fdc <vTaskPrioritySet+0x134>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d903      	bls.n	8004f96 <vTaskPrioritySet+0xee>
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f92:	4a12      	ldr	r2, [pc, #72]	; (8004fdc <vTaskPrioritySet+0x134>)
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4a0d      	ldr	r2, [pc, #52]	; (8004fd8 <vTaskPrioritySet+0x130>)
 8004fa4:	441a      	add	r2, r3
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	3304      	adds	r3, #4
 8004faa:	4619      	mov	r1, r3
 8004fac:	4610      	mov	r0, r2
 8004fae:	f7ff f808 	bl	8003fc2 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d007      	beq.n	8004fc8 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8004fb8:	4b09      	ldr	r3, [pc, #36]	; (8004fe0 <vTaskPrioritySet+0x138>)
 8004fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8004fc8:	f001 f9c8 	bl	800635c <vPortExitCritical>
	}
 8004fcc:	bf00      	nop
 8004fce:	3720      	adds	r7, #32
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	20000750 	.word	0x20000750
 8004fd8:	20000754 	.word	0x20000754
 8004fdc:	20000c2c 	.word	0x20000c2c
 8004fe0:	e000ed04 	.word	0xe000ed04

08004fe4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08a      	sub	sp, #40	; 0x28
 8004fe8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004ff2:	463a      	mov	r2, r7
 8004ff4:	1d39      	adds	r1, r7, #4
 8004ff6:	f107 0308 	add.w	r3, r7, #8
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7fe ff80 	bl	8003f00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005000:	6839      	ldr	r1, [r7, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	9202      	str	r2, [sp, #8]
 8005008:	9301      	str	r3, [sp, #4]
 800500a:	2300      	movs	r3, #0
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	2300      	movs	r3, #0
 8005010:	460a      	mov	r2, r1
 8005012:	4922      	ldr	r1, [pc, #136]	; (800509c <vTaskStartScheduler+0xb8>)
 8005014:	4822      	ldr	r0, [pc, #136]	; (80050a0 <vTaskStartScheduler+0xbc>)
 8005016:	f7ff fd51 	bl	8004abc <xTaskCreateStatic>
 800501a:	4602      	mov	r2, r0
 800501c:	4b21      	ldr	r3, [pc, #132]	; (80050a4 <vTaskStartScheduler+0xc0>)
 800501e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005020:	4b20      	ldr	r3, [pc, #128]	; (80050a4 <vTaskStartScheduler+0xc0>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d002      	beq.n	800502e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005028:	2301      	movs	r3, #1
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	e001      	b.n	8005032 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800502e:	2300      	movs	r3, #0
 8005030:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d102      	bne.n	800503e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005038:	f000 fd02 	bl	8005a40 <xTimerCreateTimerTask>
 800503c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d117      	bne.n	8005074 <vTaskStartScheduler+0x90>
 8005044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005048:	b672      	cpsid	i
 800504a:	f383 8811 	msr	BASEPRI, r3
 800504e:	f3bf 8f6f 	isb	sy
 8005052:	f3bf 8f4f 	dsb	sy
 8005056:	b662      	cpsie	i
 8005058:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800505a:	4b13      	ldr	r3, [pc, #76]	; (80050a8 <vTaskStartScheduler+0xc4>)
 800505c:	f04f 32ff 	mov.w	r2, #4294967295
 8005060:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005062:	4b12      	ldr	r3, [pc, #72]	; (80050ac <vTaskStartScheduler+0xc8>)
 8005064:	2201      	movs	r2, #1
 8005066:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005068:	4b11      	ldr	r3, [pc, #68]	; (80050b0 <vTaskStartScheduler+0xcc>)
 800506a:	2200      	movs	r2, #0
 800506c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800506e:	f001 f8c7 	bl	8006200 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005072:	e00f      	b.n	8005094 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800507a:	d10b      	bne.n	8005094 <vTaskStartScheduler+0xb0>
 800507c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005080:	b672      	cpsid	i
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	b662      	cpsie	i
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	e7fe      	b.n	8005092 <vTaskStartScheduler+0xae>
}
 8005094:	bf00      	nop
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	080072dc 	.word	0x080072dc
 80050a0:	080056d5 	.word	0x080056d5
 80050a4:	20000c48 	.word	0x20000c48
 80050a8:	20000c44 	.word	0x20000c44
 80050ac:	20000c30 	.word	0x20000c30
 80050b0:	20000c28 	.word	0x20000c28

080050b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80050b8:	4b04      	ldr	r3, [pc, #16]	; (80050cc <vTaskSuspendAll+0x18>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3301      	adds	r3, #1
 80050be:	4a03      	ldr	r2, [pc, #12]	; (80050cc <vTaskSuspendAll+0x18>)
 80050c0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80050c2:	bf00      	nop
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	20000c4c 	.word	0x20000c4c

080050d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80050da:	2300      	movs	r3, #0
 80050dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80050de:	4b42      	ldr	r3, [pc, #264]	; (80051e8 <xTaskResumeAll+0x118>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10b      	bne.n	80050fe <xTaskResumeAll+0x2e>
 80050e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ea:	b672      	cpsid	i
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	b662      	cpsie	i
 80050fa:	603b      	str	r3, [r7, #0]
 80050fc:	e7fe      	b.n	80050fc <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050fe:	f001 f8fb 	bl	80062f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005102:	4b39      	ldr	r3, [pc, #228]	; (80051e8 <xTaskResumeAll+0x118>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	3b01      	subs	r3, #1
 8005108:	4a37      	ldr	r2, [pc, #220]	; (80051e8 <xTaskResumeAll+0x118>)
 800510a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800510c:	4b36      	ldr	r3, [pc, #216]	; (80051e8 <xTaskResumeAll+0x118>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d162      	bne.n	80051da <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005114:	4b35      	ldr	r3, [pc, #212]	; (80051ec <xTaskResumeAll+0x11c>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d05e      	beq.n	80051da <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800511c:	e02f      	b.n	800517e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800511e:	4b34      	ldr	r3, [pc, #208]	; (80051f0 <xTaskResumeAll+0x120>)
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	3318      	adds	r3, #24
 800512a:	4618      	mov	r0, r3
 800512c:	f7fe ffa6 	bl	800407c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	3304      	adds	r3, #4
 8005134:	4618      	mov	r0, r3
 8005136:	f7fe ffa1 	bl	800407c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800513e:	4b2d      	ldr	r3, [pc, #180]	; (80051f4 <xTaskResumeAll+0x124>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	429a      	cmp	r2, r3
 8005144:	d903      	bls.n	800514e <xTaskResumeAll+0x7e>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514a:	4a2a      	ldr	r2, [pc, #168]	; (80051f4 <xTaskResumeAll+0x124>)
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005152:	4613      	mov	r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	4413      	add	r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	4a27      	ldr	r2, [pc, #156]	; (80051f8 <xTaskResumeAll+0x128>)
 800515c:	441a      	add	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	3304      	adds	r3, #4
 8005162:	4619      	mov	r1, r3
 8005164:	4610      	mov	r0, r2
 8005166:	f7fe ff2c 	bl	8003fc2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800516e:	4b23      	ldr	r3, [pc, #140]	; (80051fc <xTaskResumeAll+0x12c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005174:	429a      	cmp	r2, r3
 8005176:	d302      	bcc.n	800517e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005178:	4b21      	ldr	r3, [pc, #132]	; (8005200 <xTaskResumeAll+0x130>)
 800517a:	2201      	movs	r2, #1
 800517c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800517e:	4b1c      	ldr	r3, [pc, #112]	; (80051f0 <xTaskResumeAll+0x120>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1cb      	bne.n	800511e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800518c:	f000 fb56 	bl	800583c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005190:	4b1c      	ldr	r3, [pc, #112]	; (8005204 <xTaskResumeAll+0x134>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d010      	beq.n	80051be <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800519c:	f000 f846 	bl	800522c <xTaskIncrementTick>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d002      	beq.n	80051ac <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80051a6:	4b16      	ldr	r3, [pc, #88]	; (8005200 <xTaskResumeAll+0x130>)
 80051a8:	2201      	movs	r2, #1
 80051aa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3b01      	subs	r3, #1
 80051b0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1f1      	bne.n	800519c <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80051b8:	4b12      	ldr	r3, [pc, #72]	; (8005204 <xTaskResumeAll+0x134>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80051be:	4b10      	ldr	r3, [pc, #64]	; (8005200 <xTaskResumeAll+0x130>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d009      	beq.n	80051da <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80051c6:	2301      	movs	r3, #1
 80051c8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80051ca:	4b0f      	ldr	r3, [pc, #60]	; (8005208 <xTaskResumeAll+0x138>)
 80051cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051d0:	601a      	str	r2, [r3, #0]
 80051d2:	f3bf 8f4f 	dsb	sy
 80051d6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80051da:	f001 f8bf 	bl	800635c <vPortExitCritical>

	return xAlreadyYielded;
 80051de:	68bb      	ldr	r3, [r7, #8]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	20000c4c 	.word	0x20000c4c
 80051ec:	20000c24 	.word	0x20000c24
 80051f0:	20000be4 	.word	0x20000be4
 80051f4:	20000c2c 	.word	0x20000c2c
 80051f8:	20000754 	.word	0x20000754
 80051fc:	20000750 	.word	0x20000750
 8005200:	20000c38 	.word	0x20000c38
 8005204:	20000c34 	.word	0x20000c34
 8005208:	e000ed04 	.word	0xe000ed04

0800520c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005212:	4b05      	ldr	r3, [pc, #20]	; (8005228 <xTaskGetTickCount+0x1c>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005218:	687b      	ldr	r3, [r7, #4]
}
 800521a:	4618      	mov	r0, r3
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	20000c28 	.word	0x20000c28

0800522c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005236:	4b4f      	ldr	r3, [pc, #316]	; (8005374 <xTaskIncrementTick+0x148>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	f040 808a 	bne.w	8005354 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005240:	4b4d      	ldr	r3, [pc, #308]	; (8005378 <xTaskIncrementTick+0x14c>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3301      	adds	r3, #1
 8005246:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005248:	4a4b      	ldr	r2, [pc, #300]	; (8005378 <xTaskIncrementTick+0x14c>)
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d121      	bne.n	8005298 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005254:	4b49      	ldr	r3, [pc, #292]	; (800537c <xTaskIncrementTick+0x150>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00b      	beq.n	8005276 <xTaskIncrementTick+0x4a>
 800525e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005262:	b672      	cpsid	i
 8005264:	f383 8811 	msr	BASEPRI, r3
 8005268:	f3bf 8f6f 	isb	sy
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	b662      	cpsie	i
 8005272:	603b      	str	r3, [r7, #0]
 8005274:	e7fe      	b.n	8005274 <xTaskIncrementTick+0x48>
 8005276:	4b41      	ldr	r3, [pc, #260]	; (800537c <xTaskIncrementTick+0x150>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	60fb      	str	r3, [r7, #12]
 800527c:	4b40      	ldr	r3, [pc, #256]	; (8005380 <xTaskIncrementTick+0x154>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a3e      	ldr	r2, [pc, #248]	; (800537c <xTaskIncrementTick+0x150>)
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	4a3e      	ldr	r2, [pc, #248]	; (8005380 <xTaskIncrementTick+0x154>)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6013      	str	r3, [r2, #0]
 800528a:	4b3e      	ldr	r3, [pc, #248]	; (8005384 <xTaskIncrementTick+0x158>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	3301      	adds	r3, #1
 8005290:	4a3c      	ldr	r2, [pc, #240]	; (8005384 <xTaskIncrementTick+0x158>)
 8005292:	6013      	str	r3, [r2, #0]
 8005294:	f000 fad2 	bl	800583c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005298:	4b3b      	ldr	r3, [pc, #236]	; (8005388 <xTaskIncrementTick+0x15c>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d349      	bcc.n	8005336 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052a2:	4b36      	ldr	r3, [pc, #216]	; (800537c <xTaskIncrementTick+0x150>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d104      	bne.n	80052b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052ac:	4b36      	ldr	r3, [pc, #216]	; (8005388 <xTaskIncrementTick+0x15c>)
 80052ae:	f04f 32ff 	mov.w	r2, #4294967295
 80052b2:	601a      	str	r2, [r3, #0]
					break;
 80052b4:	e03f      	b.n	8005336 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052b6:	4b31      	ldr	r3, [pc, #196]	; (800537c <xTaskIncrementTick+0x150>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d203      	bcs.n	80052d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80052ce:	4a2e      	ldr	r2, [pc, #184]	; (8005388 <xTaskIncrementTick+0x15c>)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80052d4:	e02f      	b.n	8005336 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	3304      	adds	r3, #4
 80052da:	4618      	mov	r0, r3
 80052dc:	f7fe fece 	bl	800407c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d004      	beq.n	80052f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	3318      	adds	r3, #24
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fe fec5 	bl	800407c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052f6:	4b25      	ldr	r3, [pc, #148]	; (800538c <xTaskIncrementTick+0x160>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d903      	bls.n	8005306 <xTaskIncrementTick+0xda>
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005302:	4a22      	ldr	r2, [pc, #136]	; (800538c <xTaskIncrementTick+0x160>)
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800530a:	4613      	mov	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4413      	add	r3, r2
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	4a1f      	ldr	r2, [pc, #124]	; (8005390 <xTaskIncrementTick+0x164>)
 8005314:	441a      	add	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	3304      	adds	r3, #4
 800531a:	4619      	mov	r1, r3
 800531c:	4610      	mov	r0, r2
 800531e:	f7fe fe50 	bl	8003fc2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005326:	4b1b      	ldr	r3, [pc, #108]	; (8005394 <xTaskIncrementTick+0x168>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532c:	429a      	cmp	r2, r3
 800532e:	d3b8      	bcc.n	80052a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005330:	2301      	movs	r3, #1
 8005332:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005334:	e7b5      	b.n	80052a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005336:	4b17      	ldr	r3, [pc, #92]	; (8005394 <xTaskIncrementTick+0x168>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800533c:	4914      	ldr	r1, [pc, #80]	; (8005390 <xTaskIncrementTick+0x164>)
 800533e:	4613      	mov	r3, r2
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	4413      	add	r3, r2
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	440b      	add	r3, r1
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d907      	bls.n	800535e <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800534e:	2301      	movs	r3, #1
 8005350:	617b      	str	r3, [r7, #20]
 8005352:	e004      	b.n	800535e <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005354:	4b10      	ldr	r3, [pc, #64]	; (8005398 <xTaskIncrementTick+0x16c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	3301      	adds	r3, #1
 800535a:	4a0f      	ldr	r2, [pc, #60]	; (8005398 <xTaskIncrementTick+0x16c>)
 800535c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800535e:	4b0f      	ldr	r3, [pc, #60]	; (800539c <xTaskIncrementTick+0x170>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 8005366:	2301      	movs	r3, #1
 8005368:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800536a:	697b      	ldr	r3, [r7, #20]
}
 800536c:	4618      	mov	r0, r3
 800536e:	3718      	adds	r7, #24
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	20000c4c 	.word	0x20000c4c
 8005378:	20000c28 	.word	0x20000c28
 800537c:	20000bdc 	.word	0x20000bdc
 8005380:	20000be0 	.word	0x20000be0
 8005384:	20000c3c 	.word	0x20000c3c
 8005388:	20000c44 	.word	0x20000c44
 800538c:	20000c2c 	.word	0x20000c2c
 8005390:	20000754 	.word	0x20000754
 8005394:	20000750 	.word	0x20000750
 8005398:	20000c34 	.word	0x20000c34
 800539c:	20000c38 	.word	0x20000c38

080053a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053a6:	4b28      	ldr	r3, [pc, #160]	; (8005448 <vTaskSwitchContext+0xa8>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80053ae:	4b27      	ldr	r3, [pc, #156]	; (800544c <vTaskSwitchContext+0xac>)
 80053b0:	2201      	movs	r2, #1
 80053b2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80053b4:	e042      	b.n	800543c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80053b6:	4b25      	ldr	r3, [pc, #148]	; (800544c <vTaskSwitchContext+0xac>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053bc:	4b24      	ldr	r3, [pc, #144]	; (8005450 <vTaskSwitchContext+0xb0>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	e011      	b.n	80053e8 <vTaskSwitchContext+0x48>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10b      	bne.n	80053e2 <vTaskSwitchContext+0x42>
 80053ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ce:	b672      	cpsid	i
 80053d0:	f383 8811 	msr	BASEPRI, r3
 80053d4:	f3bf 8f6f 	isb	sy
 80053d8:	f3bf 8f4f 	dsb	sy
 80053dc:	b662      	cpsie	i
 80053de:	607b      	str	r3, [r7, #4]
 80053e0:	e7fe      	b.n	80053e0 <vTaskSwitchContext+0x40>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	3b01      	subs	r3, #1
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	491a      	ldr	r1, [pc, #104]	; (8005454 <vTaskSwitchContext+0xb4>)
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	4613      	mov	r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	440b      	add	r3, r1
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0e3      	beq.n	80053c4 <vTaskSwitchContext+0x24>
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	4613      	mov	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4413      	add	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4a13      	ldr	r2, [pc, #76]	; (8005454 <vTaskSwitchContext+0xb4>)
 8005408:	4413      	add	r3, r2
 800540a:	60bb      	str	r3, [r7, #8]
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	605a      	str	r2, [r3, #4]
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	3308      	adds	r3, #8
 800541e:	429a      	cmp	r2, r3
 8005420:	d104      	bne.n	800542c <vTaskSwitchContext+0x8c>
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	685a      	ldr	r2, [r3, #4]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	605a      	str	r2, [r3, #4]
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	4a09      	ldr	r2, [pc, #36]	; (8005458 <vTaskSwitchContext+0xb8>)
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	4a06      	ldr	r2, [pc, #24]	; (8005450 <vTaskSwitchContext+0xb0>)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6013      	str	r3, [r2, #0]
}
 800543c:	bf00      	nop
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	20000c4c 	.word	0x20000c4c
 800544c:	20000c38 	.word	0x20000c38
 8005450:	20000c2c 	.word	0x20000c2c
 8005454:	20000754 	.word	0x20000754
 8005458:	20000750 	.word	0x20000750

0800545c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d10b      	bne.n	8005484 <vTaskPlaceOnEventList+0x28>
 800546c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005470:	b672      	cpsid	i
 8005472:	f383 8811 	msr	BASEPRI, r3
 8005476:	f3bf 8f6f 	isb	sy
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	b662      	cpsie	i
 8005480:	60fb      	str	r3, [r7, #12]
 8005482:	e7fe      	b.n	8005482 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005484:	4b07      	ldr	r3, [pc, #28]	; (80054a4 <vTaskPlaceOnEventList+0x48>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3318      	adds	r3, #24
 800548a:	4619      	mov	r1, r3
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f7fe fdbc 	bl	800400a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005492:	2101      	movs	r1, #1
 8005494:	6838      	ldr	r0, [r7, #0]
 8005496:	f000 fa7f 	bl	8005998 <prvAddCurrentTaskToDelayedList>
}
 800549a:	bf00      	nop
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20000750 	.word	0x20000750

080054a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b086      	sub	sp, #24
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10b      	bne.n	80054d2 <vTaskPlaceOnEventListRestricted+0x2a>
 80054ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054be:	b672      	cpsid	i
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	b662      	cpsie	i
 80054ce:	617b      	str	r3, [r7, #20]
 80054d0:	e7fe      	b.n	80054d0 <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054d2:	4b0a      	ldr	r3, [pc, #40]	; (80054fc <vTaskPlaceOnEventListRestricted+0x54>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3318      	adds	r3, #24
 80054d8:	4619      	mov	r1, r3
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f7fe fd71 	bl	8003fc2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d002      	beq.n	80054ec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80054e6:	f04f 33ff 	mov.w	r3, #4294967295
 80054ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80054ec:	6879      	ldr	r1, [r7, #4]
 80054ee:	68b8      	ldr	r0, [r7, #8]
 80054f0:	f000 fa52 	bl	8005998 <prvAddCurrentTaskToDelayedList>
	}
 80054f4:	bf00      	nop
 80054f6:	3718      	adds	r7, #24
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	20000750 	.word	0x20000750

08005500 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b086      	sub	sp, #24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10b      	bne.n	800552e <xTaskRemoveFromEventList+0x2e>
 8005516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551a:	b672      	cpsid	i
 800551c:	f383 8811 	msr	BASEPRI, r3
 8005520:	f3bf 8f6f 	isb	sy
 8005524:	f3bf 8f4f 	dsb	sy
 8005528:	b662      	cpsie	i
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	e7fe      	b.n	800552c <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	3318      	adds	r3, #24
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe fda2 	bl	800407c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005538:	4b1d      	ldr	r3, [pc, #116]	; (80055b0 <xTaskRemoveFromEventList+0xb0>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d11d      	bne.n	800557c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	3304      	adds	r3, #4
 8005544:	4618      	mov	r0, r3
 8005546:	f7fe fd99 	bl	800407c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800554e:	4b19      	ldr	r3, [pc, #100]	; (80055b4 <xTaskRemoveFromEventList+0xb4>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	429a      	cmp	r2, r3
 8005554:	d903      	bls.n	800555e <xTaskRemoveFromEventList+0x5e>
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555a:	4a16      	ldr	r2, [pc, #88]	; (80055b4 <xTaskRemoveFromEventList+0xb4>)
 800555c:	6013      	str	r3, [r2, #0]
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005562:	4613      	mov	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4a13      	ldr	r2, [pc, #76]	; (80055b8 <xTaskRemoveFromEventList+0xb8>)
 800556c:	441a      	add	r2, r3
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	3304      	adds	r3, #4
 8005572:	4619      	mov	r1, r3
 8005574:	4610      	mov	r0, r2
 8005576:	f7fe fd24 	bl	8003fc2 <vListInsertEnd>
 800557a:	e005      	b.n	8005588 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	3318      	adds	r3, #24
 8005580:	4619      	mov	r1, r3
 8005582:	480e      	ldr	r0, [pc, #56]	; (80055bc <xTaskRemoveFromEventList+0xbc>)
 8005584:	f7fe fd1d 	bl	8003fc2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558c:	4b0c      	ldr	r3, [pc, #48]	; (80055c0 <xTaskRemoveFromEventList+0xc0>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005592:	429a      	cmp	r2, r3
 8005594:	d905      	bls.n	80055a2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005596:	2301      	movs	r3, #1
 8005598:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800559a:	4b0a      	ldr	r3, [pc, #40]	; (80055c4 <xTaskRemoveFromEventList+0xc4>)
 800559c:	2201      	movs	r2, #1
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	e001      	b.n	80055a6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80055a6:	697b      	ldr	r3, [r7, #20]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	20000c4c 	.word	0x20000c4c
 80055b4:	20000c2c 	.word	0x20000c2c
 80055b8:	20000754 	.word	0x20000754
 80055bc:	20000be4 	.word	0x20000be4
 80055c0:	20000750 	.word	0x20000750
 80055c4:	20000c38 	.word	0x20000c38

080055c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80055d0:	4b06      	ldr	r3, [pc, #24]	; (80055ec <vTaskInternalSetTimeOutState+0x24>)
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80055d8:	4b05      	ldr	r3, [pc, #20]	; (80055f0 <vTaskInternalSetTimeOutState+0x28>)
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	605a      	str	r2, [r3, #4]
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr
 80055ec:	20000c3c 	.word	0x20000c3c
 80055f0:	20000c28 	.word	0x20000c28

080055f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10b      	bne.n	800561c <xTaskCheckForTimeOut+0x28>
 8005604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005608:	b672      	cpsid	i
 800560a:	f383 8811 	msr	BASEPRI, r3
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f3bf 8f4f 	dsb	sy
 8005616:	b662      	cpsie	i
 8005618:	613b      	str	r3, [r7, #16]
 800561a:	e7fe      	b.n	800561a <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10b      	bne.n	800563a <xTaskCheckForTimeOut+0x46>
 8005622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005626:	b672      	cpsid	i
 8005628:	f383 8811 	msr	BASEPRI, r3
 800562c:	f3bf 8f6f 	isb	sy
 8005630:	f3bf 8f4f 	dsb	sy
 8005634:	b662      	cpsie	i
 8005636:	60fb      	str	r3, [r7, #12]
 8005638:	e7fe      	b.n	8005638 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800563a:	f000 fe5d 	bl	80062f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800563e:	4b1d      	ldr	r3, [pc, #116]	; (80056b4 <xTaskCheckForTimeOut+0xc0>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005656:	d102      	bne.n	800565e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005658:	2300      	movs	r3, #0
 800565a:	61fb      	str	r3, [r7, #28]
 800565c:	e023      	b.n	80056a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	4b15      	ldr	r3, [pc, #84]	; (80056b8 <xTaskCheckForTimeOut+0xc4>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	429a      	cmp	r2, r3
 8005668:	d007      	beq.n	800567a <xTaskCheckForTimeOut+0x86>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	69ba      	ldr	r2, [r7, #24]
 8005670:	429a      	cmp	r2, r3
 8005672:	d302      	bcc.n	800567a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005674:	2301      	movs	r3, #1
 8005676:	61fb      	str	r3, [r7, #28]
 8005678:	e015      	b.n	80056a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	429a      	cmp	r2, r3
 8005682:	d20b      	bcs.n	800569c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	1ad2      	subs	r2, r2, r3
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f7ff ff99 	bl	80055c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005696:	2300      	movs	r3, #0
 8005698:	61fb      	str	r3, [r7, #28]
 800569a:	e004      	b.n	80056a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80056a2:	2301      	movs	r3, #1
 80056a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80056a6:	f000 fe59 	bl	800635c <vPortExitCritical>

	return xReturn;
 80056aa:	69fb      	ldr	r3, [r7, #28]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3720      	adds	r7, #32
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	20000c28 	.word	0x20000c28
 80056b8:	20000c3c 	.word	0x20000c3c

080056bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80056bc:	b480      	push	{r7}
 80056be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80056c0:	4b03      	ldr	r3, [pc, #12]	; (80056d0 <vTaskMissedYield+0x14>)
 80056c2:	2201      	movs	r2, #1
 80056c4:	601a      	str	r2, [r3, #0]
}
 80056c6:	bf00      	nop
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	20000c38 	.word	0x20000c38

080056d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80056dc:	f000 f852 	bl	8005784 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80056e0:	4b06      	ldr	r3, [pc, #24]	; (80056fc <prvIdleTask+0x28>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d9f9      	bls.n	80056dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80056e8:	4b05      	ldr	r3, [pc, #20]	; (8005700 <prvIdleTask+0x2c>)
 80056ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	f3bf 8f4f 	dsb	sy
 80056f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056f8:	e7f0      	b.n	80056dc <prvIdleTask+0x8>
 80056fa:	bf00      	nop
 80056fc:	20000754 	.word	0x20000754
 8005700:	e000ed04 	.word	0xe000ed04

08005704 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800570a:	2300      	movs	r3, #0
 800570c:	607b      	str	r3, [r7, #4]
 800570e:	e00c      	b.n	800572a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	4613      	mov	r3, r2
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	4a12      	ldr	r2, [pc, #72]	; (8005764 <prvInitialiseTaskLists+0x60>)
 800571c:	4413      	add	r3, r2
 800571e:	4618      	mov	r0, r3
 8005720:	f7fe fc22 	bl	8003f68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	3301      	adds	r3, #1
 8005728:	607b      	str	r3, [r7, #4]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b37      	cmp	r3, #55	; 0x37
 800572e:	d9ef      	bls.n	8005710 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005730:	480d      	ldr	r0, [pc, #52]	; (8005768 <prvInitialiseTaskLists+0x64>)
 8005732:	f7fe fc19 	bl	8003f68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005736:	480d      	ldr	r0, [pc, #52]	; (800576c <prvInitialiseTaskLists+0x68>)
 8005738:	f7fe fc16 	bl	8003f68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800573c:	480c      	ldr	r0, [pc, #48]	; (8005770 <prvInitialiseTaskLists+0x6c>)
 800573e:	f7fe fc13 	bl	8003f68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005742:	480c      	ldr	r0, [pc, #48]	; (8005774 <prvInitialiseTaskLists+0x70>)
 8005744:	f7fe fc10 	bl	8003f68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005748:	480b      	ldr	r0, [pc, #44]	; (8005778 <prvInitialiseTaskLists+0x74>)
 800574a:	f7fe fc0d 	bl	8003f68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800574e:	4b0b      	ldr	r3, [pc, #44]	; (800577c <prvInitialiseTaskLists+0x78>)
 8005750:	4a05      	ldr	r2, [pc, #20]	; (8005768 <prvInitialiseTaskLists+0x64>)
 8005752:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005754:	4b0a      	ldr	r3, [pc, #40]	; (8005780 <prvInitialiseTaskLists+0x7c>)
 8005756:	4a05      	ldr	r2, [pc, #20]	; (800576c <prvInitialiseTaskLists+0x68>)
 8005758:	601a      	str	r2, [r3, #0]
}
 800575a:	bf00      	nop
 800575c:	3708      	adds	r7, #8
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	20000754 	.word	0x20000754
 8005768:	20000bb4 	.word	0x20000bb4
 800576c:	20000bc8 	.word	0x20000bc8
 8005770:	20000be4 	.word	0x20000be4
 8005774:	20000bf8 	.word	0x20000bf8
 8005778:	20000c10 	.word	0x20000c10
 800577c:	20000bdc 	.word	0x20000bdc
 8005780:	20000be0 	.word	0x20000be0

08005784 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800578a:	e019      	b.n	80057c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800578c:	f000 fdb4 	bl	80062f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005790:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <prvCheckTasksWaitingTermination+0x4c>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	3304      	adds	r3, #4
 800579c:	4618      	mov	r0, r3
 800579e:	f7fe fc6d 	bl	800407c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80057a2:	4b0c      	ldr	r3, [pc, #48]	; (80057d4 <prvCheckTasksWaitingTermination+0x50>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	3b01      	subs	r3, #1
 80057a8:	4a0a      	ldr	r2, [pc, #40]	; (80057d4 <prvCheckTasksWaitingTermination+0x50>)
 80057aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80057ac:	4b0a      	ldr	r3, [pc, #40]	; (80057d8 <prvCheckTasksWaitingTermination+0x54>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3b01      	subs	r3, #1
 80057b2:	4a09      	ldr	r2, [pc, #36]	; (80057d8 <prvCheckTasksWaitingTermination+0x54>)
 80057b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80057b6:	f000 fdd1 	bl	800635c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f80e 	bl	80057dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057c0:	4b05      	ldr	r3, [pc, #20]	; (80057d8 <prvCheckTasksWaitingTermination+0x54>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e1      	bne.n	800578c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80057c8:	bf00      	nop
 80057ca:	3708      	adds	r7, #8
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	20000bf8 	.word	0x20000bf8
 80057d4:	20000c24 	.word	0x20000c24
 80057d8:	20000c0c 	.word	0x20000c0c

080057dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d108      	bne.n	8005800 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f2:	4618      	mov	r0, r3
 80057f4:	f000 ff6a 	bl	80066cc <vPortFree>
				vPortFree( pxTCB );
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 ff67 	bl	80066cc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057fe:	e019      	b.n	8005834 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005806:	2b01      	cmp	r3, #1
 8005808:	d103      	bne.n	8005812 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 ff5e 	bl	80066cc <vPortFree>
	}
 8005810:	e010      	b.n	8005834 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005818:	2b02      	cmp	r3, #2
 800581a:	d00b      	beq.n	8005834 <prvDeleteTCB+0x58>
 800581c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005820:	b672      	cpsid	i
 8005822:	f383 8811 	msr	BASEPRI, r3
 8005826:	f3bf 8f6f 	isb	sy
 800582a:	f3bf 8f4f 	dsb	sy
 800582e:	b662      	cpsie	i
 8005830:	60fb      	str	r3, [r7, #12]
 8005832:	e7fe      	b.n	8005832 <prvDeleteTCB+0x56>
	}
 8005834:	bf00      	nop
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005842:	4b0c      	ldr	r3, [pc, #48]	; (8005874 <prvResetNextTaskUnblockTime+0x38>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d104      	bne.n	8005856 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800584c:	4b0a      	ldr	r3, [pc, #40]	; (8005878 <prvResetNextTaskUnblockTime+0x3c>)
 800584e:	f04f 32ff 	mov.w	r2, #4294967295
 8005852:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005854:	e008      	b.n	8005868 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005856:	4b07      	ldr	r3, [pc, #28]	; (8005874 <prvResetNextTaskUnblockTime+0x38>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	4a04      	ldr	r2, [pc, #16]	; (8005878 <prvResetNextTaskUnblockTime+0x3c>)
 8005866:	6013      	str	r3, [r2, #0]
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	20000bdc 	.word	0x20000bdc
 8005878:	20000c44 	.word	0x20000c44

0800587c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005882:	4b0b      	ldr	r3, [pc, #44]	; (80058b0 <xTaskGetSchedulerState+0x34>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d102      	bne.n	8005890 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800588a:	2301      	movs	r3, #1
 800588c:	607b      	str	r3, [r7, #4]
 800588e:	e008      	b.n	80058a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005890:	4b08      	ldr	r3, [pc, #32]	; (80058b4 <xTaskGetSchedulerState+0x38>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d102      	bne.n	800589e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005898:	2302      	movs	r3, #2
 800589a:	607b      	str	r3, [r7, #4]
 800589c:	e001      	b.n	80058a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800589e:	2300      	movs	r3, #0
 80058a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80058a2:	687b      	ldr	r3, [r7, #4]
	}
 80058a4:	4618      	mov	r0, r3
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	20000c30 	.word	0x20000c30
 80058b4:	20000c4c 	.word	0x20000c4c

080058b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80058c4:	2300      	movs	r3, #0
 80058c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d058      	beq.n	8005980 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80058ce:	4b2f      	ldr	r3, [pc, #188]	; (800598c <xTaskPriorityDisinherit+0xd4>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d00b      	beq.n	80058f0 <xTaskPriorityDisinherit+0x38>
 80058d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058dc:	b672      	cpsid	i
 80058de:	f383 8811 	msr	BASEPRI, r3
 80058e2:	f3bf 8f6f 	isb	sy
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	b662      	cpsie	i
 80058ec:	60fb      	str	r3, [r7, #12]
 80058ee:	e7fe      	b.n	80058ee <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d10b      	bne.n	8005910 <xTaskPriorityDisinherit+0x58>
 80058f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058fc:	b672      	cpsid	i
 80058fe:	f383 8811 	msr	BASEPRI, r3
 8005902:	f3bf 8f6f 	isb	sy
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	b662      	cpsie	i
 800590c:	60bb      	str	r3, [r7, #8]
 800590e:	e7fe      	b.n	800590e <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005914:	1e5a      	subs	r2, r3, #1
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005922:	429a      	cmp	r2, r3
 8005924:	d02c      	beq.n	8005980 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800592a:	2b00      	cmp	r3, #0
 800592c:	d128      	bne.n	8005980 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	3304      	adds	r3, #4
 8005932:	4618      	mov	r0, r3
 8005934:	f7fe fba2 	bl	800407c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005944:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005950:	4b0f      	ldr	r3, [pc, #60]	; (8005990 <xTaskPriorityDisinherit+0xd8>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	429a      	cmp	r2, r3
 8005956:	d903      	bls.n	8005960 <xTaskPriorityDisinherit+0xa8>
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800595c:	4a0c      	ldr	r2, [pc, #48]	; (8005990 <xTaskPriorityDisinherit+0xd8>)
 800595e:	6013      	str	r3, [r2, #0]
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	4a09      	ldr	r2, [pc, #36]	; (8005994 <xTaskPriorityDisinherit+0xdc>)
 800596e:	441a      	add	r2, r3
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	3304      	adds	r3, #4
 8005974:	4619      	mov	r1, r3
 8005976:	4610      	mov	r0, r2
 8005978:	f7fe fb23 	bl	8003fc2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800597c:	2301      	movs	r3, #1
 800597e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005980:	697b      	ldr	r3, [r7, #20]
	}
 8005982:	4618      	mov	r0, r3
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	20000750 	.word	0x20000750
 8005990:	20000c2c 	.word	0x20000c2c
 8005994:	20000754 	.word	0x20000754

08005998 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80059a2:	4b21      	ldr	r3, [pc, #132]	; (8005a28 <prvAddCurrentTaskToDelayedList+0x90>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059a8:	4b20      	ldr	r3, [pc, #128]	; (8005a2c <prvAddCurrentTaskToDelayedList+0x94>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	3304      	adds	r3, #4
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe fb64 	bl	800407c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ba:	d10a      	bne.n	80059d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d007      	beq.n	80059d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059c2:	4b1a      	ldr	r3, [pc, #104]	; (8005a2c <prvAddCurrentTaskToDelayedList+0x94>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3304      	adds	r3, #4
 80059c8:	4619      	mov	r1, r3
 80059ca:	4819      	ldr	r0, [pc, #100]	; (8005a30 <prvAddCurrentTaskToDelayedList+0x98>)
 80059cc:	f7fe faf9 	bl	8003fc2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80059d0:	e026      	b.n	8005a20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4413      	add	r3, r2
 80059d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059da:	4b14      	ldr	r3, [pc, #80]	; (8005a2c <prvAddCurrentTaskToDelayedList+0x94>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68ba      	ldr	r2, [r7, #8]
 80059e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d209      	bcs.n	80059fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059ea:	4b12      	ldr	r3, [pc, #72]	; (8005a34 <prvAddCurrentTaskToDelayedList+0x9c>)
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	4b0f      	ldr	r3, [pc, #60]	; (8005a2c <prvAddCurrentTaskToDelayedList+0x94>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	3304      	adds	r3, #4
 80059f4:	4619      	mov	r1, r3
 80059f6:	4610      	mov	r0, r2
 80059f8:	f7fe fb07 	bl	800400a <vListInsert>
}
 80059fc:	e010      	b.n	8005a20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059fe:	4b0e      	ldr	r3, [pc, #56]	; (8005a38 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	3304      	adds	r3, #4
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4610      	mov	r0, r2
 8005a0c:	f7fe fafd 	bl	800400a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a10:	4b0a      	ldr	r3, [pc, #40]	; (8005a3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d202      	bcs.n	8005a20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005a1a:	4a08      	ldr	r2, [pc, #32]	; (8005a3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	6013      	str	r3, [r2, #0]
}
 8005a20:	bf00      	nop
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	20000c28 	.word	0x20000c28
 8005a2c:	20000750 	.word	0x20000750
 8005a30:	20000c10 	.word	0x20000c10
 8005a34:	20000be0 	.word	0x20000be0
 8005a38:	20000bdc 	.word	0x20000bdc
 8005a3c:	20000c44 	.word	0x20000c44

08005a40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b08a      	sub	sp, #40	; 0x28
 8005a44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005a46:	2300      	movs	r3, #0
 8005a48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005a4a:	f000 fb0d 	bl	8006068 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005a4e:	4b1d      	ldr	r3, [pc, #116]	; (8005ac4 <xTimerCreateTimerTask+0x84>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d021      	beq.n	8005a9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005a56:	2300      	movs	r3, #0
 8005a58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005a5e:	1d3a      	adds	r2, r7, #4
 8005a60:	f107 0108 	add.w	r1, r7, #8
 8005a64:	f107 030c 	add.w	r3, r7, #12
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7fe fa63 	bl	8003f34 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005a6e:	6879      	ldr	r1, [r7, #4]
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	9202      	str	r2, [sp, #8]
 8005a76:	9301      	str	r3, [sp, #4]
 8005a78:	2302      	movs	r3, #2
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	460a      	mov	r2, r1
 8005a80:	4911      	ldr	r1, [pc, #68]	; (8005ac8 <xTimerCreateTimerTask+0x88>)
 8005a82:	4812      	ldr	r0, [pc, #72]	; (8005acc <xTimerCreateTimerTask+0x8c>)
 8005a84:	f7ff f81a 	bl	8004abc <xTaskCreateStatic>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	4b11      	ldr	r3, [pc, #68]	; (8005ad0 <xTimerCreateTimerTask+0x90>)
 8005a8c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a8e:	4b10      	ldr	r3, [pc, #64]	; (8005ad0 <xTimerCreateTimerTask+0x90>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005a96:	2301      	movs	r3, #1
 8005a98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10b      	bne.n	8005ab8 <xTimerCreateTimerTask+0x78>
 8005aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa4:	b672      	cpsid	i
 8005aa6:	f383 8811 	msr	BASEPRI, r3
 8005aaa:	f3bf 8f6f 	isb	sy
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	b662      	cpsie	i
 8005ab4:	613b      	str	r3, [r7, #16]
 8005ab6:	e7fe      	b.n	8005ab6 <xTimerCreateTimerTask+0x76>
	return xReturn;
 8005ab8:	697b      	ldr	r3, [r7, #20]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	20000c80 	.word	0x20000c80
 8005ac8:	080072e4 	.word	0x080072e4
 8005acc:	08005c0d 	.word	0x08005c0d
 8005ad0:	20000c84 	.word	0x20000c84

08005ad4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b08a      	sub	sp, #40	; 0x28
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
 8005ae0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10b      	bne.n	8005b04 <xTimerGenericCommand+0x30>
 8005aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af0:	b672      	cpsid	i
 8005af2:	f383 8811 	msr	BASEPRI, r3
 8005af6:	f3bf 8f6f 	isb	sy
 8005afa:	f3bf 8f4f 	dsb	sy
 8005afe:	b662      	cpsie	i
 8005b00:	623b      	str	r3, [r7, #32]
 8005b02:	e7fe      	b.n	8005b02 <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005b04:	4b19      	ldr	r3, [pc, #100]	; (8005b6c <xTimerGenericCommand+0x98>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d02a      	beq.n	8005b62 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	2b05      	cmp	r3, #5
 8005b1c:	dc18      	bgt.n	8005b50 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005b1e:	f7ff fead 	bl	800587c <xTaskGetSchedulerState>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d109      	bne.n	8005b3c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005b28:	4b10      	ldr	r3, [pc, #64]	; (8005b6c <xTimerGenericCommand+0x98>)
 8005b2a:	6818      	ldr	r0, [r3, #0]
 8005b2c:	f107 0110 	add.w	r1, r7, #16
 8005b30:	2300      	movs	r3, #0
 8005b32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b34:	f7fe fbd6 	bl	80042e4 <xQueueGenericSend>
 8005b38:	6278      	str	r0, [r7, #36]	; 0x24
 8005b3a:	e012      	b.n	8005b62 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005b3c:	4b0b      	ldr	r3, [pc, #44]	; (8005b6c <xTimerGenericCommand+0x98>)
 8005b3e:	6818      	ldr	r0, [r3, #0]
 8005b40:	f107 0110 	add.w	r1, r7, #16
 8005b44:	2300      	movs	r3, #0
 8005b46:	2200      	movs	r2, #0
 8005b48:	f7fe fbcc 	bl	80042e4 <xQueueGenericSend>
 8005b4c:	6278      	str	r0, [r7, #36]	; 0x24
 8005b4e:	e008      	b.n	8005b62 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005b50:	4b06      	ldr	r3, [pc, #24]	; (8005b6c <xTimerGenericCommand+0x98>)
 8005b52:	6818      	ldr	r0, [r3, #0]
 8005b54:	f107 0110 	add.w	r1, r7, #16
 8005b58:	2300      	movs	r3, #0
 8005b5a:	683a      	ldr	r2, [r7, #0]
 8005b5c:	f7fe fcc4 	bl	80044e8 <xQueueGenericSendFromISR>
 8005b60:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3728      	adds	r7, #40	; 0x28
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	20000c80 	.word	0x20000c80

08005b70 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af02      	add	r7, sp, #8
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b7a:	4b23      	ldr	r3, [pc, #140]	; (8005c08 <prvProcessExpiredTimer+0x98>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	3304      	adds	r3, #4
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7fe fa77 	bl	800407c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b94:	f003 0304 	and.w	r3, r3, #4
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d023      	beq.n	8005be4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	699a      	ldr	r2, [r3, #24]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	18d1      	adds	r1, r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	6978      	ldr	r0, [r7, #20]
 8005baa:	f000 f8d3 	bl	8005d54 <prvInsertTimerInActiveList>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d020      	beq.n	8005bf6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	2300      	movs	r3, #0
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	6978      	ldr	r0, [r7, #20]
 8005bc0:	f7ff ff88 	bl	8005ad4 <xTimerGenericCommand>
 8005bc4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d114      	bne.n	8005bf6 <prvProcessExpiredTimer+0x86>
 8005bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd0:	b672      	cpsid	i
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	b662      	cpsie	i
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	e7fe      	b.n	8005be2 <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bea:	f023 0301 	bic.w	r3, r3, #1
 8005bee:	b2da      	uxtb	r2, r3
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	6978      	ldr	r0, [r7, #20]
 8005bfc:	4798      	blx	r3
}
 8005bfe:	bf00      	nop
 8005c00:	3718      	adds	r7, #24
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000c78 	.word	0x20000c78

08005c0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005c14:	f107 0308 	add.w	r3, r7, #8
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 f857 	bl	8005ccc <prvGetNextExpireTime>
 8005c1e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	4619      	mov	r1, r3
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f000 f803 	bl	8005c30 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005c2a:	f000 f8d5 	bl	8005dd8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005c2e:	e7f1      	b.n	8005c14 <prvTimerTask+0x8>

08005c30 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005c3a:	f7ff fa3b 	bl	80050b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c3e:	f107 0308 	add.w	r3, r7, #8
 8005c42:	4618      	mov	r0, r3
 8005c44:	f000 f866 	bl	8005d14 <prvSampleTimeNow>
 8005c48:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d130      	bne.n	8005cb2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10a      	bne.n	8005c6c <prvProcessTimerOrBlockTask+0x3c>
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d806      	bhi.n	8005c6c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005c5e:	f7ff fa37 	bl	80050d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005c62:	68f9      	ldr	r1, [r7, #12]
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f7ff ff83 	bl	8005b70 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005c6a:	e024      	b.n	8005cb6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d008      	beq.n	8005c84 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005c72:	4b13      	ldr	r3, [pc, #76]	; (8005cc0 <prvProcessTimerOrBlockTask+0x90>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <prvProcessTimerOrBlockTask+0x50>
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e000      	b.n	8005c82 <prvProcessTimerOrBlockTask+0x52>
 8005c80:	2300      	movs	r3, #0
 8005c82:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005c84:	4b0f      	ldr	r3, [pc, #60]	; (8005cc4 <prvProcessTimerOrBlockTask+0x94>)
 8005c86:	6818      	ldr	r0, [r3, #0]
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	4619      	mov	r1, r3
 8005c92:	f7fe fedf 	bl	8004a54 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005c96:	f7ff fa1b 	bl	80050d0 <xTaskResumeAll>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d10a      	bne.n	8005cb6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005ca0:	4b09      	ldr	r3, [pc, #36]	; (8005cc8 <prvProcessTimerOrBlockTask+0x98>)
 8005ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	f3bf 8f4f 	dsb	sy
 8005cac:	f3bf 8f6f 	isb	sy
}
 8005cb0:	e001      	b.n	8005cb6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005cb2:	f7ff fa0d 	bl	80050d0 <xTaskResumeAll>
}
 8005cb6:	bf00      	nop
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	20000c7c 	.word	0x20000c7c
 8005cc4:	20000c80 	.word	0x20000c80
 8005cc8:	e000ed04 	.word	0xe000ed04

08005ccc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005cd4:	4b0e      	ldr	r3, [pc, #56]	; (8005d10 <prvGetNextExpireTime+0x44>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d101      	bne.n	8005ce2 <prvGetNextExpireTime+0x16>
 8005cde:	2201      	movs	r2, #1
 8005ce0:	e000      	b.n	8005ce4 <prvGetNextExpireTime+0x18>
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d105      	bne.n	8005cfc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005cf0:	4b07      	ldr	r3, [pc, #28]	; (8005d10 <prvGetNextExpireTime+0x44>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	e001      	b.n	8005d00 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005d00:	68fb      	ldr	r3, [r7, #12]
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	20000c78 	.word	0x20000c78

08005d14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005d1c:	f7ff fa76 	bl	800520c <xTaskGetTickCount>
 8005d20:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005d22:	4b0b      	ldr	r3, [pc, #44]	; (8005d50 <prvSampleTimeNow+0x3c>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d205      	bcs.n	8005d38 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005d2c:	f000 f936 	bl	8005f9c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	e002      	b.n	8005d3e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005d3e:	4a04      	ldr	r2, [pc, #16]	; (8005d50 <prvSampleTimeNow+0x3c>)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005d44:	68fb      	ldr	r3, [r7, #12]
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3710      	adds	r7, #16
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	20000c88 	.word	0x20000c88

08005d54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b086      	sub	sp, #24
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005d62:	2300      	movs	r3, #0
 8005d64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	68ba      	ldr	r2, [r7, #8]
 8005d6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d812      	bhi.n	8005da0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	1ad2      	subs	r2, r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d302      	bcc.n	8005d8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	e01b      	b.n	8005dc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005d8e:	4b10      	ldr	r3, [pc, #64]	; (8005dd0 <prvInsertTimerInActiveList+0x7c>)
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	3304      	adds	r3, #4
 8005d96:	4619      	mov	r1, r3
 8005d98:	4610      	mov	r0, r2
 8005d9a:	f7fe f936 	bl	800400a <vListInsert>
 8005d9e:	e012      	b.n	8005dc6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d206      	bcs.n	8005db6 <prvInsertTimerInActiveList+0x62>
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d302      	bcc.n	8005db6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005db0:	2301      	movs	r3, #1
 8005db2:	617b      	str	r3, [r7, #20]
 8005db4:	e007      	b.n	8005dc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005db6:	4b07      	ldr	r3, [pc, #28]	; (8005dd4 <prvInsertTimerInActiveList+0x80>)
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	f7fe f922 	bl	800400a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005dc6:	697b      	ldr	r3, [r7, #20]
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3718      	adds	r7, #24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	20000c7c 	.word	0x20000c7c
 8005dd4:	20000c78 	.word	0x20000c78

08005dd8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b08e      	sub	sp, #56	; 0x38
 8005ddc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005dde:	e0cc      	b.n	8005f7a <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	da19      	bge.n	8005e1a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005de6:	1d3b      	adds	r3, r7, #4
 8005de8:	3304      	adds	r3, #4
 8005dea:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10b      	bne.n	8005e0a <prvProcessReceivedCommands+0x32>
 8005df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df6:	b672      	cpsid	i
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	b662      	cpsie	i
 8005e06:	61fb      	str	r3, [r7, #28]
 8005e08:	e7fe      	b.n	8005e08 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e10:	6850      	ldr	r0, [r2, #4]
 8005e12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e14:	6892      	ldr	r2, [r2, #8]
 8005e16:	4611      	mov	r1, r2
 8005e18:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f2c0 80ab 	blt.w	8005f78 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d004      	beq.n	8005e38 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e30:	3304      	adds	r3, #4
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7fe f922 	bl	800407c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005e38:	463b      	mov	r3, r7
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7ff ff6a 	bl	8005d14 <prvSampleTimeNow>
 8005e40:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2b09      	cmp	r3, #9
 8005e46:	f200 8098 	bhi.w	8005f7a <prvProcessReceivedCommands+0x1a2>
 8005e4a:	a201      	add	r2, pc, #4	; (adr r2, 8005e50 <prvProcessReceivedCommands+0x78>)
 8005e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e50:	08005e79 	.word	0x08005e79
 8005e54:	08005e79 	.word	0x08005e79
 8005e58:	08005e79 	.word	0x08005e79
 8005e5c:	08005eef 	.word	0x08005eef
 8005e60:	08005f03 	.word	0x08005f03
 8005e64:	08005f4f 	.word	0x08005f4f
 8005e68:	08005e79 	.word	0x08005e79
 8005e6c:	08005e79 	.word	0x08005e79
 8005e70:	08005eef 	.word	0x08005eef
 8005e74:	08005f03 	.word	0x08005f03
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e7e:	f043 0301 	orr.w	r3, r3, #1
 8005e82:	b2da      	uxtb	r2, r3
 8005e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	18d1      	adds	r1, r2, r3
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e98:	f7ff ff5c 	bl	8005d54 <prvInsertTimerInActiveList>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d06b      	beq.n	8005f7a <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ea8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005eb0:	f003 0304 	and.w	r3, r3, #4
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d060      	beq.n	8005f7a <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	441a      	add	r2, r3
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	9300      	str	r3, [sp, #0]
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005eca:	f7ff fe03 	bl	8005ad4 <xTimerGenericCommand>
 8005ece:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005ed0:	6a3b      	ldr	r3, [r7, #32]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d151      	bne.n	8005f7a <prvProcessReceivedCommands+0x1a2>
 8005ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eda:	b672      	cpsid	i
 8005edc:	f383 8811 	msr	BASEPRI, r3
 8005ee0:	f3bf 8f6f 	isb	sy
 8005ee4:	f3bf 8f4f 	dsb	sy
 8005ee8:	b662      	cpsie	i
 8005eea:	61bb      	str	r3, [r7, #24]
 8005eec:	e7fe      	b.n	8005eec <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ef4:	f023 0301 	bic.w	r3, r3, #1
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005f00:	e03b      	b.n	8005f7a <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f08:	f043 0301 	orr.w	r3, r3, #1
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f10:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f18:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10b      	bne.n	8005f3a <prvProcessReceivedCommands+0x162>
 8005f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f26:	b672      	cpsid	i
 8005f28:	f383 8811 	msr	BASEPRI, r3
 8005f2c:	f3bf 8f6f 	isb	sy
 8005f30:	f3bf 8f4f 	dsb	sy
 8005f34:	b662      	cpsie	i
 8005f36:	617b      	str	r3, [r7, #20]
 8005f38:	e7fe      	b.n	8005f38 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3c:	699a      	ldr	r2, [r3, #24]
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f40:	18d1      	adds	r1, r2, r3
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f48:	f7ff ff04 	bl	8005d54 <prvInsertTimerInActiveList>
					break;
 8005f4c:	e015      	b.n	8005f7a <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d103      	bne.n	8005f64 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005f5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f5e:	f000 fbb5 	bl	80066cc <vPortFree>
 8005f62:	e00a      	b.n	8005f7a <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f6a:	f023 0301 	bic.w	r3, r3, #1
 8005f6e:	b2da      	uxtb	r2, r3
 8005f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005f76:	e000      	b.n	8005f7a <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005f78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f7a:	4b07      	ldr	r3, [pc, #28]	; (8005f98 <prvProcessReceivedCommands+0x1c0>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	1d39      	adds	r1, r7, #4
 8005f80:	2200      	movs	r2, #0
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7fe fb4c 	bl	8004620 <xQueueReceive>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f47f af28 	bne.w	8005de0 <prvProcessReceivedCommands+0x8>
	}
}
 8005f90:	bf00      	nop
 8005f92:	3730      	adds	r7, #48	; 0x30
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	20000c80 	.word	0x20000c80

08005f9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b088      	sub	sp, #32
 8005fa0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005fa2:	e049      	b.n	8006038 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fa4:	4b2e      	ldr	r3, [pc, #184]	; (8006060 <prvSwitchTimerLists+0xc4>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fae:	4b2c      	ldr	r3, [pc, #176]	; (8006060 <prvSwitchTimerLists+0xc4>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	3304      	adds	r3, #4
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f7fe f85d 	bl	800407c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d02f      	beq.n	8006038 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	699b      	ldr	r3, [r3, #24]
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4413      	add	r3, r2
 8005fe0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d90e      	bls.n	8006008 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ff6:	4b1a      	ldr	r3, [pc, #104]	; (8006060 <prvSwitchTimerLists+0xc4>)
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	3304      	adds	r3, #4
 8005ffe:	4619      	mov	r1, r3
 8006000:	4610      	mov	r0, r2
 8006002:	f7fe f802 	bl	800400a <vListInsert>
 8006006:	e017      	b.n	8006038 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006008:	2300      	movs	r3, #0
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	2300      	movs	r3, #0
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	2100      	movs	r1, #0
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f7ff fd5e 	bl	8005ad4 <xTimerGenericCommand>
 8006018:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10b      	bne.n	8006038 <prvSwitchTimerLists+0x9c>
 8006020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006024:	b672      	cpsid	i
 8006026:	f383 8811 	msr	BASEPRI, r3
 800602a:	f3bf 8f6f 	isb	sy
 800602e:	f3bf 8f4f 	dsb	sy
 8006032:	b662      	cpsie	i
 8006034:	603b      	str	r3, [r7, #0]
 8006036:	e7fe      	b.n	8006036 <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006038:	4b09      	ldr	r3, [pc, #36]	; (8006060 <prvSwitchTimerLists+0xc4>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1b0      	bne.n	8005fa4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006042:	4b07      	ldr	r3, [pc, #28]	; (8006060 <prvSwitchTimerLists+0xc4>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006048:	4b06      	ldr	r3, [pc, #24]	; (8006064 <prvSwitchTimerLists+0xc8>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a04      	ldr	r2, [pc, #16]	; (8006060 <prvSwitchTimerLists+0xc4>)
 800604e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006050:	4a04      	ldr	r2, [pc, #16]	; (8006064 <prvSwitchTimerLists+0xc8>)
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	6013      	str	r3, [r2, #0]
}
 8006056:	bf00      	nop
 8006058:	3718      	adds	r7, #24
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	20000c78 	.word	0x20000c78
 8006064:	20000c7c 	.word	0x20000c7c

08006068 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800606e:	f000 f943 	bl	80062f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006072:	4b15      	ldr	r3, [pc, #84]	; (80060c8 <prvCheckForValidListAndQueue+0x60>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d120      	bne.n	80060bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800607a:	4814      	ldr	r0, [pc, #80]	; (80060cc <prvCheckForValidListAndQueue+0x64>)
 800607c:	f7fd ff74 	bl	8003f68 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006080:	4813      	ldr	r0, [pc, #76]	; (80060d0 <prvCheckForValidListAndQueue+0x68>)
 8006082:	f7fd ff71 	bl	8003f68 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006086:	4b13      	ldr	r3, [pc, #76]	; (80060d4 <prvCheckForValidListAndQueue+0x6c>)
 8006088:	4a10      	ldr	r2, [pc, #64]	; (80060cc <prvCheckForValidListAndQueue+0x64>)
 800608a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800608c:	4b12      	ldr	r3, [pc, #72]	; (80060d8 <prvCheckForValidListAndQueue+0x70>)
 800608e:	4a10      	ldr	r2, [pc, #64]	; (80060d0 <prvCheckForValidListAndQueue+0x68>)
 8006090:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006092:	2300      	movs	r3, #0
 8006094:	9300      	str	r3, [sp, #0]
 8006096:	4b11      	ldr	r3, [pc, #68]	; (80060dc <prvCheckForValidListAndQueue+0x74>)
 8006098:	4a11      	ldr	r2, [pc, #68]	; (80060e0 <prvCheckForValidListAndQueue+0x78>)
 800609a:	2110      	movs	r1, #16
 800609c:	200a      	movs	r0, #10
 800609e:	f7fe f881 	bl	80041a4 <xQueueGenericCreateStatic>
 80060a2:	4602      	mov	r2, r0
 80060a4:	4b08      	ldr	r3, [pc, #32]	; (80060c8 <prvCheckForValidListAndQueue+0x60>)
 80060a6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80060a8:	4b07      	ldr	r3, [pc, #28]	; (80060c8 <prvCheckForValidListAndQueue+0x60>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d005      	beq.n	80060bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80060b0:	4b05      	ldr	r3, [pc, #20]	; (80060c8 <prvCheckForValidListAndQueue+0x60>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	490b      	ldr	r1, [pc, #44]	; (80060e4 <prvCheckForValidListAndQueue+0x7c>)
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7fe fca4 	bl	8004a04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80060bc:	f000 f94e 	bl	800635c <vPortExitCritical>
}
 80060c0:	bf00      	nop
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	20000c80 	.word	0x20000c80
 80060cc:	20000c50 	.word	0x20000c50
 80060d0:	20000c64 	.word	0x20000c64
 80060d4:	20000c78 	.word	0x20000c78
 80060d8:	20000c7c 	.word	0x20000c7c
 80060dc:	20000d2c 	.word	0x20000d2c
 80060e0:	20000c8c 	.word	0x20000c8c
 80060e4:	080072ec 	.word	0x080072ec

080060e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80060e8:	b480      	push	{r7}
 80060ea:	b085      	sub	sp, #20
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	3b04      	subs	r3, #4
 80060f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006100:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	3b04      	subs	r3, #4
 8006106:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f023 0201 	bic.w	r2, r3, #1
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	3b04      	subs	r3, #4
 8006116:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006118:	4a0c      	ldr	r2, [pc, #48]	; (800614c <pxPortInitialiseStack+0x64>)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	3b14      	subs	r3, #20
 8006122:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	3b04      	subs	r3, #4
 800612e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f06f 0202 	mvn.w	r2, #2
 8006136:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	3b20      	subs	r3, #32
 800613c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800613e:	68fb      	ldr	r3, [r7, #12]
}
 8006140:	4618      	mov	r0, r3
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr
 800614c:	08006151 	.word	0x08006151

08006150 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006156:	2300      	movs	r3, #0
 8006158:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800615a:	4b13      	ldr	r3, [pc, #76]	; (80061a8 <prvTaskExitError+0x58>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006162:	d00b      	beq.n	800617c <prvTaskExitError+0x2c>
 8006164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006168:	b672      	cpsid	i
 800616a:	f383 8811 	msr	BASEPRI, r3
 800616e:	f3bf 8f6f 	isb	sy
 8006172:	f3bf 8f4f 	dsb	sy
 8006176:	b662      	cpsie	i
 8006178:	60fb      	str	r3, [r7, #12]
 800617a:	e7fe      	b.n	800617a <prvTaskExitError+0x2a>
 800617c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006180:	b672      	cpsid	i
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	b662      	cpsie	i
 8006190:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006192:	bf00      	nop
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d0fc      	beq.n	8006194 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800619a:	bf00      	nop
 800619c:	3714      	adds	r7, #20
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	2000000c 	.word	0x2000000c
 80061ac:	00000000 	.word	0x00000000

080061b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80061b0:	4b07      	ldr	r3, [pc, #28]	; (80061d0 <pxCurrentTCBConst2>)
 80061b2:	6819      	ldr	r1, [r3, #0]
 80061b4:	6808      	ldr	r0, [r1, #0]
 80061b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ba:	f380 8809 	msr	PSP, r0
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f04f 0000 	mov.w	r0, #0
 80061c6:	f380 8811 	msr	BASEPRI, r0
 80061ca:	4770      	bx	lr
 80061cc:	f3af 8000 	nop.w

080061d0 <pxCurrentTCBConst2>:
 80061d0:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80061d4:	bf00      	nop
 80061d6:	bf00      	nop

080061d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80061d8:	4808      	ldr	r0, [pc, #32]	; (80061fc <prvPortStartFirstTask+0x24>)
 80061da:	6800      	ldr	r0, [r0, #0]
 80061dc:	6800      	ldr	r0, [r0, #0]
 80061de:	f380 8808 	msr	MSP, r0
 80061e2:	f04f 0000 	mov.w	r0, #0
 80061e6:	f380 8814 	msr	CONTROL, r0
 80061ea:	b662      	cpsie	i
 80061ec:	b661      	cpsie	f
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	df00      	svc	0
 80061f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80061fa:	bf00      	nop
 80061fc:	e000ed08 	.word	0xe000ed08

08006200 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006206:	4b36      	ldr	r3, [pc, #216]	; (80062e0 <xPortStartScheduler+0xe0>)
 8006208:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	b2db      	uxtb	r3, r3
 8006210:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	22ff      	movs	r2, #255	; 0xff
 8006216:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	781b      	ldrb	r3, [r3, #0]
 800621c:	b2db      	uxtb	r3, r3
 800621e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006220:	78fb      	ldrb	r3, [r7, #3]
 8006222:	b2db      	uxtb	r3, r3
 8006224:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006228:	b2da      	uxtb	r2, r3
 800622a:	4b2e      	ldr	r3, [pc, #184]	; (80062e4 <xPortStartScheduler+0xe4>)
 800622c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800622e:	4b2e      	ldr	r3, [pc, #184]	; (80062e8 <xPortStartScheduler+0xe8>)
 8006230:	2207      	movs	r2, #7
 8006232:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006234:	e009      	b.n	800624a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006236:	4b2c      	ldr	r3, [pc, #176]	; (80062e8 <xPortStartScheduler+0xe8>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	3b01      	subs	r3, #1
 800623c:	4a2a      	ldr	r2, [pc, #168]	; (80062e8 <xPortStartScheduler+0xe8>)
 800623e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006240:	78fb      	ldrb	r3, [r7, #3]
 8006242:	b2db      	uxtb	r3, r3
 8006244:	005b      	lsls	r3, r3, #1
 8006246:	b2db      	uxtb	r3, r3
 8006248:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800624a:	78fb      	ldrb	r3, [r7, #3]
 800624c:	b2db      	uxtb	r3, r3
 800624e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006252:	2b80      	cmp	r3, #128	; 0x80
 8006254:	d0ef      	beq.n	8006236 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006256:	4b24      	ldr	r3, [pc, #144]	; (80062e8 <xPortStartScheduler+0xe8>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f1c3 0307 	rsb	r3, r3, #7
 800625e:	2b04      	cmp	r3, #4
 8006260:	d00b      	beq.n	800627a <xPortStartScheduler+0x7a>
 8006262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006266:	b672      	cpsid	i
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	b662      	cpsie	i
 8006276:	60bb      	str	r3, [r7, #8]
 8006278:	e7fe      	b.n	8006278 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800627a:	4b1b      	ldr	r3, [pc, #108]	; (80062e8 <xPortStartScheduler+0xe8>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	021b      	lsls	r3, r3, #8
 8006280:	4a19      	ldr	r2, [pc, #100]	; (80062e8 <xPortStartScheduler+0xe8>)
 8006282:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006284:	4b18      	ldr	r3, [pc, #96]	; (80062e8 <xPortStartScheduler+0xe8>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800628c:	4a16      	ldr	r2, [pc, #88]	; (80062e8 <xPortStartScheduler+0xe8>)
 800628e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	b2da      	uxtb	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006298:	4b14      	ldr	r3, [pc, #80]	; (80062ec <xPortStartScheduler+0xec>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a13      	ldr	r2, [pc, #76]	; (80062ec <xPortStartScheduler+0xec>)
 800629e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80062a2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80062a4:	4b11      	ldr	r3, [pc, #68]	; (80062ec <xPortStartScheduler+0xec>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a10      	ldr	r2, [pc, #64]	; (80062ec <xPortStartScheduler+0xec>)
 80062aa:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80062ae:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80062b0:	f000 f8d4 	bl	800645c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80062b4:	4b0e      	ldr	r3, [pc, #56]	; (80062f0 <xPortStartScheduler+0xf0>)
 80062b6:	2200      	movs	r2, #0
 80062b8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80062ba:	f000 f8f3 	bl	80064a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80062be:	4b0d      	ldr	r3, [pc, #52]	; (80062f4 <xPortStartScheduler+0xf4>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a0c      	ldr	r2, [pc, #48]	; (80062f4 <xPortStartScheduler+0xf4>)
 80062c4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80062c8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80062ca:	f7ff ff85 	bl	80061d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80062ce:	f7ff f867 	bl	80053a0 <vTaskSwitchContext>
	prvTaskExitError();
 80062d2:	f7ff ff3d 	bl	8006150 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	e000e400 	.word	0xe000e400
 80062e4:	20000d7c 	.word	0x20000d7c
 80062e8:	20000d80 	.word	0x20000d80
 80062ec:	e000ed20 	.word	0xe000ed20
 80062f0:	2000000c 	.word	0x2000000c
 80062f4:	e000ef34 	.word	0xe000ef34

080062f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006302:	b672      	cpsid	i
 8006304:	f383 8811 	msr	BASEPRI, r3
 8006308:	f3bf 8f6f 	isb	sy
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	b662      	cpsie	i
 8006312:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006314:	4b0f      	ldr	r3, [pc, #60]	; (8006354 <vPortEnterCritical+0x5c>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3301      	adds	r3, #1
 800631a:	4a0e      	ldr	r2, [pc, #56]	; (8006354 <vPortEnterCritical+0x5c>)
 800631c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800631e:	4b0d      	ldr	r3, [pc, #52]	; (8006354 <vPortEnterCritical+0x5c>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d110      	bne.n	8006348 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006326:	4b0c      	ldr	r3, [pc, #48]	; (8006358 <vPortEnterCritical+0x60>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00b      	beq.n	8006348 <vPortEnterCritical+0x50>
 8006330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006334:	b672      	cpsid	i
 8006336:	f383 8811 	msr	BASEPRI, r3
 800633a:	f3bf 8f6f 	isb	sy
 800633e:	f3bf 8f4f 	dsb	sy
 8006342:	b662      	cpsie	i
 8006344:	603b      	str	r3, [r7, #0]
 8006346:	e7fe      	b.n	8006346 <vPortEnterCritical+0x4e>
	}
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr
 8006354:	2000000c 	.word	0x2000000c
 8006358:	e000ed04 	.word	0xe000ed04

0800635c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006362:	4b12      	ldr	r3, [pc, #72]	; (80063ac <vPortExitCritical+0x50>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d10b      	bne.n	8006382 <vPortExitCritical+0x26>
 800636a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636e:	b672      	cpsid	i
 8006370:	f383 8811 	msr	BASEPRI, r3
 8006374:	f3bf 8f6f 	isb	sy
 8006378:	f3bf 8f4f 	dsb	sy
 800637c:	b662      	cpsie	i
 800637e:	607b      	str	r3, [r7, #4]
 8006380:	e7fe      	b.n	8006380 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8006382:	4b0a      	ldr	r3, [pc, #40]	; (80063ac <vPortExitCritical+0x50>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	3b01      	subs	r3, #1
 8006388:	4a08      	ldr	r2, [pc, #32]	; (80063ac <vPortExitCritical+0x50>)
 800638a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800638c:	4b07      	ldr	r3, [pc, #28]	; (80063ac <vPortExitCritical+0x50>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d104      	bne.n	800639e <vPortExitCritical+0x42>
 8006394:	2300      	movs	r3, #0
 8006396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	2000000c 	.word	0x2000000c

080063b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80063b0:	f3ef 8009 	mrs	r0, PSP
 80063b4:	f3bf 8f6f 	isb	sy
 80063b8:	4b15      	ldr	r3, [pc, #84]	; (8006410 <pxCurrentTCBConst>)
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	f01e 0f10 	tst.w	lr, #16
 80063c0:	bf08      	it	eq
 80063c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80063c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ca:	6010      	str	r0, [r2, #0]
 80063cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80063d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80063d4:	b672      	cpsid	i
 80063d6:	f380 8811 	msr	BASEPRI, r0
 80063da:	f3bf 8f4f 	dsb	sy
 80063de:	f3bf 8f6f 	isb	sy
 80063e2:	b662      	cpsie	i
 80063e4:	f7fe ffdc 	bl	80053a0 <vTaskSwitchContext>
 80063e8:	f04f 0000 	mov.w	r0, #0
 80063ec:	f380 8811 	msr	BASEPRI, r0
 80063f0:	bc09      	pop	{r0, r3}
 80063f2:	6819      	ldr	r1, [r3, #0]
 80063f4:	6808      	ldr	r0, [r1, #0]
 80063f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fa:	f01e 0f10 	tst.w	lr, #16
 80063fe:	bf08      	it	eq
 8006400:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006404:	f380 8809 	msr	PSP, r0
 8006408:	f3bf 8f6f 	isb	sy
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop

08006410 <pxCurrentTCBConst>:
 8006410:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006414:	bf00      	nop
 8006416:	bf00      	nop

08006418 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
	__asm volatile
 800641e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006422:	b672      	cpsid	i
 8006424:	f383 8811 	msr	BASEPRI, r3
 8006428:	f3bf 8f6f 	isb	sy
 800642c:	f3bf 8f4f 	dsb	sy
 8006430:	b662      	cpsie	i
 8006432:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006434:	f7fe fefa 	bl	800522c <xTaskIncrementTick>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800643e:	4b06      	ldr	r3, [pc, #24]	; (8006458 <SysTick_Handler+0x40>)
 8006440:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006444:	601a      	str	r2, [r3, #0]
 8006446:	2300      	movs	r3, #0
 8006448:	603b      	str	r3, [r7, #0]
	__asm volatile
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8006450:	bf00      	nop
 8006452:	3708      	adds	r7, #8
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	e000ed04 	.word	0xe000ed04

0800645c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006460:	4b0b      	ldr	r3, [pc, #44]	; (8006490 <vPortSetupTimerInterrupt+0x34>)
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006466:	4b0b      	ldr	r3, [pc, #44]	; (8006494 <vPortSetupTimerInterrupt+0x38>)
 8006468:	2200      	movs	r2, #0
 800646a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800646c:	4b0a      	ldr	r3, [pc, #40]	; (8006498 <vPortSetupTimerInterrupt+0x3c>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a0a      	ldr	r2, [pc, #40]	; (800649c <vPortSetupTimerInterrupt+0x40>)
 8006472:	fba2 2303 	umull	r2, r3, r2, r3
 8006476:	099b      	lsrs	r3, r3, #6
 8006478:	4a09      	ldr	r2, [pc, #36]	; (80064a0 <vPortSetupTimerInterrupt+0x44>)
 800647a:	3b01      	subs	r3, #1
 800647c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800647e:	4b04      	ldr	r3, [pc, #16]	; (8006490 <vPortSetupTimerInterrupt+0x34>)
 8006480:	2207      	movs	r2, #7
 8006482:	601a      	str	r2, [r3, #0]
}
 8006484:	bf00      	nop
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	e000e010 	.word	0xe000e010
 8006494:	e000e018 	.word	0xe000e018
 8006498:	20000000 	.word	0x20000000
 800649c:	10624dd3 	.word	0x10624dd3
 80064a0:	e000e014 	.word	0xe000e014

080064a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80064a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80064b4 <vPortEnableVFP+0x10>
 80064a8:	6801      	ldr	r1, [r0, #0]
 80064aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80064ae:	6001      	str	r1, [r0, #0]
 80064b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80064b2:	bf00      	nop
 80064b4:	e000ed88 	.word	0xe000ed88

080064b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80064be:	f3ef 8305 	mrs	r3, IPSR
 80064c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d915      	bls.n	80064f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80064ca:	4a18      	ldr	r2, [pc, #96]	; (800652c <vPortValidateInterruptPriority+0x74>)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	4413      	add	r3, r2
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80064d4:	4b16      	ldr	r3, [pc, #88]	; (8006530 <vPortValidateInterruptPriority+0x78>)
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	7afa      	ldrb	r2, [r7, #11]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d20b      	bcs.n	80064f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80064de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e2:	b672      	cpsid	i
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	b662      	cpsie	i
 80064f2:	607b      	str	r3, [r7, #4]
 80064f4:	e7fe      	b.n	80064f4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80064f6:	4b0f      	ldr	r3, [pc, #60]	; (8006534 <vPortValidateInterruptPriority+0x7c>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80064fe:	4b0e      	ldr	r3, [pc, #56]	; (8006538 <vPortValidateInterruptPriority+0x80>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	429a      	cmp	r2, r3
 8006504:	d90b      	bls.n	800651e <vPortValidateInterruptPriority+0x66>
 8006506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650a:	b672      	cpsid	i
 800650c:	f383 8811 	msr	BASEPRI, r3
 8006510:	f3bf 8f6f 	isb	sy
 8006514:	f3bf 8f4f 	dsb	sy
 8006518:	b662      	cpsie	i
 800651a:	603b      	str	r3, [r7, #0]
 800651c:	e7fe      	b.n	800651c <vPortValidateInterruptPriority+0x64>
	}
 800651e:	bf00      	nop
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	e000e3f0 	.word	0xe000e3f0
 8006530:	20000d7c 	.word	0x20000d7c
 8006534:	e000ed0c 	.word	0xe000ed0c
 8006538:	20000d80 	.word	0x20000d80

0800653c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b08a      	sub	sp, #40	; 0x28
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006544:	2300      	movs	r3, #0
 8006546:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006548:	f7fe fdb4 	bl	80050b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800654c:	4b5a      	ldr	r3, [pc, #360]	; (80066b8 <pvPortMalloc+0x17c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006554:	f000 f916 	bl	8006784 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006558:	4b58      	ldr	r3, [pc, #352]	; (80066bc <pvPortMalloc+0x180>)
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4013      	ands	r3, r2
 8006560:	2b00      	cmp	r3, #0
 8006562:	f040 8090 	bne.w	8006686 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d01e      	beq.n	80065aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800656c:	2208      	movs	r2, #8
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4413      	add	r3, r2
 8006572:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f003 0307 	and.w	r3, r3, #7
 800657a:	2b00      	cmp	r3, #0
 800657c:	d015      	beq.n	80065aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f023 0307 	bic.w	r3, r3, #7
 8006584:	3308      	adds	r3, #8
 8006586:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f003 0307 	and.w	r3, r3, #7
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00b      	beq.n	80065aa <pvPortMalloc+0x6e>
 8006592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006596:	b672      	cpsid	i
 8006598:	f383 8811 	msr	BASEPRI, r3
 800659c:	f3bf 8f6f 	isb	sy
 80065a0:	f3bf 8f4f 	dsb	sy
 80065a4:	b662      	cpsie	i
 80065a6:	617b      	str	r3, [r7, #20]
 80065a8:	e7fe      	b.n	80065a8 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d06a      	beq.n	8006686 <pvPortMalloc+0x14a>
 80065b0:	4b43      	ldr	r3, [pc, #268]	; (80066c0 <pvPortMalloc+0x184>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d865      	bhi.n	8006686 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80065ba:	4b42      	ldr	r3, [pc, #264]	; (80066c4 <pvPortMalloc+0x188>)
 80065bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80065be:	4b41      	ldr	r3, [pc, #260]	; (80066c4 <pvPortMalloc+0x188>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065c4:	e004      	b.n	80065d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80065c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80065ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d903      	bls.n	80065e2 <pvPortMalloc+0xa6>
 80065da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1f1      	bne.n	80065c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80065e2:	4b35      	ldr	r3, [pc, #212]	; (80066b8 <pvPortMalloc+0x17c>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d04c      	beq.n	8006686 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80065ec:	6a3b      	ldr	r3, [r7, #32]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2208      	movs	r2, #8
 80065f2:	4413      	add	r3, r2
 80065f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80065fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	1ad2      	subs	r2, r2, r3
 8006606:	2308      	movs	r3, #8
 8006608:	005b      	lsls	r3, r3, #1
 800660a:	429a      	cmp	r2, r3
 800660c:	d920      	bls.n	8006650 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800660e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4413      	add	r3, r2
 8006614:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00b      	beq.n	8006638 <pvPortMalloc+0xfc>
 8006620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006624:	b672      	cpsid	i
 8006626:	f383 8811 	msr	BASEPRI, r3
 800662a:	f3bf 8f6f 	isb	sy
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	b662      	cpsie	i
 8006634:	613b      	str	r3, [r7, #16]
 8006636:	e7fe      	b.n	8006636 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663a:	685a      	ldr	r2, [r3, #4]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	1ad2      	subs	r2, r2, r3
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800664a:	69b8      	ldr	r0, [r7, #24]
 800664c:	f000 f8fc 	bl	8006848 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006650:	4b1b      	ldr	r3, [pc, #108]	; (80066c0 <pvPortMalloc+0x184>)
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	4a19      	ldr	r2, [pc, #100]	; (80066c0 <pvPortMalloc+0x184>)
 800665c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800665e:	4b18      	ldr	r3, [pc, #96]	; (80066c0 <pvPortMalloc+0x184>)
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	4b19      	ldr	r3, [pc, #100]	; (80066c8 <pvPortMalloc+0x18c>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	429a      	cmp	r2, r3
 8006668:	d203      	bcs.n	8006672 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800666a:	4b15      	ldr	r3, [pc, #84]	; (80066c0 <pvPortMalloc+0x184>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a16      	ldr	r2, [pc, #88]	; (80066c8 <pvPortMalloc+0x18c>)
 8006670:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	4b11      	ldr	r3, [pc, #68]	; (80066bc <pvPortMalloc+0x180>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	431a      	orrs	r2, r3
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006682:	2200      	movs	r2, #0
 8006684:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006686:	f7fe fd23 	bl	80050d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	f003 0307 	and.w	r3, r3, #7
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00b      	beq.n	80066ac <pvPortMalloc+0x170>
 8006694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006698:	b672      	cpsid	i
 800669a:	f383 8811 	msr	BASEPRI, r3
 800669e:	f3bf 8f6f 	isb	sy
 80066a2:	f3bf 8f4f 	dsb	sy
 80066a6:	b662      	cpsie	i
 80066a8:	60fb      	str	r3, [r7, #12]
 80066aa:	e7fe      	b.n	80066aa <pvPortMalloc+0x16e>
	return pvReturn;
 80066ac:	69fb      	ldr	r3, [r7, #28]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3728      	adds	r7, #40	; 0x28
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	2000498c 	.word	0x2000498c
 80066bc:	20004998 	.word	0x20004998
 80066c0:	20004990 	.word	0x20004990
 80066c4:	20004984 	.word	0x20004984
 80066c8:	20004994 	.word	0x20004994

080066cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b086      	sub	sp, #24
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d04a      	beq.n	8006774 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80066de:	2308      	movs	r3, #8
 80066e0:	425b      	negs	r3, r3
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	4413      	add	r3, r2
 80066e6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	685a      	ldr	r2, [r3, #4]
 80066f0:	4b22      	ldr	r3, [pc, #136]	; (800677c <vPortFree+0xb0>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4013      	ands	r3, r2
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d10b      	bne.n	8006712 <vPortFree+0x46>
 80066fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066fe:	b672      	cpsid	i
 8006700:	f383 8811 	msr	BASEPRI, r3
 8006704:	f3bf 8f6f 	isb	sy
 8006708:	f3bf 8f4f 	dsb	sy
 800670c:	b662      	cpsie	i
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	e7fe      	b.n	8006710 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00b      	beq.n	8006732 <vPortFree+0x66>
 800671a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671e:	b672      	cpsid	i
 8006720:	f383 8811 	msr	BASEPRI, r3
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	b662      	cpsie	i
 800672e:	60bb      	str	r3, [r7, #8]
 8006730:	e7fe      	b.n	8006730 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	685a      	ldr	r2, [r3, #4]
 8006736:	4b11      	ldr	r3, [pc, #68]	; (800677c <vPortFree+0xb0>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4013      	ands	r3, r2
 800673c:	2b00      	cmp	r3, #0
 800673e:	d019      	beq.n	8006774 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d115      	bne.n	8006774 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	685a      	ldr	r2, [r3, #4]
 800674c:	4b0b      	ldr	r3, [pc, #44]	; (800677c <vPortFree+0xb0>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	43db      	mvns	r3, r3
 8006752:	401a      	ands	r2, r3
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006758:	f7fe fcac 	bl	80050b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	685a      	ldr	r2, [r3, #4]
 8006760:	4b07      	ldr	r3, [pc, #28]	; (8006780 <vPortFree+0xb4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4413      	add	r3, r2
 8006766:	4a06      	ldr	r2, [pc, #24]	; (8006780 <vPortFree+0xb4>)
 8006768:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800676a:	6938      	ldr	r0, [r7, #16]
 800676c:	f000 f86c 	bl	8006848 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006770:	f7fe fcae 	bl	80050d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006774:	bf00      	nop
 8006776:	3718      	adds	r7, #24
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	20004998 	.word	0x20004998
 8006780:	20004990 	.word	0x20004990

08006784 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800678a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800678e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006790:	4b27      	ldr	r3, [pc, #156]	; (8006830 <prvHeapInit+0xac>)
 8006792:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00c      	beq.n	80067b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	3307      	adds	r3, #7
 80067a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f023 0307 	bic.w	r3, r3, #7
 80067aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	4a1f      	ldr	r2, [pc, #124]	; (8006830 <prvHeapInit+0xac>)
 80067b4:	4413      	add	r3, r2
 80067b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80067bc:	4a1d      	ldr	r2, [pc, #116]	; (8006834 <prvHeapInit+0xb0>)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80067c2:	4b1c      	ldr	r3, [pc, #112]	; (8006834 <prvHeapInit+0xb0>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	68ba      	ldr	r2, [r7, #8]
 80067cc:	4413      	add	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80067d0:	2208      	movs	r2, #8
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	1a9b      	subs	r3, r3, r2
 80067d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f023 0307 	bic.w	r3, r3, #7
 80067de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	4a15      	ldr	r2, [pc, #84]	; (8006838 <prvHeapInit+0xb4>)
 80067e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80067e6:	4b14      	ldr	r3, [pc, #80]	; (8006838 <prvHeapInit+0xb4>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2200      	movs	r2, #0
 80067ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80067ee:	4b12      	ldr	r3, [pc, #72]	; (8006838 <prvHeapInit+0xb4>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2200      	movs	r2, #0
 80067f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	1ad2      	subs	r2, r2, r3
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006804:	4b0c      	ldr	r3, [pc, #48]	; (8006838 <prvHeapInit+0xb4>)
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	4a0a      	ldr	r2, [pc, #40]	; (800683c <prvHeapInit+0xb8>)
 8006812:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	4a09      	ldr	r2, [pc, #36]	; (8006840 <prvHeapInit+0xbc>)
 800681a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800681c:	4b09      	ldr	r3, [pc, #36]	; (8006844 <prvHeapInit+0xc0>)
 800681e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006822:	601a      	str	r2, [r3, #0]
}
 8006824:	bf00      	nop
 8006826:	3714      	adds	r7, #20
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr
 8006830:	20000d84 	.word	0x20000d84
 8006834:	20004984 	.word	0x20004984
 8006838:	2000498c 	.word	0x2000498c
 800683c:	20004994 	.word	0x20004994
 8006840:	20004990 	.word	0x20004990
 8006844:	20004998 	.word	0x20004998

08006848 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006850:	4b28      	ldr	r3, [pc, #160]	; (80068f4 <prvInsertBlockIntoFreeList+0xac>)
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	e002      	b.n	800685c <prvInsertBlockIntoFreeList+0x14>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	60fb      	str	r3, [r7, #12]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	429a      	cmp	r2, r3
 8006864:	d8f7      	bhi.n	8006856 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	4413      	add	r3, r2
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	429a      	cmp	r2, r3
 8006876:	d108      	bne.n	800688a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	685a      	ldr	r2, [r3, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	441a      	add	r2, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	441a      	add	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	429a      	cmp	r2, r3
 800689c:	d118      	bne.n	80068d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	4b15      	ldr	r3, [pc, #84]	; (80068f8 <prvInsertBlockIntoFreeList+0xb0>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d00d      	beq.n	80068c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685a      	ldr	r2, [r3, #4]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	441a      	add	r2, r3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	601a      	str	r2, [r3, #0]
 80068c4:	e008      	b.n	80068d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80068c6:	4b0c      	ldr	r3, [pc, #48]	; (80068f8 <prvInsertBlockIntoFreeList+0xb0>)
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	601a      	str	r2, [r3, #0]
 80068ce:	e003      	b.n	80068d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d002      	beq.n	80068e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068e6:	bf00      	nop
 80068e8:	3714      	adds	r7, #20
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	20004984 	.word	0x20004984
 80068f8:	2000498c 	.word	0x2000498c

080068fc <__errno>:
 80068fc:	4b01      	ldr	r3, [pc, #4]	; (8006904 <__errno+0x8>)
 80068fe:	6818      	ldr	r0, [r3, #0]
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	20000010 	.word	0x20000010

08006908 <__libc_init_array>:
 8006908:	b570      	push	{r4, r5, r6, lr}
 800690a:	4e0d      	ldr	r6, [pc, #52]	; (8006940 <__libc_init_array+0x38>)
 800690c:	4c0d      	ldr	r4, [pc, #52]	; (8006944 <__libc_init_array+0x3c>)
 800690e:	1ba4      	subs	r4, r4, r6
 8006910:	10a4      	asrs	r4, r4, #2
 8006912:	2500      	movs	r5, #0
 8006914:	42a5      	cmp	r5, r4
 8006916:	d109      	bne.n	800692c <__libc_init_array+0x24>
 8006918:	4e0b      	ldr	r6, [pc, #44]	; (8006948 <__libc_init_array+0x40>)
 800691a:	4c0c      	ldr	r4, [pc, #48]	; (800694c <__libc_init_array+0x44>)
 800691c:	f000 fc94 	bl	8007248 <_init>
 8006920:	1ba4      	subs	r4, r4, r6
 8006922:	10a4      	asrs	r4, r4, #2
 8006924:	2500      	movs	r5, #0
 8006926:	42a5      	cmp	r5, r4
 8006928:	d105      	bne.n	8006936 <__libc_init_array+0x2e>
 800692a:	bd70      	pop	{r4, r5, r6, pc}
 800692c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006930:	4798      	blx	r3
 8006932:	3501      	adds	r5, #1
 8006934:	e7ee      	b.n	8006914 <__libc_init_array+0xc>
 8006936:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800693a:	4798      	blx	r3
 800693c:	3501      	adds	r5, #1
 800693e:	e7f2      	b.n	8006926 <__libc_init_array+0x1e>
 8006940:	0800739c 	.word	0x0800739c
 8006944:	0800739c 	.word	0x0800739c
 8006948:	0800739c 	.word	0x0800739c
 800694c:	080073a0 	.word	0x080073a0

08006950 <memcpy>:
 8006950:	b510      	push	{r4, lr}
 8006952:	1e43      	subs	r3, r0, #1
 8006954:	440a      	add	r2, r1
 8006956:	4291      	cmp	r1, r2
 8006958:	d100      	bne.n	800695c <memcpy+0xc>
 800695a:	bd10      	pop	{r4, pc}
 800695c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006960:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006964:	e7f7      	b.n	8006956 <memcpy+0x6>

08006966 <memset>:
 8006966:	4402      	add	r2, r0
 8006968:	4603      	mov	r3, r0
 800696a:	4293      	cmp	r3, r2
 800696c:	d100      	bne.n	8006970 <memset+0xa>
 800696e:	4770      	bx	lr
 8006970:	f803 1b01 	strb.w	r1, [r3], #1
 8006974:	e7f9      	b.n	800696a <memset+0x4>
	...

08006978 <_puts_r>:
 8006978:	b570      	push	{r4, r5, r6, lr}
 800697a:	460e      	mov	r6, r1
 800697c:	4605      	mov	r5, r0
 800697e:	b118      	cbz	r0, 8006988 <_puts_r+0x10>
 8006980:	6983      	ldr	r3, [r0, #24]
 8006982:	b90b      	cbnz	r3, 8006988 <_puts_r+0x10>
 8006984:	f000 fa0c 	bl	8006da0 <__sinit>
 8006988:	69ab      	ldr	r3, [r5, #24]
 800698a:	68ac      	ldr	r4, [r5, #8]
 800698c:	b913      	cbnz	r3, 8006994 <_puts_r+0x1c>
 800698e:	4628      	mov	r0, r5
 8006990:	f000 fa06 	bl	8006da0 <__sinit>
 8006994:	4b23      	ldr	r3, [pc, #140]	; (8006a24 <_puts_r+0xac>)
 8006996:	429c      	cmp	r4, r3
 8006998:	d117      	bne.n	80069ca <_puts_r+0x52>
 800699a:	686c      	ldr	r4, [r5, #4]
 800699c:	89a3      	ldrh	r3, [r4, #12]
 800699e:	071b      	lsls	r3, r3, #28
 80069a0:	d51d      	bpl.n	80069de <_puts_r+0x66>
 80069a2:	6923      	ldr	r3, [r4, #16]
 80069a4:	b1db      	cbz	r3, 80069de <_puts_r+0x66>
 80069a6:	3e01      	subs	r6, #1
 80069a8:	68a3      	ldr	r3, [r4, #8]
 80069aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80069ae:	3b01      	subs	r3, #1
 80069b0:	60a3      	str	r3, [r4, #8]
 80069b2:	b9e9      	cbnz	r1, 80069f0 <_puts_r+0x78>
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	da2e      	bge.n	8006a16 <_puts_r+0x9e>
 80069b8:	4622      	mov	r2, r4
 80069ba:	210a      	movs	r1, #10
 80069bc:	4628      	mov	r0, r5
 80069be:	f000 f83f 	bl	8006a40 <__swbuf_r>
 80069c2:	3001      	adds	r0, #1
 80069c4:	d011      	beq.n	80069ea <_puts_r+0x72>
 80069c6:	200a      	movs	r0, #10
 80069c8:	e011      	b.n	80069ee <_puts_r+0x76>
 80069ca:	4b17      	ldr	r3, [pc, #92]	; (8006a28 <_puts_r+0xb0>)
 80069cc:	429c      	cmp	r4, r3
 80069ce:	d101      	bne.n	80069d4 <_puts_r+0x5c>
 80069d0:	68ac      	ldr	r4, [r5, #8]
 80069d2:	e7e3      	b.n	800699c <_puts_r+0x24>
 80069d4:	4b15      	ldr	r3, [pc, #84]	; (8006a2c <_puts_r+0xb4>)
 80069d6:	429c      	cmp	r4, r3
 80069d8:	bf08      	it	eq
 80069da:	68ec      	ldreq	r4, [r5, #12]
 80069dc:	e7de      	b.n	800699c <_puts_r+0x24>
 80069de:	4621      	mov	r1, r4
 80069e0:	4628      	mov	r0, r5
 80069e2:	f000 f87f 	bl	8006ae4 <__swsetup_r>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	d0dd      	beq.n	80069a6 <_puts_r+0x2e>
 80069ea:	f04f 30ff 	mov.w	r0, #4294967295
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	da04      	bge.n	80069fe <_puts_r+0x86>
 80069f4:	69a2      	ldr	r2, [r4, #24]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	dc06      	bgt.n	8006a08 <_puts_r+0x90>
 80069fa:	290a      	cmp	r1, #10
 80069fc:	d004      	beq.n	8006a08 <_puts_r+0x90>
 80069fe:	6823      	ldr	r3, [r4, #0]
 8006a00:	1c5a      	adds	r2, r3, #1
 8006a02:	6022      	str	r2, [r4, #0]
 8006a04:	7019      	strb	r1, [r3, #0]
 8006a06:	e7cf      	b.n	80069a8 <_puts_r+0x30>
 8006a08:	4622      	mov	r2, r4
 8006a0a:	4628      	mov	r0, r5
 8006a0c:	f000 f818 	bl	8006a40 <__swbuf_r>
 8006a10:	3001      	adds	r0, #1
 8006a12:	d1c9      	bne.n	80069a8 <_puts_r+0x30>
 8006a14:	e7e9      	b.n	80069ea <_puts_r+0x72>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	200a      	movs	r0, #10
 8006a1a:	1c5a      	adds	r2, r3, #1
 8006a1c:	6022      	str	r2, [r4, #0]
 8006a1e:	7018      	strb	r0, [r3, #0]
 8006a20:	e7e5      	b.n	80069ee <_puts_r+0x76>
 8006a22:	bf00      	nop
 8006a24:	08007354 	.word	0x08007354
 8006a28:	08007374 	.word	0x08007374
 8006a2c:	08007334 	.word	0x08007334

08006a30 <puts>:
 8006a30:	4b02      	ldr	r3, [pc, #8]	; (8006a3c <puts+0xc>)
 8006a32:	4601      	mov	r1, r0
 8006a34:	6818      	ldr	r0, [r3, #0]
 8006a36:	f7ff bf9f 	b.w	8006978 <_puts_r>
 8006a3a:	bf00      	nop
 8006a3c:	20000010 	.word	0x20000010

08006a40 <__swbuf_r>:
 8006a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a42:	460e      	mov	r6, r1
 8006a44:	4614      	mov	r4, r2
 8006a46:	4605      	mov	r5, r0
 8006a48:	b118      	cbz	r0, 8006a52 <__swbuf_r+0x12>
 8006a4a:	6983      	ldr	r3, [r0, #24]
 8006a4c:	b90b      	cbnz	r3, 8006a52 <__swbuf_r+0x12>
 8006a4e:	f000 f9a7 	bl	8006da0 <__sinit>
 8006a52:	4b21      	ldr	r3, [pc, #132]	; (8006ad8 <__swbuf_r+0x98>)
 8006a54:	429c      	cmp	r4, r3
 8006a56:	d12a      	bne.n	8006aae <__swbuf_r+0x6e>
 8006a58:	686c      	ldr	r4, [r5, #4]
 8006a5a:	69a3      	ldr	r3, [r4, #24]
 8006a5c:	60a3      	str	r3, [r4, #8]
 8006a5e:	89a3      	ldrh	r3, [r4, #12]
 8006a60:	071a      	lsls	r2, r3, #28
 8006a62:	d52e      	bpl.n	8006ac2 <__swbuf_r+0x82>
 8006a64:	6923      	ldr	r3, [r4, #16]
 8006a66:	b363      	cbz	r3, 8006ac2 <__swbuf_r+0x82>
 8006a68:	6923      	ldr	r3, [r4, #16]
 8006a6a:	6820      	ldr	r0, [r4, #0]
 8006a6c:	1ac0      	subs	r0, r0, r3
 8006a6e:	6963      	ldr	r3, [r4, #20]
 8006a70:	b2f6      	uxtb	r6, r6
 8006a72:	4283      	cmp	r3, r0
 8006a74:	4637      	mov	r7, r6
 8006a76:	dc04      	bgt.n	8006a82 <__swbuf_r+0x42>
 8006a78:	4621      	mov	r1, r4
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	f000 f926 	bl	8006ccc <_fflush_r>
 8006a80:	bb28      	cbnz	r0, 8006ace <__swbuf_r+0x8e>
 8006a82:	68a3      	ldr	r3, [r4, #8]
 8006a84:	3b01      	subs	r3, #1
 8006a86:	60a3      	str	r3, [r4, #8]
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	6022      	str	r2, [r4, #0]
 8006a8e:	701e      	strb	r6, [r3, #0]
 8006a90:	6963      	ldr	r3, [r4, #20]
 8006a92:	3001      	adds	r0, #1
 8006a94:	4283      	cmp	r3, r0
 8006a96:	d004      	beq.n	8006aa2 <__swbuf_r+0x62>
 8006a98:	89a3      	ldrh	r3, [r4, #12]
 8006a9a:	07db      	lsls	r3, r3, #31
 8006a9c:	d519      	bpl.n	8006ad2 <__swbuf_r+0x92>
 8006a9e:	2e0a      	cmp	r6, #10
 8006aa0:	d117      	bne.n	8006ad2 <__swbuf_r+0x92>
 8006aa2:	4621      	mov	r1, r4
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	f000 f911 	bl	8006ccc <_fflush_r>
 8006aaa:	b190      	cbz	r0, 8006ad2 <__swbuf_r+0x92>
 8006aac:	e00f      	b.n	8006ace <__swbuf_r+0x8e>
 8006aae:	4b0b      	ldr	r3, [pc, #44]	; (8006adc <__swbuf_r+0x9c>)
 8006ab0:	429c      	cmp	r4, r3
 8006ab2:	d101      	bne.n	8006ab8 <__swbuf_r+0x78>
 8006ab4:	68ac      	ldr	r4, [r5, #8]
 8006ab6:	e7d0      	b.n	8006a5a <__swbuf_r+0x1a>
 8006ab8:	4b09      	ldr	r3, [pc, #36]	; (8006ae0 <__swbuf_r+0xa0>)
 8006aba:	429c      	cmp	r4, r3
 8006abc:	bf08      	it	eq
 8006abe:	68ec      	ldreq	r4, [r5, #12]
 8006ac0:	e7cb      	b.n	8006a5a <__swbuf_r+0x1a>
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	f000 f80d 	bl	8006ae4 <__swsetup_r>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	d0cc      	beq.n	8006a68 <__swbuf_r+0x28>
 8006ace:	f04f 37ff 	mov.w	r7, #4294967295
 8006ad2:	4638      	mov	r0, r7
 8006ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	08007354 	.word	0x08007354
 8006adc:	08007374 	.word	0x08007374
 8006ae0:	08007334 	.word	0x08007334

08006ae4 <__swsetup_r>:
 8006ae4:	4b32      	ldr	r3, [pc, #200]	; (8006bb0 <__swsetup_r+0xcc>)
 8006ae6:	b570      	push	{r4, r5, r6, lr}
 8006ae8:	681d      	ldr	r5, [r3, #0]
 8006aea:	4606      	mov	r6, r0
 8006aec:	460c      	mov	r4, r1
 8006aee:	b125      	cbz	r5, 8006afa <__swsetup_r+0x16>
 8006af0:	69ab      	ldr	r3, [r5, #24]
 8006af2:	b913      	cbnz	r3, 8006afa <__swsetup_r+0x16>
 8006af4:	4628      	mov	r0, r5
 8006af6:	f000 f953 	bl	8006da0 <__sinit>
 8006afa:	4b2e      	ldr	r3, [pc, #184]	; (8006bb4 <__swsetup_r+0xd0>)
 8006afc:	429c      	cmp	r4, r3
 8006afe:	d10f      	bne.n	8006b20 <__swsetup_r+0x3c>
 8006b00:	686c      	ldr	r4, [r5, #4]
 8006b02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	0715      	lsls	r5, r2, #28
 8006b0a:	d42c      	bmi.n	8006b66 <__swsetup_r+0x82>
 8006b0c:	06d0      	lsls	r0, r2, #27
 8006b0e:	d411      	bmi.n	8006b34 <__swsetup_r+0x50>
 8006b10:	2209      	movs	r2, #9
 8006b12:	6032      	str	r2, [r6, #0]
 8006b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b18:	81a3      	strh	r3, [r4, #12]
 8006b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1e:	e03e      	b.n	8006b9e <__swsetup_r+0xba>
 8006b20:	4b25      	ldr	r3, [pc, #148]	; (8006bb8 <__swsetup_r+0xd4>)
 8006b22:	429c      	cmp	r4, r3
 8006b24:	d101      	bne.n	8006b2a <__swsetup_r+0x46>
 8006b26:	68ac      	ldr	r4, [r5, #8]
 8006b28:	e7eb      	b.n	8006b02 <__swsetup_r+0x1e>
 8006b2a:	4b24      	ldr	r3, [pc, #144]	; (8006bbc <__swsetup_r+0xd8>)
 8006b2c:	429c      	cmp	r4, r3
 8006b2e:	bf08      	it	eq
 8006b30:	68ec      	ldreq	r4, [r5, #12]
 8006b32:	e7e6      	b.n	8006b02 <__swsetup_r+0x1e>
 8006b34:	0751      	lsls	r1, r2, #29
 8006b36:	d512      	bpl.n	8006b5e <__swsetup_r+0x7a>
 8006b38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b3a:	b141      	cbz	r1, 8006b4e <__swsetup_r+0x6a>
 8006b3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b40:	4299      	cmp	r1, r3
 8006b42:	d002      	beq.n	8006b4a <__swsetup_r+0x66>
 8006b44:	4630      	mov	r0, r6
 8006b46:	f000 fa19 	bl	8006f7c <_free_r>
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	6363      	str	r3, [r4, #52]	; 0x34
 8006b4e:	89a3      	ldrh	r3, [r4, #12]
 8006b50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b54:	81a3      	strh	r3, [r4, #12]
 8006b56:	2300      	movs	r3, #0
 8006b58:	6063      	str	r3, [r4, #4]
 8006b5a:	6923      	ldr	r3, [r4, #16]
 8006b5c:	6023      	str	r3, [r4, #0]
 8006b5e:	89a3      	ldrh	r3, [r4, #12]
 8006b60:	f043 0308 	orr.w	r3, r3, #8
 8006b64:	81a3      	strh	r3, [r4, #12]
 8006b66:	6923      	ldr	r3, [r4, #16]
 8006b68:	b94b      	cbnz	r3, 8006b7e <__swsetup_r+0x9a>
 8006b6a:	89a3      	ldrh	r3, [r4, #12]
 8006b6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b74:	d003      	beq.n	8006b7e <__swsetup_r+0x9a>
 8006b76:	4621      	mov	r1, r4
 8006b78:	4630      	mov	r0, r6
 8006b7a:	f000 f9bf 	bl	8006efc <__smakebuf_r>
 8006b7e:	89a2      	ldrh	r2, [r4, #12]
 8006b80:	f012 0301 	ands.w	r3, r2, #1
 8006b84:	d00c      	beq.n	8006ba0 <__swsetup_r+0xbc>
 8006b86:	2300      	movs	r3, #0
 8006b88:	60a3      	str	r3, [r4, #8]
 8006b8a:	6963      	ldr	r3, [r4, #20]
 8006b8c:	425b      	negs	r3, r3
 8006b8e:	61a3      	str	r3, [r4, #24]
 8006b90:	6923      	ldr	r3, [r4, #16]
 8006b92:	b953      	cbnz	r3, 8006baa <__swsetup_r+0xc6>
 8006b94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b98:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006b9c:	d1ba      	bne.n	8006b14 <__swsetup_r+0x30>
 8006b9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ba0:	0792      	lsls	r2, r2, #30
 8006ba2:	bf58      	it	pl
 8006ba4:	6963      	ldrpl	r3, [r4, #20]
 8006ba6:	60a3      	str	r3, [r4, #8]
 8006ba8:	e7f2      	b.n	8006b90 <__swsetup_r+0xac>
 8006baa:	2000      	movs	r0, #0
 8006bac:	e7f7      	b.n	8006b9e <__swsetup_r+0xba>
 8006bae:	bf00      	nop
 8006bb0:	20000010 	.word	0x20000010
 8006bb4:	08007354 	.word	0x08007354
 8006bb8:	08007374 	.word	0x08007374
 8006bbc:	08007334 	.word	0x08007334

08006bc0 <__sflush_r>:
 8006bc0:	898a      	ldrh	r2, [r1, #12]
 8006bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bc6:	4605      	mov	r5, r0
 8006bc8:	0710      	lsls	r0, r2, #28
 8006bca:	460c      	mov	r4, r1
 8006bcc:	d458      	bmi.n	8006c80 <__sflush_r+0xc0>
 8006bce:	684b      	ldr	r3, [r1, #4]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	dc05      	bgt.n	8006be0 <__sflush_r+0x20>
 8006bd4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	dc02      	bgt.n	8006be0 <__sflush_r+0x20>
 8006bda:	2000      	movs	r0, #0
 8006bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006be0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006be2:	2e00      	cmp	r6, #0
 8006be4:	d0f9      	beq.n	8006bda <__sflush_r+0x1a>
 8006be6:	2300      	movs	r3, #0
 8006be8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006bec:	682f      	ldr	r7, [r5, #0]
 8006bee:	6a21      	ldr	r1, [r4, #32]
 8006bf0:	602b      	str	r3, [r5, #0]
 8006bf2:	d032      	beq.n	8006c5a <__sflush_r+0x9a>
 8006bf4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006bf6:	89a3      	ldrh	r3, [r4, #12]
 8006bf8:	075a      	lsls	r2, r3, #29
 8006bfa:	d505      	bpl.n	8006c08 <__sflush_r+0x48>
 8006bfc:	6863      	ldr	r3, [r4, #4]
 8006bfe:	1ac0      	subs	r0, r0, r3
 8006c00:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c02:	b10b      	cbz	r3, 8006c08 <__sflush_r+0x48>
 8006c04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c06:	1ac0      	subs	r0, r0, r3
 8006c08:	2300      	movs	r3, #0
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c0e:	6a21      	ldr	r1, [r4, #32]
 8006c10:	4628      	mov	r0, r5
 8006c12:	47b0      	blx	r6
 8006c14:	1c43      	adds	r3, r0, #1
 8006c16:	89a3      	ldrh	r3, [r4, #12]
 8006c18:	d106      	bne.n	8006c28 <__sflush_r+0x68>
 8006c1a:	6829      	ldr	r1, [r5, #0]
 8006c1c:	291d      	cmp	r1, #29
 8006c1e:	d848      	bhi.n	8006cb2 <__sflush_r+0xf2>
 8006c20:	4a29      	ldr	r2, [pc, #164]	; (8006cc8 <__sflush_r+0x108>)
 8006c22:	40ca      	lsrs	r2, r1
 8006c24:	07d6      	lsls	r6, r2, #31
 8006c26:	d544      	bpl.n	8006cb2 <__sflush_r+0xf2>
 8006c28:	2200      	movs	r2, #0
 8006c2a:	6062      	str	r2, [r4, #4]
 8006c2c:	04d9      	lsls	r1, r3, #19
 8006c2e:	6922      	ldr	r2, [r4, #16]
 8006c30:	6022      	str	r2, [r4, #0]
 8006c32:	d504      	bpl.n	8006c3e <__sflush_r+0x7e>
 8006c34:	1c42      	adds	r2, r0, #1
 8006c36:	d101      	bne.n	8006c3c <__sflush_r+0x7c>
 8006c38:	682b      	ldr	r3, [r5, #0]
 8006c3a:	b903      	cbnz	r3, 8006c3e <__sflush_r+0x7e>
 8006c3c:	6560      	str	r0, [r4, #84]	; 0x54
 8006c3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c40:	602f      	str	r7, [r5, #0]
 8006c42:	2900      	cmp	r1, #0
 8006c44:	d0c9      	beq.n	8006bda <__sflush_r+0x1a>
 8006c46:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c4a:	4299      	cmp	r1, r3
 8006c4c:	d002      	beq.n	8006c54 <__sflush_r+0x94>
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f000 f994 	bl	8006f7c <_free_r>
 8006c54:	2000      	movs	r0, #0
 8006c56:	6360      	str	r0, [r4, #52]	; 0x34
 8006c58:	e7c0      	b.n	8006bdc <__sflush_r+0x1c>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	47b0      	blx	r6
 8006c60:	1c41      	adds	r1, r0, #1
 8006c62:	d1c8      	bne.n	8006bf6 <__sflush_r+0x36>
 8006c64:	682b      	ldr	r3, [r5, #0]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d0c5      	beq.n	8006bf6 <__sflush_r+0x36>
 8006c6a:	2b1d      	cmp	r3, #29
 8006c6c:	d001      	beq.n	8006c72 <__sflush_r+0xb2>
 8006c6e:	2b16      	cmp	r3, #22
 8006c70:	d101      	bne.n	8006c76 <__sflush_r+0xb6>
 8006c72:	602f      	str	r7, [r5, #0]
 8006c74:	e7b1      	b.n	8006bda <__sflush_r+0x1a>
 8006c76:	89a3      	ldrh	r3, [r4, #12]
 8006c78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c7c:	81a3      	strh	r3, [r4, #12]
 8006c7e:	e7ad      	b.n	8006bdc <__sflush_r+0x1c>
 8006c80:	690f      	ldr	r7, [r1, #16]
 8006c82:	2f00      	cmp	r7, #0
 8006c84:	d0a9      	beq.n	8006bda <__sflush_r+0x1a>
 8006c86:	0793      	lsls	r3, r2, #30
 8006c88:	680e      	ldr	r6, [r1, #0]
 8006c8a:	bf08      	it	eq
 8006c8c:	694b      	ldreq	r3, [r1, #20]
 8006c8e:	600f      	str	r7, [r1, #0]
 8006c90:	bf18      	it	ne
 8006c92:	2300      	movne	r3, #0
 8006c94:	eba6 0807 	sub.w	r8, r6, r7
 8006c98:	608b      	str	r3, [r1, #8]
 8006c9a:	f1b8 0f00 	cmp.w	r8, #0
 8006c9e:	dd9c      	ble.n	8006bda <__sflush_r+0x1a>
 8006ca0:	4643      	mov	r3, r8
 8006ca2:	463a      	mov	r2, r7
 8006ca4:	6a21      	ldr	r1, [r4, #32]
 8006ca6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ca8:	4628      	mov	r0, r5
 8006caa:	47b0      	blx	r6
 8006cac:	2800      	cmp	r0, #0
 8006cae:	dc06      	bgt.n	8006cbe <__sflush_r+0xfe>
 8006cb0:	89a3      	ldrh	r3, [r4, #12]
 8006cb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cb6:	81a3      	strh	r3, [r4, #12]
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	e78e      	b.n	8006bdc <__sflush_r+0x1c>
 8006cbe:	4407      	add	r7, r0
 8006cc0:	eba8 0800 	sub.w	r8, r8, r0
 8006cc4:	e7e9      	b.n	8006c9a <__sflush_r+0xda>
 8006cc6:	bf00      	nop
 8006cc8:	20400001 	.word	0x20400001

08006ccc <_fflush_r>:
 8006ccc:	b538      	push	{r3, r4, r5, lr}
 8006cce:	690b      	ldr	r3, [r1, #16]
 8006cd0:	4605      	mov	r5, r0
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	b1db      	cbz	r3, 8006d0e <_fflush_r+0x42>
 8006cd6:	b118      	cbz	r0, 8006ce0 <_fflush_r+0x14>
 8006cd8:	6983      	ldr	r3, [r0, #24]
 8006cda:	b90b      	cbnz	r3, 8006ce0 <_fflush_r+0x14>
 8006cdc:	f000 f860 	bl	8006da0 <__sinit>
 8006ce0:	4b0c      	ldr	r3, [pc, #48]	; (8006d14 <_fflush_r+0x48>)
 8006ce2:	429c      	cmp	r4, r3
 8006ce4:	d109      	bne.n	8006cfa <_fflush_r+0x2e>
 8006ce6:	686c      	ldr	r4, [r5, #4]
 8006ce8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cec:	b17b      	cbz	r3, 8006d0e <_fflush_r+0x42>
 8006cee:	4621      	mov	r1, r4
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006cf6:	f7ff bf63 	b.w	8006bc0 <__sflush_r>
 8006cfa:	4b07      	ldr	r3, [pc, #28]	; (8006d18 <_fflush_r+0x4c>)
 8006cfc:	429c      	cmp	r4, r3
 8006cfe:	d101      	bne.n	8006d04 <_fflush_r+0x38>
 8006d00:	68ac      	ldr	r4, [r5, #8]
 8006d02:	e7f1      	b.n	8006ce8 <_fflush_r+0x1c>
 8006d04:	4b05      	ldr	r3, [pc, #20]	; (8006d1c <_fflush_r+0x50>)
 8006d06:	429c      	cmp	r4, r3
 8006d08:	bf08      	it	eq
 8006d0a:	68ec      	ldreq	r4, [r5, #12]
 8006d0c:	e7ec      	b.n	8006ce8 <_fflush_r+0x1c>
 8006d0e:	2000      	movs	r0, #0
 8006d10:	bd38      	pop	{r3, r4, r5, pc}
 8006d12:	bf00      	nop
 8006d14:	08007354 	.word	0x08007354
 8006d18:	08007374 	.word	0x08007374
 8006d1c:	08007334 	.word	0x08007334

08006d20 <std>:
 8006d20:	2300      	movs	r3, #0
 8006d22:	b510      	push	{r4, lr}
 8006d24:	4604      	mov	r4, r0
 8006d26:	e9c0 3300 	strd	r3, r3, [r0]
 8006d2a:	6083      	str	r3, [r0, #8]
 8006d2c:	8181      	strh	r1, [r0, #12]
 8006d2e:	6643      	str	r3, [r0, #100]	; 0x64
 8006d30:	81c2      	strh	r2, [r0, #14]
 8006d32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d36:	6183      	str	r3, [r0, #24]
 8006d38:	4619      	mov	r1, r3
 8006d3a:	2208      	movs	r2, #8
 8006d3c:	305c      	adds	r0, #92	; 0x5c
 8006d3e:	f7ff fe12 	bl	8006966 <memset>
 8006d42:	4b05      	ldr	r3, [pc, #20]	; (8006d58 <std+0x38>)
 8006d44:	6263      	str	r3, [r4, #36]	; 0x24
 8006d46:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <std+0x3c>)
 8006d48:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d4a:	4b05      	ldr	r3, [pc, #20]	; (8006d60 <std+0x40>)
 8006d4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d4e:	4b05      	ldr	r3, [pc, #20]	; (8006d64 <std+0x44>)
 8006d50:	6224      	str	r4, [r4, #32]
 8006d52:	6323      	str	r3, [r4, #48]	; 0x30
 8006d54:	bd10      	pop	{r4, pc}
 8006d56:	bf00      	nop
 8006d58:	080070ed 	.word	0x080070ed
 8006d5c:	0800710f 	.word	0x0800710f
 8006d60:	08007147 	.word	0x08007147
 8006d64:	0800716b 	.word	0x0800716b

08006d68 <_cleanup_r>:
 8006d68:	4901      	ldr	r1, [pc, #4]	; (8006d70 <_cleanup_r+0x8>)
 8006d6a:	f000 b885 	b.w	8006e78 <_fwalk_reent>
 8006d6e:	bf00      	nop
 8006d70:	08006ccd 	.word	0x08006ccd

08006d74 <__sfmoreglue>:
 8006d74:	b570      	push	{r4, r5, r6, lr}
 8006d76:	1e4a      	subs	r2, r1, #1
 8006d78:	2568      	movs	r5, #104	; 0x68
 8006d7a:	4355      	muls	r5, r2
 8006d7c:	460e      	mov	r6, r1
 8006d7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006d82:	f000 f949 	bl	8007018 <_malloc_r>
 8006d86:	4604      	mov	r4, r0
 8006d88:	b140      	cbz	r0, 8006d9c <__sfmoreglue+0x28>
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	e9c0 1600 	strd	r1, r6, [r0]
 8006d90:	300c      	adds	r0, #12
 8006d92:	60a0      	str	r0, [r4, #8]
 8006d94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006d98:	f7ff fde5 	bl	8006966 <memset>
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	bd70      	pop	{r4, r5, r6, pc}

08006da0 <__sinit>:
 8006da0:	6983      	ldr	r3, [r0, #24]
 8006da2:	b510      	push	{r4, lr}
 8006da4:	4604      	mov	r4, r0
 8006da6:	bb33      	cbnz	r3, 8006df6 <__sinit+0x56>
 8006da8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006dac:	6503      	str	r3, [r0, #80]	; 0x50
 8006dae:	4b12      	ldr	r3, [pc, #72]	; (8006df8 <__sinit+0x58>)
 8006db0:	4a12      	ldr	r2, [pc, #72]	; (8006dfc <__sinit+0x5c>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6282      	str	r2, [r0, #40]	; 0x28
 8006db6:	4298      	cmp	r0, r3
 8006db8:	bf04      	itt	eq
 8006dba:	2301      	moveq	r3, #1
 8006dbc:	6183      	streq	r3, [r0, #24]
 8006dbe:	f000 f81f 	bl	8006e00 <__sfp>
 8006dc2:	6060      	str	r0, [r4, #4]
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	f000 f81b 	bl	8006e00 <__sfp>
 8006dca:	60a0      	str	r0, [r4, #8]
 8006dcc:	4620      	mov	r0, r4
 8006dce:	f000 f817 	bl	8006e00 <__sfp>
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	60e0      	str	r0, [r4, #12]
 8006dd6:	2104      	movs	r1, #4
 8006dd8:	6860      	ldr	r0, [r4, #4]
 8006dda:	f7ff ffa1 	bl	8006d20 <std>
 8006dde:	2201      	movs	r2, #1
 8006de0:	2109      	movs	r1, #9
 8006de2:	68a0      	ldr	r0, [r4, #8]
 8006de4:	f7ff ff9c 	bl	8006d20 <std>
 8006de8:	2202      	movs	r2, #2
 8006dea:	2112      	movs	r1, #18
 8006dec:	68e0      	ldr	r0, [r4, #12]
 8006dee:	f7ff ff97 	bl	8006d20 <std>
 8006df2:	2301      	movs	r3, #1
 8006df4:	61a3      	str	r3, [r4, #24]
 8006df6:	bd10      	pop	{r4, pc}
 8006df8:	08007330 	.word	0x08007330
 8006dfc:	08006d69 	.word	0x08006d69

08006e00 <__sfp>:
 8006e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e02:	4b1b      	ldr	r3, [pc, #108]	; (8006e70 <__sfp+0x70>)
 8006e04:	681e      	ldr	r6, [r3, #0]
 8006e06:	69b3      	ldr	r3, [r6, #24]
 8006e08:	4607      	mov	r7, r0
 8006e0a:	b913      	cbnz	r3, 8006e12 <__sfp+0x12>
 8006e0c:	4630      	mov	r0, r6
 8006e0e:	f7ff ffc7 	bl	8006da0 <__sinit>
 8006e12:	3648      	adds	r6, #72	; 0x48
 8006e14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	d503      	bpl.n	8006e24 <__sfp+0x24>
 8006e1c:	6833      	ldr	r3, [r6, #0]
 8006e1e:	b133      	cbz	r3, 8006e2e <__sfp+0x2e>
 8006e20:	6836      	ldr	r6, [r6, #0]
 8006e22:	e7f7      	b.n	8006e14 <__sfp+0x14>
 8006e24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006e28:	b16d      	cbz	r5, 8006e46 <__sfp+0x46>
 8006e2a:	3468      	adds	r4, #104	; 0x68
 8006e2c:	e7f4      	b.n	8006e18 <__sfp+0x18>
 8006e2e:	2104      	movs	r1, #4
 8006e30:	4638      	mov	r0, r7
 8006e32:	f7ff ff9f 	bl	8006d74 <__sfmoreglue>
 8006e36:	6030      	str	r0, [r6, #0]
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	d1f1      	bne.n	8006e20 <__sfp+0x20>
 8006e3c:	230c      	movs	r3, #12
 8006e3e:	603b      	str	r3, [r7, #0]
 8006e40:	4604      	mov	r4, r0
 8006e42:	4620      	mov	r0, r4
 8006e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e46:	4b0b      	ldr	r3, [pc, #44]	; (8006e74 <__sfp+0x74>)
 8006e48:	6665      	str	r5, [r4, #100]	; 0x64
 8006e4a:	e9c4 5500 	strd	r5, r5, [r4]
 8006e4e:	60a5      	str	r5, [r4, #8]
 8006e50:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006e54:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006e58:	2208      	movs	r2, #8
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006e60:	f7ff fd81 	bl	8006966 <memset>
 8006e64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006e68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006e6c:	e7e9      	b.n	8006e42 <__sfp+0x42>
 8006e6e:	bf00      	nop
 8006e70:	08007330 	.word	0x08007330
 8006e74:	ffff0001 	.word	0xffff0001

08006e78 <_fwalk_reent>:
 8006e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e7c:	4680      	mov	r8, r0
 8006e7e:	4689      	mov	r9, r1
 8006e80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006e84:	2600      	movs	r6, #0
 8006e86:	b914      	cbnz	r4, 8006e8e <_fwalk_reent+0x16>
 8006e88:	4630      	mov	r0, r6
 8006e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e8e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006e92:	3f01      	subs	r7, #1
 8006e94:	d501      	bpl.n	8006e9a <_fwalk_reent+0x22>
 8006e96:	6824      	ldr	r4, [r4, #0]
 8006e98:	e7f5      	b.n	8006e86 <_fwalk_reent+0xe>
 8006e9a:	89ab      	ldrh	r3, [r5, #12]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d907      	bls.n	8006eb0 <_fwalk_reent+0x38>
 8006ea0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	d003      	beq.n	8006eb0 <_fwalk_reent+0x38>
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	4640      	mov	r0, r8
 8006eac:	47c8      	blx	r9
 8006eae:	4306      	orrs	r6, r0
 8006eb0:	3568      	adds	r5, #104	; 0x68
 8006eb2:	e7ee      	b.n	8006e92 <_fwalk_reent+0x1a>

08006eb4 <__swhatbuf_r>:
 8006eb4:	b570      	push	{r4, r5, r6, lr}
 8006eb6:	460e      	mov	r6, r1
 8006eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ebc:	2900      	cmp	r1, #0
 8006ebe:	b096      	sub	sp, #88	; 0x58
 8006ec0:	4614      	mov	r4, r2
 8006ec2:	461d      	mov	r5, r3
 8006ec4:	da07      	bge.n	8006ed6 <__swhatbuf_r+0x22>
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	602b      	str	r3, [r5, #0]
 8006eca:	89b3      	ldrh	r3, [r6, #12]
 8006ecc:	061a      	lsls	r2, r3, #24
 8006ece:	d410      	bmi.n	8006ef2 <__swhatbuf_r+0x3e>
 8006ed0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ed4:	e00e      	b.n	8006ef4 <__swhatbuf_r+0x40>
 8006ed6:	466a      	mov	r2, sp
 8006ed8:	f000 f96e 	bl	80071b8 <_fstat_r>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	dbf2      	blt.n	8006ec6 <__swhatbuf_r+0x12>
 8006ee0:	9a01      	ldr	r2, [sp, #4]
 8006ee2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006ee6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006eea:	425a      	negs	r2, r3
 8006eec:	415a      	adcs	r2, r3
 8006eee:	602a      	str	r2, [r5, #0]
 8006ef0:	e7ee      	b.n	8006ed0 <__swhatbuf_r+0x1c>
 8006ef2:	2340      	movs	r3, #64	; 0x40
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	6023      	str	r3, [r4, #0]
 8006ef8:	b016      	add	sp, #88	; 0x58
 8006efa:	bd70      	pop	{r4, r5, r6, pc}

08006efc <__smakebuf_r>:
 8006efc:	898b      	ldrh	r3, [r1, #12]
 8006efe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f00:	079d      	lsls	r5, r3, #30
 8006f02:	4606      	mov	r6, r0
 8006f04:	460c      	mov	r4, r1
 8006f06:	d507      	bpl.n	8006f18 <__smakebuf_r+0x1c>
 8006f08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	6123      	str	r3, [r4, #16]
 8006f10:	2301      	movs	r3, #1
 8006f12:	6163      	str	r3, [r4, #20]
 8006f14:	b002      	add	sp, #8
 8006f16:	bd70      	pop	{r4, r5, r6, pc}
 8006f18:	ab01      	add	r3, sp, #4
 8006f1a:	466a      	mov	r2, sp
 8006f1c:	f7ff ffca 	bl	8006eb4 <__swhatbuf_r>
 8006f20:	9900      	ldr	r1, [sp, #0]
 8006f22:	4605      	mov	r5, r0
 8006f24:	4630      	mov	r0, r6
 8006f26:	f000 f877 	bl	8007018 <_malloc_r>
 8006f2a:	b948      	cbnz	r0, 8006f40 <__smakebuf_r+0x44>
 8006f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f30:	059a      	lsls	r2, r3, #22
 8006f32:	d4ef      	bmi.n	8006f14 <__smakebuf_r+0x18>
 8006f34:	f023 0303 	bic.w	r3, r3, #3
 8006f38:	f043 0302 	orr.w	r3, r3, #2
 8006f3c:	81a3      	strh	r3, [r4, #12]
 8006f3e:	e7e3      	b.n	8006f08 <__smakebuf_r+0xc>
 8006f40:	4b0d      	ldr	r3, [pc, #52]	; (8006f78 <__smakebuf_r+0x7c>)
 8006f42:	62b3      	str	r3, [r6, #40]	; 0x28
 8006f44:	89a3      	ldrh	r3, [r4, #12]
 8006f46:	6020      	str	r0, [r4, #0]
 8006f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f4c:	81a3      	strh	r3, [r4, #12]
 8006f4e:	9b00      	ldr	r3, [sp, #0]
 8006f50:	6163      	str	r3, [r4, #20]
 8006f52:	9b01      	ldr	r3, [sp, #4]
 8006f54:	6120      	str	r0, [r4, #16]
 8006f56:	b15b      	cbz	r3, 8006f70 <__smakebuf_r+0x74>
 8006f58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	f000 f93d 	bl	80071dc <_isatty_r>
 8006f62:	b128      	cbz	r0, 8006f70 <__smakebuf_r+0x74>
 8006f64:	89a3      	ldrh	r3, [r4, #12]
 8006f66:	f023 0303 	bic.w	r3, r3, #3
 8006f6a:	f043 0301 	orr.w	r3, r3, #1
 8006f6e:	81a3      	strh	r3, [r4, #12]
 8006f70:	89a3      	ldrh	r3, [r4, #12]
 8006f72:	431d      	orrs	r5, r3
 8006f74:	81a5      	strh	r5, [r4, #12]
 8006f76:	e7cd      	b.n	8006f14 <__smakebuf_r+0x18>
 8006f78:	08006d69 	.word	0x08006d69

08006f7c <_free_r>:
 8006f7c:	b538      	push	{r3, r4, r5, lr}
 8006f7e:	4605      	mov	r5, r0
 8006f80:	2900      	cmp	r1, #0
 8006f82:	d045      	beq.n	8007010 <_free_r+0x94>
 8006f84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f88:	1f0c      	subs	r4, r1, #4
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	bfb8      	it	lt
 8006f8e:	18e4      	addlt	r4, r4, r3
 8006f90:	f000 f946 	bl	8007220 <__malloc_lock>
 8006f94:	4a1f      	ldr	r2, [pc, #124]	; (8007014 <_free_r+0x98>)
 8006f96:	6813      	ldr	r3, [r2, #0]
 8006f98:	4610      	mov	r0, r2
 8006f9a:	b933      	cbnz	r3, 8006faa <_free_r+0x2e>
 8006f9c:	6063      	str	r3, [r4, #4]
 8006f9e:	6014      	str	r4, [r2, #0]
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fa6:	f000 b93c 	b.w	8007222 <__malloc_unlock>
 8006faa:	42a3      	cmp	r3, r4
 8006fac:	d90c      	bls.n	8006fc8 <_free_r+0x4c>
 8006fae:	6821      	ldr	r1, [r4, #0]
 8006fb0:	1862      	adds	r2, r4, r1
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	bf04      	itt	eq
 8006fb6:	681a      	ldreq	r2, [r3, #0]
 8006fb8:	685b      	ldreq	r3, [r3, #4]
 8006fba:	6063      	str	r3, [r4, #4]
 8006fbc:	bf04      	itt	eq
 8006fbe:	1852      	addeq	r2, r2, r1
 8006fc0:	6022      	streq	r2, [r4, #0]
 8006fc2:	6004      	str	r4, [r0, #0]
 8006fc4:	e7ec      	b.n	8006fa0 <_free_r+0x24>
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	685a      	ldr	r2, [r3, #4]
 8006fca:	b10a      	cbz	r2, 8006fd0 <_free_r+0x54>
 8006fcc:	42a2      	cmp	r2, r4
 8006fce:	d9fa      	bls.n	8006fc6 <_free_r+0x4a>
 8006fd0:	6819      	ldr	r1, [r3, #0]
 8006fd2:	1858      	adds	r0, r3, r1
 8006fd4:	42a0      	cmp	r0, r4
 8006fd6:	d10b      	bne.n	8006ff0 <_free_r+0x74>
 8006fd8:	6820      	ldr	r0, [r4, #0]
 8006fda:	4401      	add	r1, r0
 8006fdc:	1858      	adds	r0, r3, r1
 8006fde:	4282      	cmp	r2, r0
 8006fe0:	6019      	str	r1, [r3, #0]
 8006fe2:	d1dd      	bne.n	8006fa0 <_free_r+0x24>
 8006fe4:	6810      	ldr	r0, [r2, #0]
 8006fe6:	6852      	ldr	r2, [r2, #4]
 8006fe8:	605a      	str	r2, [r3, #4]
 8006fea:	4401      	add	r1, r0
 8006fec:	6019      	str	r1, [r3, #0]
 8006fee:	e7d7      	b.n	8006fa0 <_free_r+0x24>
 8006ff0:	d902      	bls.n	8006ff8 <_free_r+0x7c>
 8006ff2:	230c      	movs	r3, #12
 8006ff4:	602b      	str	r3, [r5, #0]
 8006ff6:	e7d3      	b.n	8006fa0 <_free_r+0x24>
 8006ff8:	6820      	ldr	r0, [r4, #0]
 8006ffa:	1821      	adds	r1, r4, r0
 8006ffc:	428a      	cmp	r2, r1
 8006ffe:	bf04      	itt	eq
 8007000:	6811      	ldreq	r1, [r2, #0]
 8007002:	6852      	ldreq	r2, [r2, #4]
 8007004:	6062      	str	r2, [r4, #4]
 8007006:	bf04      	itt	eq
 8007008:	1809      	addeq	r1, r1, r0
 800700a:	6021      	streq	r1, [r4, #0]
 800700c:	605c      	str	r4, [r3, #4]
 800700e:	e7c7      	b.n	8006fa0 <_free_r+0x24>
 8007010:	bd38      	pop	{r3, r4, r5, pc}
 8007012:	bf00      	nop
 8007014:	2000499c 	.word	0x2000499c

08007018 <_malloc_r>:
 8007018:	b570      	push	{r4, r5, r6, lr}
 800701a:	1ccd      	adds	r5, r1, #3
 800701c:	f025 0503 	bic.w	r5, r5, #3
 8007020:	3508      	adds	r5, #8
 8007022:	2d0c      	cmp	r5, #12
 8007024:	bf38      	it	cc
 8007026:	250c      	movcc	r5, #12
 8007028:	2d00      	cmp	r5, #0
 800702a:	4606      	mov	r6, r0
 800702c:	db01      	blt.n	8007032 <_malloc_r+0x1a>
 800702e:	42a9      	cmp	r1, r5
 8007030:	d903      	bls.n	800703a <_malloc_r+0x22>
 8007032:	230c      	movs	r3, #12
 8007034:	6033      	str	r3, [r6, #0]
 8007036:	2000      	movs	r0, #0
 8007038:	bd70      	pop	{r4, r5, r6, pc}
 800703a:	f000 f8f1 	bl	8007220 <__malloc_lock>
 800703e:	4a21      	ldr	r2, [pc, #132]	; (80070c4 <_malloc_r+0xac>)
 8007040:	6814      	ldr	r4, [r2, #0]
 8007042:	4621      	mov	r1, r4
 8007044:	b991      	cbnz	r1, 800706c <_malloc_r+0x54>
 8007046:	4c20      	ldr	r4, [pc, #128]	; (80070c8 <_malloc_r+0xb0>)
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	b91b      	cbnz	r3, 8007054 <_malloc_r+0x3c>
 800704c:	4630      	mov	r0, r6
 800704e:	f000 f83d 	bl	80070cc <_sbrk_r>
 8007052:	6020      	str	r0, [r4, #0]
 8007054:	4629      	mov	r1, r5
 8007056:	4630      	mov	r0, r6
 8007058:	f000 f838 	bl	80070cc <_sbrk_r>
 800705c:	1c43      	adds	r3, r0, #1
 800705e:	d124      	bne.n	80070aa <_malloc_r+0x92>
 8007060:	230c      	movs	r3, #12
 8007062:	6033      	str	r3, [r6, #0]
 8007064:	4630      	mov	r0, r6
 8007066:	f000 f8dc 	bl	8007222 <__malloc_unlock>
 800706a:	e7e4      	b.n	8007036 <_malloc_r+0x1e>
 800706c:	680b      	ldr	r3, [r1, #0]
 800706e:	1b5b      	subs	r3, r3, r5
 8007070:	d418      	bmi.n	80070a4 <_malloc_r+0x8c>
 8007072:	2b0b      	cmp	r3, #11
 8007074:	d90f      	bls.n	8007096 <_malloc_r+0x7e>
 8007076:	600b      	str	r3, [r1, #0]
 8007078:	50cd      	str	r5, [r1, r3]
 800707a:	18cc      	adds	r4, r1, r3
 800707c:	4630      	mov	r0, r6
 800707e:	f000 f8d0 	bl	8007222 <__malloc_unlock>
 8007082:	f104 000b 	add.w	r0, r4, #11
 8007086:	1d23      	adds	r3, r4, #4
 8007088:	f020 0007 	bic.w	r0, r0, #7
 800708c:	1ac3      	subs	r3, r0, r3
 800708e:	d0d3      	beq.n	8007038 <_malloc_r+0x20>
 8007090:	425a      	negs	r2, r3
 8007092:	50e2      	str	r2, [r4, r3]
 8007094:	e7d0      	b.n	8007038 <_malloc_r+0x20>
 8007096:	428c      	cmp	r4, r1
 8007098:	684b      	ldr	r3, [r1, #4]
 800709a:	bf16      	itet	ne
 800709c:	6063      	strne	r3, [r4, #4]
 800709e:	6013      	streq	r3, [r2, #0]
 80070a0:	460c      	movne	r4, r1
 80070a2:	e7eb      	b.n	800707c <_malloc_r+0x64>
 80070a4:	460c      	mov	r4, r1
 80070a6:	6849      	ldr	r1, [r1, #4]
 80070a8:	e7cc      	b.n	8007044 <_malloc_r+0x2c>
 80070aa:	1cc4      	adds	r4, r0, #3
 80070ac:	f024 0403 	bic.w	r4, r4, #3
 80070b0:	42a0      	cmp	r0, r4
 80070b2:	d005      	beq.n	80070c0 <_malloc_r+0xa8>
 80070b4:	1a21      	subs	r1, r4, r0
 80070b6:	4630      	mov	r0, r6
 80070b8:	f000 f808 	bl	80070cc <_sbrk_r>
 80070bc:	3001      	adds	r0, #1
 80070be:	d0cf      	beq.n	8007060 <_malloc_r+0x48>
 80070c0:	6025      	str	r5, [r4, #0]
 80070c2:	e7db      	b.n	800707c <_malloc_r+0x64>
 80070c4:	2000499c 	.word	0x2000499c
 80070c8:	200049a0 	.word	0x200049a0

080070cc <_sbrk_r>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	4c06      	ldr	r4, [pc, #24]	; (80070e8 <_sbrk_r+0x1c>)
 80070d0:	2300      	movs	r3, #0
 80070d2:	4605      	mov	r5, r0
 80070d4:	4608      	mov	r0, r1
 80070d6:	6023      	str	r3, [r4, #0]
 80070d8:	f7f9 fe68 	bl	8000dac <_sbrk>
 80070dc:	1c43      	adds	r3, r0, #1
 80070de:	d102      	bne.n	80070e6 <_sbrk_r+0x1a>
 80070e0:	6823      	ldr	r3, [r4, #0]
 80070e2:	b103      	cbz	r3, 80070e6 <_sbrk_r+0x1a>
 80070e4:	602b      	str	r3, [r5, #0]
 80070e6:	bd38      	pop	{r3, r4, r5, pc}
 80070e8:	20004ec4 	.word	0x20004ec4

080070ec <__sread>:
 80070ec:	b510      	push	{r4, lr}
 80070ee:	460c      	mov	r4, r1
 80070f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f4:	f000 f896 	bl	8007224 <_read_r>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	bfab      	itete	ge
 80070fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007100:	181b      	addge	r3, r3, r0
 8007102:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007106:	bfac      	ite	ge
 8007108:	6563      	strge	r3, [r4, #84]	; 0x54
 800710a:	81a3      	strhlt	r3, [r4, #12]
 800710c:	bd10      	pop	{r4, pc}

0800710e <__swrite>:
 800710e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007112:	461f      	mov	r7, r3
 8007114:	898b      	ldrh	r3, [r1, #12]
 8007116:	05db      	lsls	r3, r3, #23
 8007118:	4605      	mov	r5, r0
 800711a:	460c      	mov	r4, r1
 800711c:	4616      	mov	r6, r2
 800711e:	d505      	bpl.n	800712c <__swrite+0x1e>
 8007120:	2302      	movs	r3, #2
 8007122:	2200      	movs	r2, #0
 8007124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007128:	f000 f868 	bl	80071fc <_lseek_r>
 800712c:	89a3      	ldrh	r3, [r4, #12]
 800712e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007132:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007136:	81a3      	strh	r3, [r4, #12]
 8007138:	4632      	mov	r2, r6
 800713a:	463b      	mov	r3, r7
 800713c:	4628      	mov	r0, r5
 800713e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007142:	f000 b817 	b.w	8007174 <_write_r>

08007146 <__sseek>:
 8007146:	b510      	push	{r4, lr}
 8007148:	460c      	mov	r4, r1
 800714a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800714e:	f000 f855 	bl	80071fc <_lseek_r>
 8007152:	1c43      	adds	r3, r0, #1
 8007154:	89a3      	ldrh	r3, [r4, #12]
 8007156:	bf15      	itete	ne
 8007158:	6560      	strne	r0, [r4, #84]	; 0x54
 800715a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800715e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007162:	81a3      	strheq	r3, [r4, #12]
 8007164:	bf18      	it	ne
 8007166:	81a3      	strhne	r3, [r4, #12]
 8007168:	bd10      	pop	{r4, pc}

0800716a <__sclose>:
 800716a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800716e:	f000 b813 	b.w	8007198 <_close_r>
	...

08007174 <_write_r>:
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	4c07      	ldr	r4, [pc, #28]	; (8007194 <_write_r+0x20>)
 8007178:	4605      	mov	r5, r0
 800717a:	4608      	mov	r0, r1
 800717c:	4611      	mov	r1, r2
 800717e:	2200      	movs	r2, #0
 8007180:	6022      	str	r2, [r4, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	f7f9 fc46 	bl	8000a14 <_write>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_write_r+0x1e>
 800718c:	6823      	ldr	r3, [r4, #0]
 800718e:	b103      	cbz	r3, 8007192 <_write_r+0x1e>
 8007190:	602b      	str	r3, [r5, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	20004ec4 	.word	0x20004ec4

08007198 <_close_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4c06      	ldr	r4, [pc, #24]	; (80071b4 <_close_r+0x1c>)
 800719c:	2300      	movs	r3, #0
 800719e:	4605      	mov	r5, r0
 80071a0:	4608      	mov	r0, r1
 80071a2:	6023      	str	r3, [r4, #0]
 80071a4:	f7f9 fdcd 	bl	8000d42 <_close>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d102      	bne.n	80071b2 <_close_r+0x1a>
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	b103      	cbz	r3, 80071b2 <_close_r+0x1a>
 80071b0:	602b      	str	r3, [r5, #0]
 80071b2:	bd38      	pop	{r3, r4, r5, pc}
 80071b4:	20004ec4 	.word	0x20004ec4

080071b8 <_fstat_r>:
 80071b8:	b538      	push	{r3, r4, r5, lr}
 80071ba:	4c07      	ldr	r4, [pc, #28]	; (80071d8 <_fstat_r+0x20>)
 80071bc:	2300      	movs	r3, #0
 80071be:	4605      	mov	r5, r0
 80071c0:	4608      	mov	r0, r1
 80071c2:	4611      	mov	r1, r2
 80071c4:	6023      	str	r3, [r4, #0]
 80071c6:	f7f9 fdc8 	bl	8000d5a <_fstat>
 80071ca:	1c43      	adds	r3, r0, #1
 80071cc:	d102      	bne.n	80071d4 <_fstat_r+0x1c>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	b103      	cbz	r3, 80071d4 <_fstat_r+0x1c>
 80071d2:	602b      	str	r3, [r5, #0]
 80071d4:	bd38      	pop	{r3, r4, r5, pc}
 80071d6:	bf00      	nop
 80071d8:	20004ec4 	.word	0x20004ec4

080071dc <_isatty_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4c06      	ldr	r4, [pc, #24]	; (80071f8 <_isatty_r+0x1c>)
 80071e0:	2300      	movs	r3, #0
 80071e2:	4605      	mov	r5, r0
 80071e4:	4608      	mov	r0, r1
 80071e6:	6023      	str	r3, [r4, #0]
 80071e8:	f7f9 fdc7 	bl	8000d7a <_isatty>
 80071ec:	1c43      	adds	r3, r0, #1
 80071ee:	d102      	bne.n	80071f6 <_isatty_r+0x1a>
 80071f0:	6823      	ldr	r3, [r4, #0]
 80071f2:	b103      	cbz	r3, 80071f6 <_isatty_r+0x1a>
 80071f4:	602b      	str	r3, [r5, #0]
 80071f6:	bd38      	pop	{r3, r4, r5, pc}
 80071f8:	20004ec4 	.word	0x20004ec4

080071fc <_lseek_r>:
 80071fc:	b538      	push	{r3, r4, r5, lr}
 80071fe:	4c07      	ldr	r4, [pc, #28]	; (800721c <_lseek_r+0x20>)
 8007200:	4605      	mov	r5, r0
 8007202:	4608      	mov	r0, r1
 8007204:	4611      	mov	r1, r2
 8007206:	2200      	movs	r2, #0
 8007208:	6022      	str	r2, [r4, #0]
 800720a:	461a      	mov	r2, r3
 800720c:	f7f9 fdc0 	bl	8000d90 <_lseek>
 8007210:	1c43      	adds	r3, r0, #1
 8007212:	d102      	bne.n	800721a <_lseek_r+0x1e>
 8007214:	6823      	ldr	r3, [r4, #0]
 8007216:	b103      	cbz	r3, 800721a <_lseek_r+0x1e>
 8007218:	602b      	str	r3, [r5, #0]
 800721a:	bd38      	pop	{r3, r4, r5, pc}
 800721c:	20004ec4 	.word	0x20004ec4

08007220 <__malloc_lock>:
 8007220:	4770      	bx	lr

08007222 <__malloc_unlock>:
 8007222:	4770      	bx	lr

08007224 <_read_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4c07      	ldr	r4, [pc, #28]	; (8007244 <_read_r+0x20>)
 8007228:	4605      	mov	r5, r0
 800722a:	4608      	mov	r0, r1
 800722c:	4611      	mov	r1, r2
 800722e:	2200      	movs	r2, #0
 8007230:	6022      	str	r2, [r4, #0]
 8007232:	461a      	mov	r2, r3
 8007234:	f7f9 fd68 	bl	8000d08 <_read>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_read_r+0x1e>
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	b103      	cbz	r3, 8007242 <_read_r+0x1e>
 8007240:	602b      	str	r3, [r5, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	20004ec4 	.word	0x20004ec4

08007248 <_init>:
 8007248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800724a:	bf00      	nop
 800724c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800724e:	bc08      	pop	{r3}
 8007250:	469e      	mov	lr, r3
 8007252:	4770      	bx	lr

08007254 <_fini>:
 8007254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007256:	bf00      	nop
 8007258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800725a:	bc08      	pop	{r3}
 800725c:	469e      	mov	lr, r3
 800725e:	4770      	bx	lr
