{
  "sha": "3a959875ea0a017ef378fa084c6cbddee01db9d8",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6M2E5NTk4NzVlYTBhMDE3ZWYzNzhmYTA4NGM2Y2JkZGVlMDFkYjlkOA==",
  "commit": {
    "author": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-11-03T11:55:14Z"
    },
    "committer": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-11-03T11:55:14Z"
    },
    "message": "[PATCH] aarch64: Update missing ChangeLog for AArch64 commits\n\nPatch with missing ChangeLog entries for GAS AArch64 files.",
    "tree": {
      "sha": "98c34e2e3967bfe087d5834cfc8a98ca71412a00",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/98c34e2e3967bfe087d5834cfc8a98ca71412a00"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/3a959875ea0a017ef378fa084c6cbddee01db9d8",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3a959875ea0a017ef378fa084c6cbddee01db9d8",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/3a959875ea0a017ef378fa084c6cbddee01db9d8",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3a959875ea0a017ef378fa084c6cbddee01db9d8/comments",
  "author": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "70237b84c5c994a7f588815fe56853e81293cad5",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/70237b84c5c994a7f588815fe56853e81293cad5",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/70237b84c5c994a7f588815fe56853e81293cad5"
    }
  ],
  "stats": {
    "total": 164,
    "additions": 164,
    "deletions": 0
  },
  "files": [
    {
      "sha": "5ba165075cb65ddd2090bb2a685efc97c7b1f038",
      "filename": "bfd/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3a959875ea0a017ef378fa084c6cbddee01db9d8/bfd/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3a959875ea0a017ef378fa084c6cbddee01db9d8/bfd/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/bfd/ChangeLog?ref=3a959875ea0a017ef378fa084c6cbddee01db9d8",
      "patch": "@@ -158,6 +158,10 @@\n \t* elflink.c (bfd_elf_gc_sections): Do not arbitrarily keep note\n \tsections which are linked to another section.\n \n+2020-09-30  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* cpu-arm.c: Add cortex-a78 and cortex-a78ae.\n+\n 2020-09-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n \t* cpu-arm.c: (processors) Add Cortex-X1."
    },
    {
      "sha": "77532859446b417fe0c52f2c2195c0956f8f51fc",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 90,
      "deletions": 0,
      "changes": 90,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3a959875ea0a017ef378fa084c6cbddee01db9d8/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3a959875ea0a017ef378fa084c6cbddee01db9d8/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=3a959875ea0a017ef378fa084c6cbddee01db9d8",
      "patch": "@@ -25,6 +25,36 @@\n \t* testsuite/gas/i386/x86-64-property-11.d: Likewise.\n \t* testsuite/gas/i386/x86-64-property-12.d: Likewise.\n \n+2020-10-30  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* NEWS: Update docs.\n+\t* testsuite/gas/aarch64/system-5.d: Update test with WFIT insn.\n+\t* testsuite/gas/aarch64/system-5.s: Update test with WFIT insn.\n+\n+2020-10-28  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* config/tc-aarch64.c (parse_operands): Check for C0-C15 value of DSB\n+\timmediate string operand.\n+\t* testsuite/gas/aarch64/system-4.d: Update test.\n+\t* testsuite/gas/aarch64/system-4.s: Update test.\n+\n+2020-10-27  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* NEWS: Update docs.\n+\t* config/tc-aarch64.c (parse_csr_operand): New operand parser.\n+\t(parse_operands): Call to CSR operand parser.\n+\t* testsuite/gas/aarch64/csre_csr-invalid.d: New test.\n+\t* testsuite/gas/aarch64/csre_csr-invalid.l: New test.\n+\t* testsuite/gas/aarch64/csre_csr-invalid.s: New test.\n+\t* testsuite/gas/aarch64/csre_csr.d: New test.\n+\t* testsuite/gas/aarch64/csre_csr.s: New test.\n+\n+2020-10-27  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* NEWS: Update docs.\n+\t* testsuite/gas/aarch64/system-5.d: New test.\n+\t* testsuite/gas/aarch64/system-5.s: New test.\n+\n 2020-10-26  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR gas/26778\n@@ -63,6 +93,19 @@\n \t{vex3} to {vex}\n \t* testsuite/gas/i386/x86-64-avx-vnni.d: Likewise.\n \n+2020-10-23  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* NEWS: Docs update.\n+\t* config/tc-aarch64.c (parse_operands): Add\n+\tAARCH64_OPND_BARRIER_DSB_NXS handler.\n+\t(md_begin): Add content of aarch64_barrier_dsb_nxs_options to\n+\taarch64_barrier_opt_hsh hash.\n+\t* testsuite/gas/aarch64/system-4-invalid.d: New test.\n+\t* testsuite/gas/aarch64/system-4-invalid.l: New test.\n+\t* testsuite/gas/aarch64/system-4-invalid.s: New test.\n+\t* testsuite/gas/aarch64/system-4.d: New test.\n+\t* testsuite/gas/aarch64/system-4.s: New test.\n+\n 2020-10-21  Srinath Parvathaneni  <srinath.parvathaneni@arm.com>\n \n \tPR target/26763\n@@ -129,6 +172,19 @@\n \t* testsuite/gas/i386/i386.exp: Run dwarf5-line-2 and\n \tdwarf5-line-3.\n \n+gas/ChangeLog:\n+\n+2020-10-16  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* NEWS: Docs update.\n+\t* config/tc-aarch64.c (armv8.7-a): New arch.\n+\t* doc/c-aarch64.texi (-march=armv8.7-a): Update docs.\n+\n+2020-10-16  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* testsuite/gas/aarch64/sysreg-6.d: New test.\n+\t* testsuite/gas/aarch64/sysreg-6.s: New test.\n+\n 2020-10-16  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR gas/25878\n@@ -251,6 +307,24 @@\n \t* testsuite/gas/i386/x86-64-property-14.d: Likewise.\n \t* testsuite/gas/i386/x86-64-property-14.s: Likewise.\n \n+2020-10-08  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* NEWS: Docs update.\n+\t* testsuite/gas/aarch64/brbe-invalid.d: New test.\n+\t* testsuite/gas/aarch64/brbe-invalid.l: New test.\n+\t* testsuite/gas/aarch64/brbe-invalid.s: New test.\n+\t* testsuite/gas/aarch64/brbe.d: New test.\n+\t* testsuite/gas/aarch64/brbe.s: New test.\n+\n+2020-10-08  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* NEWS: Docs update.\n+\t* testsuite/gas/aarch64/csre-invalid.d: New test.\n+\t* testsuite/gas/aarch64/csre-invalid.l: New test.\n+\t* testsuite/gas/aarch64/csre-invalid.s: New test.\n+\t* testsuite/gas/aarch64/csre.d: New test.\n+\t* testsuite/gas/aarch64/csre.s: New test.\n+\n 2020-10-06  Alex Coplan  <alex.coplan@arm.com>\n \n \tPR 26699\n@@ -276,6 +350,10 @@\n \t* testsuite/gas/elf/sh-link-zero.s: Don't start directives in\n \tfirst column.  Don't use numeric labels.\n \n+2020-10-05  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* config/tc-arm.c: Update Cortex-X1 feature flags.\n+\n 2020-10-05  Kamil Rytarowski  <n54@gmx.com>\n \n \t* configure.tgt (aarch64*-*-netbsd*): Add target.\n@@ -329,6 +407,10 @@\n \t* testsuite/gas/elf/section21.l: Updated expected assembler\n \toutput.\n \n+2020-10-05  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* config/tc-aarch64.c: Update Cortex-X1 feature flags.\n+\n 2020-10-03  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR gas/26685\n@@ -412,6 +494,14 @@\n \tavoid shadowing warning.\n \t* symbols.c (symbol_entry_find): Init all symbol_flags fields.\n \n+2020-09-30  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* config/tc-arm.c: Add cortex-a78 and cortex-a78ae cores.\n+\t* doc/c-arm.texi: Update docs.\n+\t* NEWS: Update news.\n+\t* testsuite/gas/arm/cpu-cortex-a78.d: New test.\n+\t* testsuite/gas/arm/cpu-cortex-a78ae.d: New test.\n+\n 2020-09-29  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n \t* NEWS: TRBE, ETE, ETMv4 and Cortex-X1 news updates."
    },
    {
      "sha": "d11f36f272a1ada29e396ef81cb412bfeb8110e7",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3a959875ea0a017ef378fa084c6cbddee01db9d8/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3a959875ea0a017ef378fa084c6cbddee01db9d8/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=3a959875ea0a017ef378fa084c6cbddee01db9d8",
      "patch": "@@ -6,12 +6,23 @@\n \t(GNU_PROPERTY_X86_ISA_1_V3): Likewise.\n \t(GNU_PROPERTY_X86_ISA_1_V4): Likewise.\n \n+2020-10-27  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* opcode/aarch64.h (AARCH64_FEATURE_CSRE): New -march feature.\n+\u001b(enum aarch64_opnd): New CSR instruction field AARCH64_OPND_CSRE_CSR.\n+\n 2020-10-26  Cooper Qu <cooper.qu@linux.alibaba.com>\n \n \t* opcode/csky.h (CSKY_VERSION_V1): New, currently used.\n \t(CSKY_VERSION_V2): New.\n \t(CSKY_VERSION_V3): New.\n \n+2020-10-23  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* opcode/aarch64.h (enum aarch64_opnd): New operand\n+\tAARCH64_OPND_BARRIER_DSB_NXS.\n+\t(aarch64_barrier_dsb_nxs_options): Declare DSB nXS options.\n+\n 2020-10-21  Tom Tromey  <tromey@adacore.com>\n \n \t* ctf-api.h (_CTF_ERRORS): New macro.\n@@ -20,6 +31,11 @@\n \n \t* elf/riscv.h: Add R_RISCV_IRELATIVE to 58.\n \n+2020-10-16  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* opcode/aarch64.h (AARCH64_FEATURE_V8_7): New feature bitmask.\n+\t(AARCH64_ARCH_V8_7): New arch feature set.\n+\n 2020-10-09  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR gas/26703"
    },
    {
      "sha": "cede9298a38f08f070920e875e039352d38580f4",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 54,
      "deletions": 0,
      "changes": 54,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3a959875ea0a017ef378fa084c6cbddee01db9d8/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3a959875ea0a017ef378fa084c6cbddee01db9d8/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=3a959875ea0a017ef378fa084c6cbddee01db9d8",
      "patch": "@@ -1,3 +1,28 @@\n+2020-10-30  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch65-tbl.h (struct aarch64_opcode): New instruction WFIT.\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Regenerated.\n+\t* aarch64-opc-2.c: Regenerated.\n+\n+2020-10-27  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-opc.c (aarch64_print_operand): CSR PDEC operand print-out.\n+\t* aarch64-tbl.h (CSRE): New CSRE feature handler.\n+\t(_CSRE_INSN): New CSRE instruction type.\n+\t(struct aarch64_opcode): New 'csre' entry for a CSRE CLI feature.\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Regenerated.\n+\t* aarch64-opc-2.c: Regenerated.\n+\n+2020-10-27  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-tbl.h (struct aarch64_opcode): Add new WFET instruction encoding\n+\tand operand description.\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Regenerated.\n+\t* aarch64-opc-2.c: Regenerated.\n+\n 2020-10-26  Cooper Qu <cooper.qu@linux.alibaba.com>\n \n \t* csky-opc.h (csky_v2_opcodes): Change plsl.u16 to plsl.16.\n@@ -14,6 +39,23 @@\n \n \t* i386-dis.c: Change \"XV\" to print \"{vex}\" pseudo prefix. \n \n+2020-10-23  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-asm.c (aarch64_ins_barrier_dsb_nxs): New inserter.\n+\t* aarch64-asm.h (AARCH64_DECL_OPD_INSERTER): New inserter\n+\tins_barrier_dsb_nx.\n+\t* aarch64-dis.c (aarch64_ext_barrier_dsb_nxs): New extractor.\n+\t* aarch64-dis.h (AARCH64_DECL_OPD_EXTRACTOR): New extractor\n+\text_barrier_dsb_nx.\n+\t* aarch64-opc.c (aarch64_print_operand): New options table\n+\taarch64_barrier_dsb_nxs_options.\n+\t* aarch64-opc.h (enum aarch64_field_kind): New field name FLD_CRm_dsb_nxs.\n+\t* aarch64-tbl.h (struct aarch64_opcode): Define DSB nXS barrier\n+\tArmv8.7-a instruction.\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Regenerated.\n+\t* aarch64-opc-2.c: Regenerated.\n+\n 2020-10-22  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* po/es.po: Remove the duplicated entry.\n@@ -46,6 +88,10 @@\n \t* i386-init.h: Regenerated.\n \t* i386-tbl.h: Likewise.\n \n+2020-10-16  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-tbl.h (ARMV8_7): New macro.\n+\n 2020-10-14  H.J. Lu  <hongjiu.lu@intel.com>\n \t    Lili Cui  <lili.cui@intel.com>\n \n@@ -144,6 +190,14 @@\n \tUse Prefix_0XF3 on cvtdq2pd.  Use Prefix_0XF2 on cvtpd2dq.\n \t* i386-tbl.h: Regenerated.\n \n+2020-10-08  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-opc.c: Add BRBE system registers.\n+\n+2020-10-08  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-opc.c: New CSRE system registers defined.\n+\n 2020-10-05  Samanta Navarro  <ferivoz@riseup.net>\n \n \t* cgen-asm.c: Fix spelling mistakes."
    }
  ]
}