// Seed: 3857258510
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wor   id_3,
    output tri1  id_4
);
  wire id_6;
endmodule
module module_1 (
    input  tri1 id_0
    , id_5,
    output tri1 id_1,
    input  tri1 id_2,
    output wor  id_3
);
  wire id_6;
  supply0 id_7;
  assign id_5 = 1;
  module_0(
      id_0, id_2, id_3, id_2, id_3
  );
  supply0 id_8;
  wire id_9;
  assign id_1 = id_8 && 1'd0 == id_7 && 1;
  wor id_10 = 1;
endmodule
