

================================================================
== Vitis HLS Report for 'ins_ori'
================================================================
* Date:           Tue Mar 22 18:34:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ins_ori
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.117 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ins_ori_Pipeline_data_in_fu_136   |ins_ori_Pipeline_data_in   |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_ins_ori_Pipeline_data_out_fu_144  |ins_ori_Pipeline_data_out  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort              |        ?|        ?|         ?|          -|          -|    15|        no|
        | + VITIS_LOOP_22_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     76|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     229|    304|    -|
|Memory           |        0|    -|      64|      8|    0|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     367|    566|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                       |control_s_axi              |        0|   0|  203|  182|    0|
    |grp_ins_ori_Pipeline_data_in_fu_136   |ins_ori_Pipeline_data_in   |        0|   0|   13|   61|    0|
    |grp_ins_ori_Pipeline_data_out_fu_144  |ins_ori_Pipeline_data_out  |        0|   0|   13|   61|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                                 |                           |        0|   0|  229|  304|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                 |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_226_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln28_fu_191_p2     |         +|   0|  0|  13|           5|           2|
    |j_4_fu_215_p2          |         +|   0|  0|  13|           5|           2|
    |icmp_ln16_fu_159_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln22_1_fu_210_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln22_fu_185_p2    |      icmp|   0|  0|   9|           5|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  76|          57|          44|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |A_address0                          |  37|          7|    4|         28|
    |A_ce0                               |  20|          4|    1|          4|
    |A_d0                                |  20|          4|   32|        128|
    |A_we0                               |  14|          3|    1|          3|
    |ap_NS_fsm                           |  42|          8|    1|          8|
    |ap_phi_mux_j_0_lcssa_phi_fu_130_p4  |   9|          2|    4|          8|
    |j_04_reg_117                        |   9|          2|    5|         10|
    |j_0_lcssa_reg_127                   |   9|          2|    4|          8|
    |j_1_reg_108                         |   9|          2|    5|         10|
    |j_fu_66                             |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 178|         36|   62|        217|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln28_reg_279                                   |   5|   0|    5|          0|
    |ap_CS_fsm                                          |   7|   0|    7|          0|
    |grp_ins_ori_Pipeline_data_in_fu_136_ap_start_reg   |   1|   0|    1|          0|
    |grp_ins_ori_Pipeline_data_out_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln22_reg_275                                  |   1|   0|    1|          0|
    |item_reg_254                                       |  32|   0|   32|          0|
    |j_04_reg_117                                       |   5|   0|    5|          0|
    |j_0_lcssa_reg_127                                  |   4|   0|    4|          0|
    |j_1_reg_108                                        |   5|   0|    5|          0|
    |j_fu_66                                            |   5|   0|    5|          0|
    |trunc_ln22_1_reg_265                               |   4|   0|    4|          0|
    |zext_ln22_1_reg_270                                |   4|   0|   64|         60|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |  74|   0|  134|         60|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       ins_ori|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       ins_ori|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       ins_ori|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       ins_ori|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

