// Seed: 1070108728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_5 = id_1;
  id_6 :
  assert property (@* 1) id_4 = 1;
  assign id_5 = 1'b0;
  supply0 id_7 = id_1;
  assign id_5 = id_6;
  assign id_5 = id_6;
  wire id_8;
  tri0 id_9 = 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always id_2 <= 1;
  reg id_3;
  reg id_4;
  assign id_3 = 1'b0;
  task id_5(input id_6);
    id_3 = id_4;
    id_3 <= #1 -id_1;
    output id_7;
  endtask
  reg id_8;
  integer id_9;
  assign id_3 = id_8;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.type_15 = 0;
  wire id_10;
  wor id_11, id_12, id_13;
  assign id_5 = "";
  wire id_14;
  always if ("");
  always id_13 = 1'h0;
endmodule
