
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _9149_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _9149_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _9149_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.29    0.29 v _9149_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         RF.registers[28][31] (net)
                  0.04    0.00    0.29 v _7627_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29    0.58 v _7627_/X (sky130_fd_sc_hd__mux2_1)
                                         _3770_ (net)
                  0.06    0.00    0.58 v _7628_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.67 v _7628_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0309_ (net)
                  0.02    0.00    0.67 v _9149_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock CLK (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _9149_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 CLK
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  A1[0]
  A1[1]
  A1[2]
  A1[3]
  A1[4]
  A2[0]
  A2[1]
  A2[2]
  A2[3]
  A2[4]
  A3[0]
  A3[1]
  A3[2]
  A3[3]
  A3[4]
  WD3[0]
  WD3[10]
  WD3[11]
  WD3[12]
  WD3[13]
  WD3[14]
  WD3[15]
  WD3[16]
  WD3[17]
  WD3[18]
  WD3[19]
  WD3[1]
  WD3[20]
  WD3[21]
  WD3[22]
  WD3[23]
  WD3[24]
  WD3[25]
  WD3[26]
  WD3[27]
  WD3[28]
  WD3[29]
  WD3[2]
  WD3[30]
  WD3[31]
  WD3[3]
  WD3[4]
  WD3[5]
  WD3[6]
  WD3[7]
  WD3[8]
  WD3[9]
  WE3
  opcode[0]
  opcode[1]
Warning: There are 32 unconstrained endpoints.
  ALU_result[0]
  ALU_result[10]
  ALU_result[11]
  ALU_result[12]
  ALU_result[13]
  ALU_result[14]
  ALU_result[15]
  ALU_result[16]
  ALU_result[17]
  ALU_result[18]
  ALU_result[19]
  ALU_result[1]
  ALU_result[20]
  ALU_result[21]
  ALU_result[22]
  ALU_result[23]
  ALU_result[24]
  ALU_result[25]
  ALU_result[26]
  ALU_result[27]
  ALU_result[28]
  ALU_result[29]
  ALU_result[2]
  ALU_result[30]
  ALU_result[31]
  ALU_result[3]
  ALU_result[4]
  ALU_result[5]
  ALU_result[6]
  ALU_result[7]
  ALU_result[8]
  ALU_result[9]
