

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:4,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_ILMj5e"
Parsing file _cuobjdump_complete_output_ILMj5e
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9UbRxS"
Running: cat _ptx_9UbRxS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_avjM0v
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_avjM0v --output-file  /dev/null 2> _ptx_9UbRxSinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9UbRxS _ptx2_avjM0v _ptx_9UbRxSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 12:44:06 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=362520 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:44:08 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=305564 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 12:44:09 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f8a1363f9d0 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 1982 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=255982 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 12:44:11 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=235541 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:44:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f89f04fd7a0 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1709 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (349,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (349,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (349,11966), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(350,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(351,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (351,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (351,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(352,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(352,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(353,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(121,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (461,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(462,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2215349 (ipc=757.2) sim_rate=276918 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:44:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(103,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (529,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(530,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (568,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(569,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (589,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(590,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(157,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (708,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(709,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (715,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(716,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (727,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(728,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(736,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (745,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(746,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (747,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(748,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (753,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(754,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (758,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(759,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (764,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(765,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (776,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(777,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (781,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (781,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(782,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (782,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(783,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(783,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (784,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(785,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (785,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(786,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (793,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(794,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (797,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(798,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(180,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (801,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (801,11966), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(802,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(803,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (814,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(815,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (816,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (816,11966), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(817,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (817,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(820,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (820,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(821,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (823,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(824,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(827,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (828,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(829,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (833,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (833,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (833,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (836,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(837,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (846,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(847,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (849,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (849,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(850,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(851,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (854,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(855,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (864,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(865,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (867,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(868,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (876,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(877,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (879,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(880,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (890,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(891,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (914,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(915,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (918,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (918,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(919,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(920,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(183,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (927,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(928,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (928,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(929,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (934,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(936,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (938,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(939,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (939,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(940,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (954,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(955,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (958,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(959,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (987,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(988,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2561567 (ipc=724.8) sim_rate=284618 (inst/sec) elapsed = 0:0:00:09 / Wed May  1 12:44:15 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1004,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1005,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1012,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1013,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1017,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1018,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1021,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1022,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1024,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1024,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1025,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1026,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1035,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1035,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1036,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1037,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1049,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1057,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1057,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1058,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1059,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(233,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1076,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1076,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1077,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1077,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1078,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1078,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1084,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1085,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1091,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1091,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1097,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1098,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1111,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1112,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1125,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1126,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1131,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1132,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1133,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1134,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1134,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1135,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1138,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1139,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1139,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1140,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1145,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1146,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1155,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1156,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1163,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1183,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(208,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1216,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1217,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1221,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1223,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1230,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1234,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1236,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1237,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1255,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1255,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1256,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1261,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1265,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1273,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1284,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1295,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1309,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1333,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1348,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1364,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1370,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1377,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1378,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1391,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1399,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1402,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1407,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1407,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1409,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1417,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1417,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1424,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1450,11966), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=275356 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 12:44:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2617,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2672,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2804,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3018,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3135,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3194,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3220,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3254,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3601,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3603,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3637,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3784,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3819,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3884,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4065,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4107,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4223,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4240,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4341,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4432,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4521,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4548,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4555,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4597,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4656,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4703,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4923,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4960,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5073,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5211,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5281,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5356,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5523,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5569,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5681,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5863,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17966  inst.: 2763403 (ipc=154.4) sim_rate=251218 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:44:17 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6017,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6023,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6092,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6109,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6588,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6802,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6803
gpu_sim_insn = 926846
gpu_ipc =     136.2408
gpu_tot_sim_cycle = 18769
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.2427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 503
gpu_total_sim_rate=251236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62288
	L1I_total_cache_misses = 991
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 742, Miss = 257, Miss_rate = 0.346, Pending_hits = 268, Reservation_fails = 0
	L1D_cache_core[1]: Access = 708, Miss = 244, Miss_rate = 0.345, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[2]: Access = 712, Miss = 243, Miss_rate = 0.341, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[3]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[4]: Access = 576, Miss = 179, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[5]: Access = 524, Miss = 146, Miss_rate = 0.279, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[6]: Access = 540, Miss = 153, Miss_rate = 0.283, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 788, Miss = 283, Miss_rate = 0.359, Pending_hits = 232, Reservation_fails = 0
	L1D_cache_core[8]: Access = 424, Miss = 90, Miss_rate = 0.212, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[9]: Access = 650, Miss = 206, Miss_rate = 0.317, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 636, Miss = 206, Miss_rate = 0.324, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[11]: Access = 584, Miss = 182, Miss_rate = 0.312, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 135, Miss_rate = 0.279, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[13]: Access = 540, Miss = 160, Miss_rate = 0.296, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[14]: Access = 770, Miss = 271, Miss_rate = 0.352, Pending_hits = 228, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2947
	L1D_total_cache_miss_rate = 0.3170
	L1D_total_cache_pending_hits = 3923
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1870
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 991
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
544, 150, 150, 150, 150, 150, 150, 236, 120, 120, 120, 120, 120, 346, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1870
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9095	W0_Idle:81756	W0_Scoreboard:140191	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14960 {8:1870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254320 {136:1870,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18768 
mrq_lat_table:1195 	44 	109 	137 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2066 	986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3090 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1406 	459 	20 	0 	0 	0 	0 	2 	9 	35 	912 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2099      2826      1431      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2353      2882      1384      3504      4207      3007      2196      2332      1004      3000      1653      2621      1797      1766      2541      3990 
dram[2]:      1003      4903      4026      3113      2369      2645      2572      5229      2346      4325      2682       925      1816      2109      2132      3872 
dram[3]:      2231      3299      2313      5122      1966      4724      2624      3254      4504      4328      2146       938      1800      2089      2382      2494 
dram[4]:      3407      3916      3297      1444       878      5522      2829      1387      4978      2854      1272      4446      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516      1157       944      2072      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1533/263 = 5.828897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 327
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        410       148       168       182       123       143       157       182       155       178       445       484       638       638       361       320
dram[1]:        113       124       153       125       162       138       128       185       190       123       452       481       590       565       326       467
dram[2]:        146       156       149       172       177       178       125       171       136       189       448       573       626       636       321       340
dram[3]:        187       143       175       174       185       187       141       190       173       133       473       548       605       529       372       331
dram[4]:        144       189       124       155       157       167       152       136       191       153      2340       428       547       612       448       338
dram[5]:        155       198       168       184       178       141       166       143       135       176       487       534       544       632       428       314
maximum mf latency per bank:
dram[0]:        283       279       277       279       252       282       269       282       268       277       283       287       281       291       270       280
dram[1]:        287       252       268       251       260       251       276       299       300       252       287       292       305       316       268       281
dram[2]:        272       262       281       280       268       277       254       279       263       279       288       278       291       282       268       268
dram[3]:        277       264       277       280       271       284       252       277       282       268       277       301       284       308       270       268
dram[4]:        252       282       252       277       285       285       252       268       278       253       278       286       293       301       286       288
dram[5]:        273       280       278       280       280       268       255       277       258       278       277       284       296       302       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24246 n_act=41 n_pre=25 n_req=259 n_rd=404 n_write=57 bw_util=0.03722
n_activity=3722 dram_eff=0.2477
bk0: 18a 24579i bk1: 14a 24606i bk2: 16a 24566i bk3: 10a 24628i bk4: 12a 24663i bk5: 10a 24638i bk6: 10a 24674i bk7: 10a 24668i bk8: 14a 24621i bk9: 12a 24631i bk10: 46a 24579i bk11: 56a 24424i bk12: 54a 24631i bk13: 48a 24586i bk14: 34a 24669i bk15: 40a 24591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0323336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24249 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03698
n_activity=3661 dram_eff=0.2502
bk0: 10a 24668i bk1: 6a 24698i bk2: 10a 24648i bk3: 2a 24750i bk4: 14a 24621i bk5: 10a 24694i bk6: 10a 24648i bk7: 32a 24387i bk8: 20a 24585i bk9: 14a 24657i bk10: 50a 24480i bk11: 50a 24498i bk12: 64a 24535i bk13: 56a 24497i bk14: 26a 24701i bk15: 28a 24651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.032051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24264 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.0356
n_activity=3737 dram_eff=0.236
bk0: 8a 24695i bk1: 8a 24692i bk2: 14a 24599i bk3: 16a 24596i bk4: 4a 24721i bk5: 14a 24628i bk6: 6a 24709i bk7: 16a 24578i bk8: 12a 24632i bk9: 32a 24445i bk10: 44a 24606i bk11: 46a 24591i bk12: 56a 24547i bk13: 50a 24557i bk14: 28a 24699i bk15: 32a 24692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0178016
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24268 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03463
n_activity=3598 dram_eff=0.2385
bk0: 16a 24575i bk1: 8a 24694i bk2: 10a 24647i bk3: 10a 24650i bk4: 6a 24692i bk5: 6a 24685i bk6: 8a 24685i bk7: 12a 24645i bk8: 20a 24540i bk9: 20a 24554i bk10: 50a 24530i bk11: 50a 24454i bk12: 54a 24618i bk13: 60a 24422i bk14: 30a 24678i bk15: 24a 24710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0287006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24209 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.03875
n_activity=3951 dram_eff=0.243
bk0: 14a 24658i bk1: 12a 24590i bk2: 4a 24731i bk3: 16a 24605i bk4: 18a 24554i bk5: 20a 24496i bk6: 10a 24673i bk7: 14a 24633i bk8: 12a 24643i bk9: 10a 24676i bk10: 52a 24533i bk11: 52a 24481i bk12: 58a 24469i bk13: 54a 24473i bk14: 40a 24621i bk15: 38a 24620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0317685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24233 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03794
n_activity=3616 dram_eff=0.26
bk0: 12a 24645i bk1: 20a 24545i bk2: 20a 24532i bk3: 14a 24605i bk4: 16a 24579i bk5: 10a 24656i bk6: 10a 24668i bk7: 18a 24591i bk8: 14a 24638i bk9: 10a 24628i bk10: 50a 24541i bk11: 44a 24569i bk12: 52a 24602i bk13: 50a 24554i bk14: 34a 24626i bk15: 38a 24625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0274896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270, Miss = 102, Miss_rate = 0.378, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 231, Miss = 100, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 257, Miss = 102, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[3]: Access = 218, Miss = 99, Miss_rate = 0.454, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 197, Miss = 86, Miss_rate = 0.437, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 247, Miss = 107, Miss_rate = 0.433, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 95, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 588, Miss = 104, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 227, Miss = 108, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 221, Miss = 102, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3110
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3878
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10852
icnt_total_pkts_simt_to_mem=4277
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8004
	minimum = 6
	maximum = 41
Network latency average = 7.63919
	minimum = 6
	maximum = 30
Slowest packet = 2915
Flit latency average = 6.67552
	minimum = 6
	maximum = 26
Slowest flit = 7985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Accepted packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Injected flit rate average = 0.041828
	minimum = 0.00323387 (at node 8)
	maximum = 0.106718 (at node 23)
Accepted flit rate average= 0.041828
	minimum = 0.0161693 (at node 8)
	maximum = 0.114214 (at node 23)
Injected packet length average = 2.16911
Accepted packet length average = 2.16911
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93509 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.6667 (3 samples)
Network latency average = 8.55693 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.41658 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Accepted packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Injected flit rate average = 0.0293015 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0717438 (3 samples)
Accepted flit rate average = 0.0293015 (3 samples)
	minimum = 0.0105684 (3 samples)
	maximum = 0.0673783 (3 samples)
Injected packet size average = 2.45193 (3 samples)
Accepted packet size average = 2.45193 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 251236 (inst/sec)
gpgpu_simulation_rate = 1706 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18769)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(72,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (365,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(366,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (379,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(380,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (396,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(397,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (399,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(400,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (402,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(403,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (403,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(404,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (407,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(408,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (411,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(412,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (416,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(417,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (427,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(428,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (429,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(430,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (443,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(444,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (445,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(446,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (450,18769), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(451,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (451,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (451,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(452,18769)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(452,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(452,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (452,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(453,18769)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(71,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (486,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(487,18769)
GPGPU-Sim uArch: cycles simulated: 19269  inst.: 3104032 (ipc=680.9) sim_rate=258669 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 12:44:18 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (506,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(507,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (514,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(515,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (520,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(521,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (526,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(527,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (530,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(531,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (533,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (533,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(534,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(534,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (537,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(538,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (539,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(540,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (540,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(541,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (545,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(546,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (557,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(558,18769)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(90,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (651,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(652,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (664,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(665,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (676,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(677,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (694,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(695,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (702,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(703,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (711,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(712,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (715,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(716,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (770,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(771,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (785,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(786,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (818,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(819,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (836,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(837,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (862,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(863,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (872,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(873,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (943,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(944,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (962,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(963,18769)
GPGPU-Sim uArch: cycles simulated: 19769  inst.: 3243059 (ipc=479.5) sim_rate=249466 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:44:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1080,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1081,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1110,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1111,18769)
GPGPU-Sim uArch: cycles simulated: 20269  inst.: 3261493 (ipc=331.9) sim_rate=232963 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:44:20 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(80,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2284,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2285,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2646,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2647,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2785,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2786,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2900,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2901,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2958,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2959,18769)
GPGPU-Sim uArch: cycles simulated: 21769  inst.: 3286543 (ipc=174.3) sim_rate=219102 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:44:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3024,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(3025,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3033,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3034,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3034,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(3035,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3041,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3042,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3093,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3094,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3104,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3105,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3270,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3271,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3317,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3318,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3337,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3338,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3338,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3339,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3397,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3398,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3405,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3406,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3419,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3420,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3456,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3457,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3486,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3487,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3496,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3497,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3666,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3667,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3718,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3719,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3799,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3800,18769)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3848,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3849,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3939,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3940,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3969,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3970,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4003,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4004,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4012,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4013,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4079,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4080,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4111,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4112,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4116,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4117,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4176,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4177,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4186,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4187,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4234,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4235,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4338,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4339,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4366,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4367,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4382,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4383,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4401,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4402,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4471,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4472,18769)
GPGPU-Sim uArch: cycles simulated: 23269  inst.: 3420194 (ipc=145.9) sim_rate=213762 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 12:44:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4512,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4513,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4548,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4549,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4550,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4551,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4566,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4567,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4653,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4654,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4844,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4845,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4850,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4851,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4958,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4959,18769)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(183,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5014,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5015,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5022,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5023,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5027,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5028,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5028,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5029,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5072,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5073,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5120,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5121,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5179,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5180,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5194,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5195,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5233,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5234,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5290,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5291,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5309,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5310,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5374,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5375,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5409,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5410,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5439,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5440,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5480,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5481,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5526,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5527,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5648,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5649,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5704,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5705,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5772,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5773,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5789,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5790,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5824,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5825,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5881,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5882,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5962,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5963,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6207,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6208,18769)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(210,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6238,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6239,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6264,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6265,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6294,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6295,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6411,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6412,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6486,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6487,18769)
GPGPU-Sim uArch: cycles simulated: 25269  inst.: 3560685 (ipc=122.6) sim_rate=209452 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:44:23 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6706,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6707,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6794,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6795,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6998,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6999,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7080,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7081,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7290,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7291,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7339,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7340,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7485,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7486,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7497,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7498,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7528,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7529,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7552,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7553,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7695,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7696,18769)
GPGPU-Sim uArch: cycles simulated: 26769  inst.: 3617807 (ipc=106.8) sim_rate=200989 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 12:44:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8032,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8033,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8052,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8053,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8093,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(8094,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8184,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8185,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8550,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8551,18769)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(187,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9058,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9059,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9094,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9095,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9138,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9139,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9140,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9141,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9219,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9220,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9436,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9437,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9591,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9592,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9617,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9618,18769)
GPGPU-Sim uArch: cycles simulated: 28769  inst.: 3677190 (ipc=91.4) sim_rate=193536 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:44:25 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10854,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10855,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11130,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(11131,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11320,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11321,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11432,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11433,18769)
GPGPU-Sim uArch: cycles simulated: 30269  inst.: 3702042 (ipc=81.6) sim_rate=185102 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 12:44:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11570,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(11571,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11588,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11589,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11674,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(11675,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12026,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12027,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12091,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12092,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12281,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12282,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12473,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12474,18769)
GPGPU-Sim uArch: cycles simulated: 31269  inst.: 3730799 (ipc=77.4) sim_rate=177657 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:44:27 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(248,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12729,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12730,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12817,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12818,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13147,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13148,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13346,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13347,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13464,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13465,18769)
GPGPU-Sim uArch: cycles simulated: 32269  inst.: 3755433 (ipc=73.5) sim_rate=170701 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:44:28 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13860,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13873,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14014,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14026,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14176,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14232,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14490,18769), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33269  inst.: 3770473 (ipc=69.4) sim_rate=163933 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:44:29 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14688,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14763,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15134,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15195,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15510,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15527,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15799,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15855,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (16033,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16047,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16248,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16428,18769), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35269  inst.: 3786493 (ipc=62.0) sim_rate=157770 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 12:44:30 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16664,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16932,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17026,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17083,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17188,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17515,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17627,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17701,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17733,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17776,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17857,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17963,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17973,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18041,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18284,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18425,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18433,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18609,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18702,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18725,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19055,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19344,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19457,18769), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38269  inst.: 3810823 (ipc=53.7) sim_rate=152432 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:44:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19502,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19524,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19824,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19953,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20409,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20573,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20576,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20607,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20663,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20667,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20727,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20792,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20805,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20947,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21119,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21208,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21212,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21249,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21312,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21342,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21489,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21684,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21968,18769), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(242,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22265,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22373,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22619,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22741,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22743,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22752,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23233,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23407,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23448,18769), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 42269  inst.: 3837061 (ipc=45.7) sim_rate=147579 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:44:32 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23609,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24015,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24020,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24052,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24242,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24385,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24810,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24894,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24929,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24938,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25085,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25203,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25242,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25410,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25796,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26415,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 26416
gpu_sim_insn = 1078373
gpu_ipc =      40.8227
gpu_tot_sim_cycle = 45185
gpu_tot_sim_insn = 3841971
gpu_tot_ipc =      85.0276
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6981
gpu_stall_icnt2sh    = 19482
gpu_total_sim_rate=147768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149903
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3637, Miss = 1970, Miss_rate = 0.542, Pending_hits = 431, Reservation_fails = 11539
	L1D_cache_core[1]: Access = 3655, Miss = 1842, Miss_rate = 0.504, Pending_hits = 348, Reservation_fails = 8248
	L1D_cache_core[2]: Access = 4738, Miss = 2652, Miss_rate = 0.560, Pending_hits = 485, Reservation_fails = 11214
	L1D_cache_core[3]: Access = 4141, Miss = 2231, Miss_rate = 0.539, Pending_hits = 444, Reservation_fails = 9501
	L1D_cache_core[4]: Access = 2505, Miss = 1272, Miss_rate = 0.508, Pending_hits = 378, Reservation_fails = 6074
	L1D_cache_core[5]: Access = 3036, Miss = 1528, Miss_rate = 0.503, Pending_hits = 383, Reservation_fails = 7980
	L1D_cache_core[6]: Access = 3002, Miss = 1517, Miss_rate = 0.505, Pending_hits = 370, Reservation_fails = 6828
	L1D_cache_core[7]: Access = 3286, Miss = 1598, Miss_rate = 0.486, Pending_hits = 371, Reservation_fails = 6337
	L1D_cache_core[8]: Access = 3718, Miss = 1960, Miss_rate = 0.527, Pending_hits = 419, Reservation_fails = 11880
	L1D_cache_core[9]: Access = 3731, Miss = 1990, Miss_rate = 0.533, Pending_hits = 447, Reservation_fails = 10220
	L1D_cache_core[10]: Access = 3226, Miss = 1678, Miss_rate = 0.520, Pending_hits = 371, Reservation_fails = 9469
	L1D_cache_core[11]: Access = 3910, Miss = 2083, Miss_rate = 0.533, Pending_hits = 422, Reservation_fails = 9538
	L1D_cache_core[12]: Access = 3219, Miss = 1678, Miss_rate = 0.521, Pending_hits = 404, Reservation_fails = 7618
	L1D_cache_core[13]: Access = 4283, Miss = 2369, Miss_rate = 0.553, Pending_hits = 474, Reservation_fails = 10571
	L1D_cache_core[14]: Access = 3124, Miss = 1587, Miss_rate = 0.508, Pending_hits = 361, Reservation_fails = 7822
	L1D_total_cache_accesses = 53211
	L1D_total_cache_misses = 27955
	L1D_total_cache_miss_rate = 0.5254
	L1D_total_cache_pending_hits = 6108
	L1D_total_cache_reservation_fails = 134839
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27221
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84729
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26741
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50110
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148902
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
914, 210, 707, 492, 464, 425, 520, 483, 150, 488, 404, 404, 150, 518, 264, 393, 350, 462, 350, 490, 423, 479, 378, 180, 492, 165, 165, 165, 447, 419, 279, 561, 135, 305, 615, 135, 221, 587, 389, 305, 180, 660, 378, 406, 180, 180, 451, 180, 
gpgpu_n_tot_thrd_icount = 8503520
gpgpu_n_tot_w_icount = 265735
gpgpu_n_stall_shd_mem = 144041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11840
gpgpu_n_mem_write_global = 16653
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293088
gpgpu_n_store_insn = 18158
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537890
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 140630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218990	W0_Idle:102269	W0_Scoreboard:419678	W1:113525	W2:23048	W3:4795	W4:1338	W5:149	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 94720 {8:11840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 666216 {40:16652,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1610240 {136:11840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133224 {8:16653,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 124 
maxdqlatency = 0 
maxmflatency = 869 
averagemflatency = 319 
max_icnt2mem_latency = 605 
max_icnt2sh_latency = 45184 
mrq_lat_table:7367 	212 	340 	840 	705 	194 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9242 	16726 	2540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7167 	987 	1532 	4680 	8908 	5278 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5492 	4751 	1526 	86 	0 	0 	0 	2 	9 	35 	912 	9255 	6440 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        18        27        23        17        20        24        34        29        20        22        27        24        17        17 
dram[1]:        17        16        23        20        23        15        16        13        20        21        20        22        25        23        20        11 
dram[2]:        16        28        23        28        20        18        22        15        22        18        20        22        22        22        15        16 
dram[3]:        20        20        17        20        16        22        26        20        28        18        20        22        27        20        15        14 
dram[4]:        16        16        26        20        16        21        15        28        25        27        22        22        22        23        11        15 
dram[5]:        10        10        16        33        18        22        20        21        14        10        22        22        25        21        18        14 
maximum service time to same row:
dram[0]:      3644      3651      5929      8705      3157      4300      5650      4832      6811      4254      3606      5053      4768      5636      2348      3418 
dram[1]:      2353      3282      3818      4298      4207      3030      2734      3756      5476      4159      4905      2621      4831      5128      6473      5913 
dram[2]:      3137      4979      5550      6919      4017      4546      3987      5229      4115      4370      4018      3282      9813      3523      3175      6255 
dram[3]:      2888      4167      2819      5420      4171      4724      4514      3998      4504      4328      3997      3394      2673      2848      2446      8109 
dram[4]:      3407      3916      6039      3693      3253      5522      3626      5913      5453      3798      4817      5769      2815      1994      3266      2903 
dram[5]:      2996      2422      3618     10027      3512      5200      3707      3828      4403      3516      2230      3411      3460      4127      7680      3312 
average row accesses per activate:
dram[0]: 11.000000  4.350000  4.956522  4.259259  3.000000  3.677419  3.964286  3.741935  3.533333  3.354839  3.250000  3.242424  7.400000  4.846154  3.176471  2.863636 
dram[1]:  5.941176  5.117647  4.954545  4.538462  5.130435  3.485714  3.531250  2.385965  3.242424  3.371428  2.969697  2.500000  8.285714  8.375000  4.357143  3.227273 
dram[2]:  5.684210  7.266667  4.892857  5.500000  3.827586  4.192307  2.767442  3.580645  4.000000  3.105263  3.703704  3.033333  4.785714  3.875000  3.227273  4.500000 
dram[3]:  5.523809  5.550000  3.666667  4.366667  4.850000  4.875000  3.800000  4.166667  3.484848  2.460000  2.820513  3.566667  7.375000  5.642857  3.363636  4.923077 
dram[4]:  6.166667  4.538462  8.000000  3.657895  3.529412  7.066667  3.333333  4.695652  4.172414  3.928571  2.710526  3.583333  5.400000  3.812500  4.214286  6.750000 
dram[5]:  5.705883  4.076923  3.741935  5.300000  3.900000  5.428571  3.452381  3.878788  3.228571  2.736842  2.886364  2.805556  6.000000  4.214286  4.666667  4.187500 
average row locality = 9670/2449 = 3.948550
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        47        63        68        68        67        67        71        67        63        51        71        58        54        50        58 
dram[1]:        55        47        60        64        69        72        66        88        70        74        65        70        47        48        54        63 
dram[2]:        58        54        75        69        62        63        71        67        68        76        64        60        53        56        63        57 
dram[3]:        61        56        79        74        52        67        80        72        73        83        69        64        46        60        69        55 
dram[4]:        57        69        56        80        75        58        79        59        75        69        72        55        61        51        50        44 
dram[5]:        54        62        67        61        65        64        90        75        72        67        80        62        49        53        59        59 
total reads: 6113
bank skew: 90/44 = 2.05
chip skew: 1060/976 = 1.09
number of total write accesses:
dram[0]:        46        40        51        47        49        47        44        45        39        41        27        36        16         9         4         5 
dram[1]:        46        40        49        54        49        50        47        48        37        44        33        40        11        19         7         8 
dram[2]:        50        55        62        52        49        46        48        44        44        42        36        31        14         6         8         6 
dram[3]:        55        55        64        57        45        50        53        53        42        40        41        43        13        19         5         9 
dram[4]:        54        49        48        59        45        48        51        49        46        41        31        31        20        10         9        10 
dram[5]:        43        44        49        45        52        50        55        53        41        37        47        39        11         6        11         8 
total reads: 3557
bank skew: 64/4 = 16.00
chip skew: 644/546 = 1.18
average mf latency per bank:
dram[0]:        372       372       334       405       417       430       446       466       546       595      1104      1035      1695      2179      2465      1993
dram[1]:        353       366       341       311       434       401       494       403       524       579      1060       928      2500      1996      1823      1859
dram[2]:        395       364       330       394       340       403       521       474       547       530      1081      1045      2097      2504      1606      2131
dram[3]:        357       285       359       331       340       382       399       419       588       578       852       987      2256      1543      1784      1827
dram[4]:        467       382       452       362       526       365       584       458       671       567     17351      1081      2141      2188      2835      2259
dram[5]:        363       354       364       365       361       365       494       479       647       588       834       993      2160      2399      1888      1862
maximum mf latency per bank:
dram[0]:        661       587       654       607       656       647       672       624       659       715       660       692       657       640       730       707
dram[1]:        692       709       667       702       771       707       680       748       756       746       705       660       629       626       674       676
dram[2]:        669       733       684       738       690       654       690       756       758       716       727       660       633       781       711       712
dram[3]:        677       678       736       729       630       693       721       725       722       699       635       705       679       597       690       549
dram[4]:        786       669       811       738       869       624       816       685       807       684       814       656       749       637       739       602
dram[5]:        717       715       650       632       687       694       607       700       679       754       630       725       639       653       758       708

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59641 n_nop=56284 n_act=388 n_pre=372 n_req=1522 n_rd=1952 n_write=645 bw_util=0.08709
n_activity=20444 dram_eff=0.2541
bk0: 106a 58376i bk1: 94a 58401i bk2: 126a 58038i bk3: 136a 57894i bk4: 136a 57537i bk5: 134a 57729i bk6: 134a 57734i bk7: 142a 57766i bk8: 134a 57869i bk9: 126a 57853i bk10: 102a 58272i bk11: 142a 57714i bk12: 116a 58847i bk13: 108a 58782i bk14: 100a 58875i bk15: 116a 58729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.11804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59641 n_nop=56088 n_act=425 n_pre=409 n_req=1594 n_rd=2024 n_write=695 bw_util=0.09118
n_activity=20991 dram_eff=0.2591
bk0: 110a 58019i bk1: 94a 58310i bk2: 120a 57853i bk3: 128a 57780i bk4: 138a 57843i bk5: 144a 57422i bk6: 132a 57668i bk7: 176a 56931i bk8: 140a 57680i bk9: 148a 57572i bk10: 130a 57871i bk11: 140a 57561i bk12: 94a 58984i bk13: 96a 58803i bk14: 108a 58861i bk15: 126a 58603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.148556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59641 n_nop=56122 n_act=402 n_pre=386 n_req=1609 n_rd=2032 n_write=699 bw_util=0.09158
n_activity=21092 dram_eff=0.259
bk0: 116a 58010i bk1: 108a 58041i bk2: 150a 57586i bk3: 138a 57810i bk4: 124a 57760i bk5: 126a 57897i bk6: 142a 57355i bk7: 134a 57812i bk8: 136a 57819i bk9: 152a 57676i bk10: 128a 57904i bk11: 120a 58072i bk12: 106a 58707i bk13: 112a 58757i bk14: 126a 58644i bk15: 114a 58883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.112003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59641 n_nop=55895 n_act=428 n_pre=412 n_req=1704 n_rd=2120 n_write=786 bw_util=0.09745
n_activity=21170 dram_eff=0.2745
bk0: 122a 57913i bk1: 112a 57846i bk2: 158a 57148i bk3: 148a 57407i bk4: 104a 57906i bk5: 134a 57669i bk6: 160a 57220i bk7: 144a 57471i bk8: 146a 57723i bk9: 166a 57174i bk10: 138a 57665i bk11: 128a 57703i bk12: 92a 58885i bk13: 120a 58603i bk14: 138a 58483i bk15: 110a 58818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.166647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59641 n_nop=56163 n_act=378 n_pre=362 n_req=1611 n_rd=2020 n_write=718 bw_util=0.09182
n_activity=21636 dram_eff=0.2531
bk0: 114a 58170i bk1: 138a 57971i bk2: 112a 58224i bk3: 160a 57370i bk4: 150a 57520i bk5: 116a 58116i bk6: 158a 57506i bk7: 118a 58069i bk8: 150a 57779i bk9: 138a 57773i bk10: 144a 57769i bk11: 110a 58200i bk12: 122a 58595i bk13: 102a 58664i bk14: 100a 58948i bk15: 88a 59090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.106034
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59641 n_nop=56001 n_act=428 n_pre=412 n_req=1630 n_rd=2078 n_write=722 bw_util=0.0939
n_activity=21268 dram_eff=0.2633
bk0: 108a 58268i bk1: 124a 58022i bk2: 134a 57737i bk3: 122a 58041i bk4: 130a 57862i bk5: 128a 57879i bk6: 180a 57217i bk7: 150a 57464i bk8: 144a 57610i bk9: 134a 57670i bk10: 160a 57171i bk11: 124a 57767i bk12: 98a 58813i bk13: 106a 58820i bk14: 118a 58730i bk15: 118a 58814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.131923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1987, Miss = 477, Miss_rate = 0.240, Pending_hits = 14, Reservation_fails = 227
L2_cache_bank[1]: Access = 2070, Miss = 499, Miss_rate = 0.241, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 2015, Miss = 486, Miss_rate = 0.241, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 1974, Miss = 526, Miss_rate = 0.266, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 1987, Miss = 514, Miss_rate = 0.259, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 2046, Miss = 502, Miss_rate = 0.245, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[6]: Access = 1985, Miss = 529, Miss_rate = 0.266, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 1936, Miss = 531, Miss_rate = 0.274, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 6496, Miss = 525, Miss_rate = 0.081, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 2003, Miss = 485, Miss_rate = 0.242, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[10]: Access = 2074, Miss = 536, Miss_rate = 0.258, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[11]: Access = 1995, Miss = 503, Miss_rate = 0.252, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 28568
L2_total_cache_misses = 6113
L2_total_cache_miss_rate = 0.2140
L2_total_cache_pending_hits = 122
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3335
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=76198
icnt_total_pkts_simt_to_mem=45224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.7119
	minimum = 6
	maximum = 466
Network latency average = 34.5561
	minimum = 6
	maximum = 369
Slowest packet = 10054
Flit latency average = 27.7671
	minimum = 6
	maximum = 368
Slowest flit = 90935
Fragmentation average = 0.0398892
	minimum = 0
	maximum = 227
Injected packet rate average = 0.0713877
	minimum = 0.0422471 (at node 4)
	maximum = 0.223652 (at node 23)
Accepted packet rate average = 0.0713877
	minimum = 0.0422471 (at node 4)
	maximum = 0.223652 (at node 23)
Injected flit rate average = 0.14903
	minimum = 0.067762 (at node 4)
	maximum = 0.350242 (at node 23)
Accepted flit rate average= 0.14903
	minimum = 0.0991445 (at node 15)
	maximum = 0.415657 (at node 23)
Injected packet length average = 2.08761
Accepted packet length average = 2.08761
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6293 (4 samples)
	minimum = 6 (4 samples)
	maximum = 144 (4 samples)
Network latency average = 15.0567 (4 samples)
	minimum = 6 (4 samples)
	maximum = 114.25 (4 samples)
Flit latency average = 12.5042 (4 samples)
	minimum = 6 (4 samples)
	maximum = 111.25 (4 samples)
Fragmentation average = 0.00997231 (4 samples)
	minimum = 0 (4 samples)
	maximum = 56.75 (4 samples)
Injected packet rate average = 0.0268097 (4 samples)
	minimum = 0.0140876 (4 samples)
	maximum = 0.0792078 (4 samples)
Accepted packet rate average = 0.0268097 (4 samples)
	minimum = 0.0140876 (4 samples)
	maximum = 0.0792078 (4 samples)
Injected flit rate average = 0.0592337 (4 samples)
	minimum = 0.0204663 (4 samples)
	maximum = 0.141368 (4 samples)
Accepted flit rate average = 0.0592337 (4 samples)
	minimum = 0.0327124 (4 samples)
	maximum = 0.154448 (4 samples)
Injected packet size average = 2.20941 (4 samples)
Accepted packet size average = 2.20941 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 147768 (inst/sec)
gpgpu_simulation_rate = 1737 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45185)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45185)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45185)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45185)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,45185)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,45185)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,45185)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(24,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(41,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(22,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 45685  inst.: 4144776 (ipc=605.6) sim_rate=148027 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:44:34 2019
GPGPU-Sim uArch: cycles simulated: 46685  inst.: 4161727 (ipc=213.2) sim_rate=143507 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:44:35 2019
GPGPU-Sim uArch: cycles simulated: 47185  inst.: 4165229 (ipc=161.6) sim_rate=138840 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:44:36 2019
GPGPU-Sim uArch: cycles simulated: 48185  inst.: 4173525 (ipc=110.5) sim_rate=134629 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:44:37 2019
GPGPU-Sim uArch: cycles simulated: 49685  inst.: 4185625 (ipc=76.4) sim_rate=130800 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:44:38 2019
GPGPU-Sim uArch: cycles simulated: 51685  inst.: 4200112 (ipc=55.1) sim_rate=127276 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:44:39 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(18,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 53685  inst.: 4215249 (ipc=43.9) sim_rate=123977 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:44:40 2019
GPGPU-Sim uArch: cycles simulated: 55185  inst.: 4227422 (ipc=38.5) sim_rate=120783 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:44:41 2019
GPGPU-Sim uArch: cycles simulated: 56685  inst.: 4238590 (ipc=34.5) sim_rate=117738 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:44:42 2019
GPGPU-Sim uArch: cycles simulated: 57685  inst.: 4246428 (ipc=32.4) sim_rate=114768 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:44:43 2019
GPGPU-Sim uArch: cycles simulated: 58685  inst.: 4255232 (ipc=30.6) sim_rate=111979 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:44:44 2019
GPGPU-Sim uArch: cycles simulated: 59685  inst.: 4263456 (ipc=29.1) sim_rate=109319 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:44:45 2019
GPGPU-Sim uArch: cycles simulated: 61185  inst.: 4274372 (ipc=27.0) sim_rate=106859 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:44:46 2019
GPGPU-Sim uArch: cycles simulated: 62685  inst.: 4285599 (ipc=25.4) sim_rate=104526 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:44:47 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(10,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 64685  inst.: 4301315 (ipc=23.6) sim_rate=102412 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:44:48 2019
GPGPU-Sim uArch: cycles simulated: 66685  inst.: 4316592 (ipc=22.1) sim_rate=100385 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:44:49 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22211,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22212,45185)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22779,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22780,45185)
GPGPU-Sim uArch: cycles simulated: 68685  inst.: 4336089 (ipc=21.0) sim_rate=98547 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:44:50 2019
GPGPU-Sim uArch: cycles simulated: 69185  inst.: 4341157 (ipc=20.8) sim_rate=96470 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:44:51 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24422,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24423,45185)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24503,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24504,45185)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24622,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24623,45185)
GPGPU-Sim uArch: cycles simulated: 70185  inst.: 4356680 (ipc=20.6) sim_rate=94710 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:44:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25016,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25017,45185)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25370,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25371,45185)
GPGPU-Sim uArch: cycles simulated: 71185  inst.: 4371437 (ipc=20.4) sim_rate=93009 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:44:53 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27323,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27324,45185)
GPGPU-Sim uArch: cycles simulated: 73185  inst.: 4392919 (ipc=19.7) sim_rate=91519 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:44:54 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(95,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28249,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28250,45185)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29430,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29431,45185)
GPGPU-Sim uArch: cycles simulated: 75185  inst.: 4417703 (ipc=19.2) sim_rate=90157 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:44:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31859,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31860,45185)
GPGPU-Sim uArch: cycles simulated: 77185  inst.: 4438029 (ipc=18.6) sim_rate=88760 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:44:56 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32528,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32529,45185)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32610,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32611,45185)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33033,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33034,45185)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33309,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33310,45185)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33554,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33555,45185)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33611,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33612,45185)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33814,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33815,45185)
GPGPU-Sim uArch: cycles simulated: 79185  inst.: 4473357 (ipc=18.6) sim_rate=87712 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:44:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34011,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34012,45185)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34187,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34188,45185)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34281,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34282,45185)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(104,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34776,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34777,45185)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34786,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34787,45185)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34923,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34924,45185)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35226,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35227,45185)
GPGPU-Sim uArch: cycles simulated: 80685  inst.: 4509188 (ipc=18.8) sim_rate=86715 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:44:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35528,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35529,45185)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35872,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35873,45185)
GPGPU-Sim uArch: cycles simulated: 81185  inst.: 4518583 (ipc=18.8) sim_rate=85256 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:44:59 2019
GPGPU-Sim uArch: cycles simulated: 82185  inst.: 4528985 (ipc=18.6) sim_rate=83870 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:45:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37127,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37128,45185)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37206,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37207,45185)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37597,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37598,45185)
GPGPU-Sim uArch: cycles simulated: 83185  inst.: 4545422 (ipc=18.5) sim_rate=82644 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 12:45:01 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38753,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38754,45185)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38821,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38822,45185)
GPGPU-Sim uArch: cycles simulated: 84685  inst.: 4566558 (ipc=18.3) sim_rate=81545 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 12:45:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40634,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(40635,45185)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(82,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 86685  inst.: 4589112 (ipc=18.0) sim_rate=80510 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 12:45:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41519,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41520,45185)
GPGPU-Sim uArch: cycles simulated: 88685  inst.: 4615387 (ipc=17.8) sim_rate=79575 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 12:45:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44688,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44689,45185)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44797,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44798,45185)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45131,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45132,45185)
GPGPU-Sim uArch: cycles simulated: 90685  inst.: 4638148 (ipc=17.5) sim_rate=78612 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 12:45:05 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46129,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46130,45185)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46340,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(46341,45185)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46481,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46482,45185)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46589,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46590,45185)
GPGPU-Sim uArch: cycles simulated: 92685  inst.: 4670184 (ipc=17.4) sim_rate=77836 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 12:45:06 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(103,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48100,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(48101,45185)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48313,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48314,45185)
GPGPU-Sim uArch: cycles simulated: 93685  inst.: 4686213 (ipc=17.4) sim_rate=76823 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 12:45:07 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48736,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48737,45185)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49380,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49381,45185)
GPGPU-Sim uArch: cycles simulated: 94685  inst.: 4700936 (ipc=17.4) sim_rate=75821 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 12:45:08 2019
GPGPU-Sim uArch: cycles simulated: 95185  inst.: 4708381 (ipc=17.3) sim_rate=74736 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 12:45:09 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50511,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50512,45185)
GPGPU-Sim uArch: cycles simulated: 96185  inst.: 4721197 (ipc=17.2) sim_rate=73768 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 12:45:10 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (52797,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(52798,45185)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (52886,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(52887,45185)
GPGPU-Sim uArch: cycles simulated: 98185  inst.: 4747034 (ipc=17.1) sim_rate=73031 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 12:45:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (53219,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(53220,45185)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (53445,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(53446,45185)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(111,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54529,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54530,45185)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54632,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54633,45185)
GPGPU-Sim uArch: cycles simulated: 100185  inst.: 4779095 (ipc=17.0) sim_rate=72410 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 12:45:12 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55203,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55204,45185)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (55489,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(55490,45185)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55725,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55726,45185)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (56165,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(56166,45185)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (56280,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(56281,45185)
GPGPU-Sim uArch: cycles simulated: 102185  inst.: 4812078 (ipc=17.0) sim_rate=71822 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 12:45:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (57806,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(57807,45185)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (58615,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(58616,45185)
GPGPU-Sim uArch: cycles simulated: 104185  inst.: 4836504 (ipc=16.9) sim_rate=71125 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 12:45:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (59372,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(59373,45185)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (59548,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(59549,45185)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59570,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(59571,45185)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (60283,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(60284,45185)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(97,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 106185  inst.: 4873498 (ipc=16.9) sim_rate=70630 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 12:45:15 2019
GPGPU-Sim uArch: cycles simulated: 106685  inst.: 4880803 (ipc=16.9) sim_rate=69725 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 12:45:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62233,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(62234,45185)
GPGPU-Sim uArch: cycles simulated: 107685  inst.: 4897333 (ipc=16.9) sim_rate=68976 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 12:45:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63400,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(63401,45185)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63404,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(63405,45185)
GPGPU-Sim uArch: cycles simulated: 108685  inst.: 4911530 (ipc=16.8) sim_rate=68215 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 12:45:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (63565,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(63566,45185)
GPGPU-Sim uArch: cycles simulated: 109685  inst.: 4926482 (ipc=16.8) sim_rate=67486 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 12:45:19 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (64551,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(64552,45185)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65407,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(65408,45185)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (65567,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(65568,45185)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (66327,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(66328,45185)
GPGPU-Sim uArch: cycles simulated: 111685  inst.: 4956948 (ipc=16.8) sim_rate=66985 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 12:45:20 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(114,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (67866,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(67867,45185)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (68435,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(68436,45185)
GPGPU-Sim uArch: cycles simulated: 113685  inst.: 4983583 (ipc=16.7) sim_rate=66447 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 12:45:21 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (69208,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(69209,45185)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (69290,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(69291,45185)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (69332,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(69333,45185)
GPGPU-Sim uArch: cycles simulated: 115685  inst.: 5012194 (ipc=16.6) sim_rate=65949 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 12:45:22 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (70877,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(70878,45185)
GPGPU-Sim uArch: cycles simulated: 117685  inst.: 5040272 (ipc=16.5) sim_rate=65458 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 12:45:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (72870,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(72871,45185)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (73476,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(73477,45185)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (73568,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(73569,45185)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (73569,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(73570,45185)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(169,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (73864,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(73865,45185)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (73973,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(73974,45185)
GPGPU-Sim uArch: cycles simulated: 119185  inst.: 5065598 (ipc=16.5) sim_rate=64943 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 12:45:24 2019
GPGPU-Sim uArch: cycles simulated: 120185  inst.: 5080928 (ipc=16.5) sim_rate=64315 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 12:45:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (75946,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(75947,45185)
GPGPU-Sim uArch: cycles simulated: 121185  inst.: 5094372 (ipc=16.5) sim_rate=63679 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 12:45:26 2019
GPGPU-Sim uArch: cycles simulated: 122185  inst.: 5106243 (ipc=16.4) sim_rate=63040 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 12:45:27 2019
GPGPU-Sim uArch: cycles simulated: 123185  inst.: 5115548 (ipc=16.3) sim_rate=62384 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 12:45:28 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (79261,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(79262,45185)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (79877,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(79878,45185)
GPGPU-Sim uArch: cycles simulated: 125185  inst.: 5141702 (ipc=16.2) sim_rate=61948 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 12:45:29 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(109,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (81596,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(81597,45185)
GPGPU-Sim uArch: cycles simulated: 127185  inst.: 5168717 (ipc=16.2) sim_rate=61532 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 12:45:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (82804,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(82805,45185)
GPGPU-Sim uArch: cycles simulated: 129185  inst.: 5201081 (ipc=16.2) sim_rate=61189 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 12:45:31 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (84100,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(84101,45185)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (84121,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(84122,45185)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (84882,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(84883,45185)
GPGPU-Sim uArch: cycles simulated: 131185  inst.: 5230192 (ipc=16.1) sim_rate=60816 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 12:45:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (86943,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(86944,45185)
GPGPU-Sim uArch: cycles simulated: 132185  inst.: 5242491 (ipc=16.1) sim_rate=60258 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 12:45:33 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (87156,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(87157,45185)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(157,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (87577,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(87578,45185)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (87881,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(87882,45185)
GPGPU-Sim uArch: cycles simulated: 133185  inst.: 5259690 (ipc=16.1) sim_rate=59769 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 12:45:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (88615,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(88616,45185)
GPGPU-Sim uArch: cycles simulated: 134185  inst.: 5273042 (ipc=16.1) sim_rate=59247 (inst/sec) elapsed = 0:0:01:29 / Wed May  1 12:45:35 2019
GPGPU-Sim uArch: cycles simulated: 135185  inst.: 5287774 (ipc=16.1) sim_rate=58753 (inst/sec) elapsed = 0:0:01:30 / Wed May  1 12:45:36 2019
GPGPU-Sim uArch: cycles simulated: 137185  inst.: 5312931 (ipc=16.0) sim_rate=58383 (inst/sec) elapsed = 0:0:01:31 / Wed May  1 12:45:37 2019
GPGPU-Sim uArch: cycles simulated: 139185  inst.: 5339468 (ipc=15.9) sim_rate=58037 (inst/sec) elapsed = 0:0:01:32 / Wed May  1 12:45:38 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(117,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (94316,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(94317,45185)
GPGPU-Sim uArch: cycles simulated: 141185  inst.: 5366521 (ipc=15.9) sim_rate=57704 (inst/sec) elapsed = 0:0:01:33 / Wed May  1 12:45:39 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (97772,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(97773,45185)
GPGPU-Sim uArch: cycles simulated: 143185  inst.: 5393170 (ipc=15.8) sim_rate=57374 (inst/sec) elapsed = 0:0:01:34 / Wed May  1 12:45:40 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98762,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(98763,45185)
GPGPU-Sim uArch: cycles simulated: 144185  inst.: 5410853 (ipc=15.8) sim_rate=56956 (inst/sec) elapsed = 0:0:01:35 / Wed May  1 12:45:41 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (99912,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(99913,45185)
GPGPU-Sim uArch: cycles simulated: 145185  inst.: 5424199 (ipc=15.8) sim_rate=56502 (inst/sec) elapsed = 0:0:01:36 / Wed May  1 12:45:42 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(186,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 146185  inst.: 5435155 (ipc=15.8) sim_rate=56032 (inst/sec) elapsed = 0:0:01:37 / Wed May  1 12:45:43 2019
GPGPU-Sim uArch: cycles simulated: 147185  inst.: 5444721 (ipc=15.7) sim_rate=55558 (inst/sec) elapsed = 0:0:01:38 / Wed May  1 12:45:44 2019
GPGPU-Sim uArch: cycles simulated: 149185  inst.: 5466906 (ipc=15.6) sim_rate=55221 (inst/sec) elapsed = 0:0:01:39 / Wed May  1 12:45:45 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (104117,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(104118,45185)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (104133,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(104134,45185)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (104717,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(104718,45185)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (104985,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(104986,45185)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (105396,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(105397,45185)
GPGPU-Sim uArch: cycles simulated: 151185  inst.: 5501803 (ipc=15.7) sim_rate=55018 (inst/sec) elapsed = 0:0:01:40 / Wed May  1 12:45:46 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (106024,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(106025,45185)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (107215,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(107216,45185)
GPGPU-Sim uArch: cycles simulated: 153185  inst.: 5528816 (ipc=15.6) sim_rate=54740 (inst/sec) elapsed = 0:0:01:41 / Wed May  1 12:45:47 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(141,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (108097,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(108098,45185)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (109340,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(109341,45185)
GPGPU-Sim uArch: cycles simulated: 155185  inst.: 5560847 (ipc=15.6) sim_rate=54518 (inst/sec) elapsed = 0:0:01:42 / Wed May  1 12:45:48 2019
GPGPU-Sim uArch: cycles simulated: 156685  inst.: 5580755 (ipc=15.6) sim_rate=54182 (inst/sec) elapsed = 0:0:01:43 / Wed May  1 12:45:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (112433,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(112434,45185)
GPGPU-Sim uArch: cycles simulated: 157685  inst.: 5593745 (ipc=15.6) sim_rate=53786 (inst/sec) elapsed = 0:0:01:44 / Wed May  1 12:45:50 2019
GPGPU-Sim uArch: cycles simulated: 158685  inst.: 5606440 (ipc=15.5) sim_rate=53394 (inst/sec) elapsed = 0:0:01:45 / Wed May  1 12:45:51 2019
GPGPU-Sim uArch: cycles simulated: 159685  inst.: 5617000 (ipc=15.5) sim_rate=52990 (inst/sec) elapsed = 0:0:01:46 / Wed May  1 12:45:52 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114588,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(114589,45185)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(118,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 161685  inst.: 5640685 (ipc=15.4) sim_rate=52716 (inst/sec) elapsed = 0:0:01:47 / Wed May  1 12:45:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (116711,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(116712,45185)
GPGPU-Sim uArch: cycles simulated: 163685  inst.: 5671115 (ipc=15.4) sim_rate=52510 (inst/sec) elapsed = 0:0:01:48 / Wed May  1 12:45:54 2019
GPGPU-Sim uArch: cycles simulated: 165685  inst.: 5691057 (ipc=15.3) sim_rate=52211 (inst/sec) elapsed = 0:0:01:49 / Wed May  1 12:45:55 2019
GPGPU-Sim uArch: cycles simulated: 167685  inst.: 5715147 (ipc=15.3) sim_rate=51955 (inst/sec) elapsed = 0:0:01:50 / Wed May  1 12:45:56 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(138,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 169185  inst.: 5731164 (ipc=15.2) sim_rate=51632 (inst/sec) elapsed = 0:0:01:51 / Wed May  1 12:45:57 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124141,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(124142,45185)
GPGPU-Sim uArch: cycles simulated: 170185  inst.: 5744414 (ipc=15.2) sim_rate=51289 (inst/sec) elapsed = 0:0:01:52 / Wed May  1 12:45:58 2019
GPGPU-Sim uArch: cycles simulated: 171185  inst.: 5760409 (ipc=15.2) sim_rate=50977 (inst/sec) elapsed = 0:0:01:53 / Wed May  1 12:45:59 2019
GPGPU-Sim uArch: cycles simulated: 172185  inst.: 5775426 (ipc=15.2) sim_rate=50661 (inst/sec) elapsed = 0:0:01:54 / Wed May  1 12:46:00 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (128022,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(128023,45185)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (128502,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(128503,45185)
GPGPU-Sim uArch: cycles simulated: 174185  inst.: 5804019 (ipc=15.2) sim_rate=50469 (inst/sec) elapsed = 0:0:01:55 / Wed May  1 12:46:01 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(167,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (131377,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(131378,45185)
GPGPU-Sim uArch: cycles simulated: 176685  inst.: 5835550 (ipc=15.2) sim_rate=50306 (inst/sec) elapsed = 0:0:01:56 / Wed May  1 12:46:02 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (131502,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(131503,45185)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (132181,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(132182,45185)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (132759,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(132760,45185)
GPGPU-Sim uArch: cycles simulated: 178685  inst.: 5866651 (ipc=15.2) sim_rate=50142 (inst/sec) elapsed = 0:0:01:57 / Wed May  1 12:46:03 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (134218,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(134219,45185)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (134400,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(134401,45185)
GPGPU-Sim uArch: cycles simulated: 180185  inst.: 5890116 (ipc=15.2) sim_rate=49916 (inst/sec) elapsed = 0:0:01:58 / Wed May  1 12:46:04 2019
GPGPU-Sim uArch: cycles simulated: 181185  inst.: 5902499 (ipc=15.2) sim_rate=49600 (inst/sec) elapsed = 0:0:01:59 / Wed May  1 12:46:05 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (136432,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(136433,45185)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(211,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 182185  inst.: 5919073 (ipc=15.2) sim_rate=49325 (inst/sec) elapsed = 0:0:02:00 / Wed May  1 12:46:06 2019
GPGPU-Sim uArch: cycles simulated: 183185  inst.: 5933319 (ipc=15.2) sim_rate=49035 (inst/sec) elapsed = 0:0:02:01 / Wed May  1 12:46:07 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138783,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(138784,45185)
GPGPU-Sim uArch: cycles simulated: 184185  inst.: 5945072 (ipc=15.1) sim_rate=48730 (inst/sec) elapsed = 0:0:02:02 / Wed May  1 12:46:08 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (139534,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(139535,45185)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (140933,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(140934,45185)
GPGPU-Sim uArch: cycles simulated: 186185  inst.: 5971722 (ipc=15.1) sim_rate=48550 (inst/sec) elapsed = 0:0:02:03 / Wed May  1 12:46:09 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (141184,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(141185,45185)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(167,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 188185  inst.: 6006657 (ipc=15.1) sim_rate=48440 (inst/sec) elapsed = 0:0:02:04 / Wed May  1 12:46:10 2019
GPGPU-Sim uArch: cycles simulated: 190185  inst.: 6029916 (ipc=15.1) sim_rate=48239 (inst/sec) elapsed = 0:0:02:05 / Wed May  1 12:46:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (145757,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(145758,45185)
GPGPU-Sim uArch: cycles simulated: 192685  inst.: 6060225 (ipc=15.0) sim_rate=48097 (inst/sec) elapsed = 0:0:02:06 / Wed May  1 12:46:12 2019
GPGPU-Sim uArch: cycles simulated: 194185  inst.: 6079912 (ipc=15.0) sim_rate=47873 (inst/sec) elapsed = 0:0:02:07 / Wed May  1 12:46:13 2019
GPGPU-Sim uArch: cycles simulated: 195185  inst.: 6092496 (ipc=15.0) sim_rate=47597 (inst/sec) elapsed = 0:0:02:08 / Wed May  1 12:46:14 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (150436,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(150437,45185)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(206,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 196185  inst.: 6107437 (ipc=15.0) sim_rate=47344 (inst/sec) elapsed = 0:0:02:09 / Wed May  1 12:46:15 2019
GPGPU-Sim uArch: cycles simulated: 197185  inst.: 6124489 (ipc=15.0) sim_rate=47111 (inst/sec) elapsed = 0:0:02:10 / Wed May  1 12:46:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (152205,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(152206,45185)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (152896,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(152897,45185)
GPGPU-Sim uArch: cycles simulated: 198185  inst.: 6139292 (ipc=15.0) sim_rate=46864 (inst/sec) elapsed = 0:0:02:11 / Wed May  1 12:46:17 2019
GPGPU-Sim uArch: cycles simulated: 200185  inst.: 6165287 (ipc=15.0) sim_rate=46706 (inst/sec) elapsed = 0:0:02:12 / Wed May  1 12:46:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (156864,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(156865,45185)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(220,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 202185  inst.: 6195939 (ipc=15.0) sim_rate=46586 (inst/sec) elapsed = 0:0:02:13 / Wed May  1 12:46:19 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (158648,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(158649,45185)
GPGPU-Sim uArch: cycles simulated: 204185  inst.: 6223470 (ipc=15.0) sim_rate=46443 (inst/sec) elapsed = 0:0:02:14 / Wed May  1 12:46:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (159041,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(159042,45185)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159423,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(159424,45185)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (160633,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(160634,45185)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (160802,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(160803,45185)
GPGPU-Sim uArch: cycles simulated: 206185  inst.: 6257619 (ipc=15.0) sim_rate=46352 (inst/sec) elapsed = 0:0:02:15 / Wed May  1 12:46:21 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (162326,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(162327,45185)
GPGPU-Sim uArch: cycles simulated: 207685  inst.: 6282047 (ipc=15.0) sim_rate=46191 (inst/sec) elapsed = 0:0:02:16 / Wed May  1 12:46:22 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(215,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (163159,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(163160,45185)
GPGPU-Sim uArch: cycles simulated: 208685  inst.: 6297693 (ipc=15.0) sim_rate=45968 (inst/sec) elapsed = 0:0:02:17 / Wed May  1 12:46:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (163634,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(163635,45185)
GPGPU-Sim uArch: cycles simulated: 209685  inst.: 6313030 (ipc=15.0) sim_rate=45746 (inst/sec) elapsed = 0:0:02:18 / Wed May  1 12:46:24 2019
GPGPU-Sim uArch: cycles simulated: 210685  inst.: 6327364 (ipc=15.0) sim_rate=45520 (inst/sec) elapsed = 0:0:02:19 / Wed May  1 12:46:25 2019
GPGPU-Sim uArch: cycles simulated: 211685  inst.: 6341170 (ipc=15.0) sim_rate=45294 (inst/sec) elapsed = 0:0:02:20 / Wed May  1 12:46:26 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (166697,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(166698,45185)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (167011,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(167012,45185)
GPGPU-Sim uArch: cycles simulated: 213685  inst.: 6374315 (ipc=15.0) sim_rate=45207 (inst/sec) elapsed = 0:0:02:21 / Wed May  1 12:46:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (168557,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(168558,45185)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(229,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 215685  inst.: 6402347 (ipc=15.0) sim_rate=45086 (inst/sec) elapsed = 0:0:02:22 / Wed May  1 12:46:28 2019
GPGPU-Sim uArch: cycles simulated: 217685  inst.: 6428462 (ipc=15.0) sim_rate=44954 (inst/sec) elapsed = 0:0:02:23 / Wed May  1 12:46:29 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (172767,45185), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(172768,45185)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (172878,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(172879,45185)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (173271,45185), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(173272,45185)
GPGPU-Sim uArch: cycles simulated: 219685  inst.: 6460933 (ipc=15.0) sim_rate=44867 (inst/sec) elapsed = 0:0:02:24 / Wed May  1 12:46:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (174530,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(174531,45185)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(229,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (175808,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(175809,45185)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (175900,45185), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(175901,45185)
GPGPU-Sim uArch: cycles simulated: 221185  inst.: 6487624 (ipc=15.0) sim_rate=44742 (inst/sec) elapsed = 0:0:02:25 / Wed May  1 12:46:31 2019
GPGPU-Sim uArch: cycles simulated: 222185  inst.: 6502564 (ipc=15.0) sim_rate=44538 (inst/sec) elapsed = 0:0:02:26 / Wed May  1 12:46:32 2019
GPGPU-Sim uArch: cycles simulated: 223185  inst.: 6521363 (ipc=15.1) sim_rate=44363 (inst/sec) elapsed = 0:0:02:27 / Wed May  1 12:46:33 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (178068,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(178069,45185)
GPGPU-Sim uArch: cycles simulated: 224185  inst.: 6537186 (ipc=15.1) sim_rate=44170 (inst/sec) elapsed = 0:0:02:28 / Wed May  1 12:46:34 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (179986,45185), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(179987,45185)
GPGPU-Sim uArch: cycles simulated: 225685  inst.: 6560705 (ipc=15.1) sim_rate=44031 (inst/sec) elapsed = 0:0:02:29 / Wed May  1 12:46:35 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(187,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 227685  inst.: 6592096 (ipc=15.1) sim_rate=43947 (inst/sec) elapsed = 0:0:02:30 / Wed May  1 12:46:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (182937,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(182938,45185)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (183401,45185), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(183402,45185)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (184477,45185), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(184478,45185)
GPGPU-Sim uArch: cycles simulated: 229685  inst.: 6625027 (ipc=15.1) sim_rate=43874 (inst/sec) elapsed = 0:0:02:31 / Wed May  1 12:46:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (186176,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(186177,45185)
GPGPU-Sim uArch: cycles simulated: 231685  inst.: 6656242 (ipc=15.1) sim_rate=43791 (inst/sec) elapsed = 0:0:02:32 / Wed May  1 12:46:38 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(173,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 233685  inst.: 6685687 (ipc=15.1) sim_rate=43697 (inst/sec) elapsed = 0:0:02:33 / Wed May  1 12:46:39 2019
GPGPU-Sim uArch: cycles simulated: 234685  inst.: 6699192 (ipc=15.1) sim_rate=43501 (inst/sec) elapsed = 0:0:02:34 / Wed May  1 12:46:40 2019
GPGPU-Sim uArch: cycles simulated: 235685  inst.: 6712962 (ipc=15.1) sim_rate=43309 (inst/sec) elapsed = 0:0:02:35 / Wed May  1 12:46:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (190722,45185), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(190723,45185)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (191461,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(191462,45185)
GPGPU-Sim uArch: cycles simulated: 236685  inst.: 6727527 (ipc=15.1) sim_rate=43125 (inst/sec) elapsed = 0:0:02:36 / Wed May  1 12:46:42 2019
GPGPU-Sim uArch: cycles simulated: 237685  inst.: 6744298 (ipc=15.1) sim_rate=42957 (inst/sec) elapsed = 0:0:02:37 / Wed May  1 12:46:43 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (192587,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(192588,45185)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(235,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 239685  inst.: 6771454 (ipc=15.1) sim_rate=42857 (inst/sec) elapsed = 0:0:02:38 / Wed May  1 12:46:44 2019
GPGPU-Sim uArch: cycles simulated: 241685  inst.: 6799783 (ipc=15.1) sim_rate=42765 (inst/sec) elapsed = 0:0:02:39 / Wed May  1 12:46:45 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (196869,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(196870,45185)
GPGPU-Sim uArch: cycles simulated: 243685  inst.: 6829447 (ipc=15.1) sim_rate=42684 (inst/sec) elapsed = 0:0:02:40 / Wed May  1 12:46:46 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (198573,45185), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(198574,45185)
GPGPU-Sim uArch: cycles simulated: 245685  inst.: 6858455 (ipc=15.0) sim_rate=42599 (inst/sec) elapsed = 0:0:02:41 / Wed May  1 12:46:47 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(173,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 246685  inst.: 6873143 (ipc=15.0) sim_rate=42426 (inst/sec) elapsed = 0:0:02:42 / Wed May  1 12:46:48 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (201564,45185), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(201565,45185)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (202275,45185), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(202276,45185)
GPGPU-Sim uArch: cycles simulated: 247685  inst.: 6892099 (ipc=15.1) sim_rate=42282 (inst/sec) elapsed = 0:0:02:43 / Wed May  1 12:46:49 2019
GPGPU-Sim uArch: cycles simulated: 248685  inst.: 6905926 (ipc=15.1) sim_rate=42109 (inst/sec) elapsed = 0:0:02:44 / Wed May  1 12:46:50 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (204467,45185), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(204468,45185)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (204479,45185), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(204480,45185)
GPGPU-Sim uArch: cycles simulated: 250185  inst.: 6934043 (ipc=15.1) sim_rate=42024 (inst/sec) elapsed = 0:0:02:45 / Wed May  1 12:46:51 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (205804,45185), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(205805,45185)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(242,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 252185  inst.: 6964012 (ipc=15.1) sim_rate=41951 (inst/sec) elapsed = 0:0:02:46 / Wed May  1 12:46:52 2019
GPGPU-Sim uArch: cycles simulated: 254185  inst.: 6991811 (ipc=15.1) sim_rate=41867 (inst/sec) elapsed = 0:0:02:47 / Wed May  1 12:46:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (209143,45185), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(209144,45185)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (209300,45185), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(209301,45185)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (210942,45185), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 256185  inst.: 7027802 (ipc=15.1) sim_rate=41832 (inst/sec) elapsed = 0:0:02:48 / Wed May  1 12:46:54 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(243,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 258185  inst.: 7058592 (ipc=15.1) sim_rate=41766 (inst/sec) elapsed = 0:0:02:49 / Wed May  1 12:46:55 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (213436,45185), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 259185  inst.: 7070946 (ipc=15.1) sim_rate=41593 (inst/sec) elapsed = 0:0:02:50 / Wed May  1 12:46:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (214095,45185), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (214266,45185), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 260185  inst.: 7083256 (ipc=15.1) sim_rate=41422 (inst/sec) elapsed = 0:0:02:51 / Wed May  1 12:46:57 2019
GPGPU-Sim uArch: cycles simulated: 261185  inst.: 7100188 (ipc=15.1) sim_rate=41280 (inst/sec) elapsed = 0:0:02:52 / Wed May  1 12:46:58 2019
GPGPU-Sim uArch: cycles simulated: 262685  inst.: 7122000 (ipc=15.1) sim_rate=41167 (inst/sec) elapsed = 0:0:02:53 / Wed May  1 12:46:59 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(202,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 265185  inst.: 7158388 (ipc=15.1) sim_rate=41140 (inst/sec) elapsed = 0:0:02:54 / Wed May  1 12:47:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (221620,45185), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267185  inst.: 7183308 (ipc=15.1) sim_rate=41047 (inst/sec) elapsed = 0:0:02:55 / Wed May  1 12:47:01 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (222473,45185), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (223058,45185), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269185  inst.: 7208450 (ipc=15.0) sim_rate=40957 (inst/sec) elapsed = 0:0:02:56 / Wed May  1 12:47:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (225058,45185), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(255,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 271685  inst.: 7246003 (ipc=15.0) sim_rate=40937 (inst/sec) elapsed = 0:0:02:57 / Wed May  1 12:47:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (227169,45185), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272685  inst.: 7260933 (ipc=15.0) sim_rate=40791 (inst/sec) elapsed = 0:0:02:58 / Wed May  1 12:47:04 2019
GPGPU-Sim uArch: cycles simulated: 273685  inst.: 7275953 (ipc=15.0) sim_rate=40647 (inst/sec) elapsed = 0:0:02:59 / Wed May  1 12:47:05 2019
GPGPU-Sim uArch: cycles simulated: 274685  inst.: 7292012 (ipc=15.0) sim_rate=40511 (inst/sec) elapsed = 0:0:03:00 / Wed May  1 12:47:06 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (229863,45185), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (230389,45185), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (230744,45185), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 276185  inst.: 7310738 (ipc=15.0) sim_rate=40390 (inst/sec) elapsed = 0:0:03:01 / Wed May  1 12:47:07 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (232249,45185), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(210,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 278185  inst.: 7339925 (ipc=15.0) sim_rate=40329 (inst/sec) elapsed = 0:0:03:02 / Wed May  1 12:47:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (233175,45185), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 280685  inst.: 7376288 (ipc=15.0) sim_rate=40307 (inst/sec) elapsed = 0:0:03:03 / Wed May  1 12:47:09 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (235575,45185), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (236058,45185), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (236106,45185), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 283185  inst.: 7409772 (ipc=15.0) sim_rate=40270 (inst/sec) elapsed = 0:0:03:04 / Wed May  1 12:47:10 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(225,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 284685  inst.: 7434888 (ipc=15.0) sim_rate=40188 (inst/sec) elapsed = 0:0:03:05 / Wed May  1 12:47:11 2019
GPGPU-Sim uArch: cycles simulated: 285685  inst.: 7447180 (ipc=15.0) sim_rate=40038 (inst/sec) elapsed = 0:0:03:06 / Wed May  1 12:47:12 2019
GPGPU-Sim uArch: cycles simulated: 287185  inst.: 7469898 (ipc=15.0) sim_rate=39945 (inst/sec) elapsed = 0:0:03:07 / Wed May  1 12:47:13 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (242713,45185), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (242825,45185), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 288185  inst.: 7481693 (ipc=15.0) sim_rate=39796 (inst/sec) elapsed = 0:0:03:08 / Wed May  1 12:47:14 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (243803,45185), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 289685  inst.: 7505928 (ipc=15.0) sim_rate=39713 (inst/sec) elapsed = 0:0:03:09 / Wed May  1 12:47:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (244712,45185), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (245303,45185), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (245686,45185), 5 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(238,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 292185  inst.: 7538103 (ipc=15.0) sim_rate=39674 (inst/sec) elapsed = 0:0:03:10 / Wed May  1 12:47:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (247183,45185), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 294685  inst.: 7571861 (ipc=14.9) sim_rate=39643 (inst/sec) elapsed = 0:0:03:11 / Wed May  1 12:47:17 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (250402,45185), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (250411,45185), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (250444,45185), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (250677,45185), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 297185  inst.: 7605544 (ipc=14.9) sim_rate=39612 (inst/sec) elapsed = 0:0:03:12 / Wed May  1 12:47:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (253180,45185), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(184,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (254073,45185), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 299685  inst.: 7638052 (ipc=14.9) sim_rate=39575 (inst/sec) elapsed = 0:0:03:13 / Wed May  1 12:47:19 2019
GPGPU-Sim uArch: cycles simulated: 300685  inst.: 7651237 (ipc=14.9) sim_rate=39439 (inst/sec) elapsed = 0:0:03:14 / Wed May  1 12:47:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (256752,45185), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 302185  inst.: 7670943 (ipc=14.9) sim_rate=39338 (inst/sec) elapsed = 0:0:03:15 / Wed May  1 12:47:21 2019
GPGPU-Sim uArch: cycles simulated: 303185  inst.: 7683830 (ipc=14.9) sim_rate=39203 (inst/sec) elapsed = 0:0:03:16 / Wed May  1 12:47:22 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (258811,45185), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 304685  inst.: 7701940 (ipc=14.9) sim_rate=39096 (inst/sec) elapsed = 0:0:03:17 / Wed May  1 12:47:23 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (259864,45185), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(221,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (261321,45185), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 306685  inst.: 7725759 (ipc=14.9) sim_rate=39018 (inst/sec) elapsed = 0:0:03:18 / Wed May  1 12:47:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (261768,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (262207,45185), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (262601,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (263486,45185), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 309185  inst.: 7755458 (ipc=14.8) sim_rate=38972 (inst/sec) elapsed = 0:0:03:19 / Wed May  1 12:47:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (264361,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (264583,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (265271,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (265728,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (265761,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (266518,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 312185  inst.: 7791905 (ipc=14.8) sim_rate=38959 (inst/sec) elapsed = 0:0:03:20 / Wed May  1 12:47:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (267266,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (267302,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (268335,45185), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(250,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 315185  inst.: 7826345 (ipc=14.8) sim_rate=38937 (inst/sec) elapsed = 0:0:03:21 / Wed May  1 12:47:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (271116,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (271333,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (272206,45185), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 317685  inst.: 7857378 (ipc=14.7) sim_rate=38897 (inst/sec) elapsed = 0:0:03:22 / Wed May  1 12:47:28 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (272515,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (273628,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (273815,45185), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 319185  inst.: 7873523 (ipc=14.7) sim_rate=38785 (inst/sec) elapsed = 0:0:03:23 / Wed May  1 12:47:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (274443,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (274573,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (274815,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (275270,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 320685  inst.: 7890048 (ipc=14.7) sim_rate=38676 (inst/sec) elapsed = 0:0:03:24 / Wed May  1 12:47:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (276447,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 322185  inst.: 7906092 (ipc=14.7) sim_rate=38566 (inst/sec) elapsed = 0:0:03:25 / Wed May  1 12:47:31 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (277298,45185), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(249,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (277744,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (277917,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (278584,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (279191,45185), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 324685  inst.: 7931818 (ipc=14.6) sim_rate=38503 (inst/sec) elapsed = 0:0:03:26 / Wed May  1 12:47:32 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (279638,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (279705,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (279935,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (280922,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (281327,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (282377,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (282391,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (283163,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (283211,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (283662,45185), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 329185  inst.: 7971392 (ipc=14.5) sim_rate=38509 (inst/sec) elapsed = 0:0:03:27 / Wed May  1 12:47:33 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (284431,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (285699,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (285725,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (285948,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (286376,45185), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (286587,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (287218,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (287885,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (288473,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (288537,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (289659,45185), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (289847,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (290259,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (290827,45185), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (290997,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (291353,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 337185  inst.: 8007315 (ipc=14.3) sim_rate=38496 (inst/sec) elapsed = 0:0:03:28 / Wed May  1 12:47:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (294069,45185), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 294070
gpu_sim_insn = 4165546
gpu_ipc =      14.1652
gpu_tot_sim_cycle = 339255
gpu_tot_sim_insn = 8007517
gpu_tot_ipc =      23.6032
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 505367
gpu_stall_icnt2sh    = 1551109
gpu_total_sim_rate=38497

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 478287
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 37610, Miss = 30873, Miss_rate = 0.821, Pending_hits = 2314, Reservation_fails = 250756
	L1D_cache_core[1]: Access = 36904, Miss = 29893, Miss_rate = 0.810, Pending_hits = 2216, Reservation_fails = 244999
	L1D_cache_core[2]: Access = 37738, Miss = 30661, Miss_rate = 0.812, Pending_hits = 2345, Reservation_fails = 246030
	L1D_cache_core[3]: Access = 38165, Miss = 31328, Miss_rate = 0.821, Pending_hits = 2304, Reservation_fails = 253273
	L1D_cache_core[4]: Access = 34419, Miss = 28373, Miss_rate = 0.824, Pending_hits = 2154, Reservation_fails = 238058
	L1D_cache_core[5]: Access = 36548, Miss = 29991, Miss_rate = 0.821, Pending_hits = 2280, Reservation_fails = 244327
	L1D_cache_core[6]: Access = 34341, Miss = 28066, Miss_rate = 0.817, Pending_hits = 2177, Reservation_fails = 229308
	L1D_cache_core[7]: Access = 34433, Miss = 28062, Miss_rate = 0.815, Pending_hits = 2144, Reservation_fails = 230501
	L1D_cache_core[8]: Access = 38062, Miss = 31162, Miss_rate = 0.819, Pending_hits = 2306, Reservation_fails = 249524
	L1D_cache_core[9]: Access = 37628, Miss = 30929, Miss_rate = 0.822, Pending_hits = 2297, Reservation_fails = 252081
	L1D_cache_core[10]: Access = 38452, Miss = 31729, Miss_rate = 0.825, Pending_hits = 2243, Reservation_fails = 255538
	L1D_cache_core[11]: Access = 39069, Miss = 32057, Miss_rate = 0.821, Pending_hits = 2411, Reservation_fails = 256469
	L1D_cache_core[12]: Access = 35217, Miss = 28837, Miss_rate = 0.819, Pending_hits = 2173, Reservation_fails = 239849
	L1D_cache_core[13]: Access = 39250, Miss = 32147, Miss_rate = 0.819, Pending_hits = 2399, Reservation_fails = 254250
	L1D_cache_core[14]: Access = 39158, Miss = 32321, Miss_rate = 0.825, Pending_hits = 2400, Reservation_fails = 255265
	L1D_total_cache_accesses = 556994
	L1D_total_cache_misses = 456429
	L1D_total_cache_miss_rate = 0.8195
	L1D_total_cache_pending_hits = 34163
	L1D_total_cache_reservation_fails = 3700228
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 75686
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2429287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75206
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1270941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 477286
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1996, 1023, 1344, 1389, 1277, 1378, 1372, 1447, 1226, 1273, 1519, 1463, 776, 1471, 907, 1047, 1376, 1325, 1264, 1387, 1376, 1661, 1247, 1273, 1405, 1174, 1230, 1017, 1529, 1123, 1305, 1402, 1049, 1275, 1540, 1054, 1202, 1663, 1308, 1353, 668, 1394, 860, 905, 942, 662, 978, 688, 
gpgpu_n_tot_thrd_icount = 28300576
gpgpu_n_tot_w_icount = 884393
gpgpu_n_stall_shd_mem = 4047279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229970
gpgpu_n_mem_write_global = 228134
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 939984
gpgpu_n_store_insn = 340226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 916249
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4043868
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6467382	W0_Idle:678589	W0_Scoreboard:1440160	W1:250745	W2:109843	W3:68045	W4:45855	W5:33253	W6:28755	W7:25887	W8:23114	W9:19244	W10:18260	W11:15377	W12:15594	W13:12899	W14:10962	W15:9322	W16:8703	W17:5887	W18:5943	W19:5350	W20:3503	W21:4072	W22:3104	W23:2256	W24:1998	W25:1147	W26:1043	W27:208	W28:238	W29:156	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1839760 {8:229970,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9134832 {40:228012,72:35,136:87,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31275920 {136:229970,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1825072 {8:228134,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1254 
averagemflatency = 404 
max_icnt2mem_latency = 837 
max_icnt2sh_latency = 339245 
mrq_lat_table:121857 	5895 	6823 	15501 	31147 	25870 	13776 	3386 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72582 	284104 	101366 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27842 	12735 	37096 	170041 	99267 	109876 	1322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27507 	102284 	93513 	6615 	66 	0 	0 	2 	9 	35 	912 	9255 	18656 	45087 	100515 	53663 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	613 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       263       163        53        68        32        40        32        35       110        99        20        22        70        35        62        36 
dram[1]:       180       103        45       162        48        38        45        34       186        96        26        26        85        78        77        66 
dram[2]:        57        54       215        81        47        53       113        40        34        60        25        22        38        26        51        39 
dram[3]:        76        50        37        32        79        81        93        82       149        55        24        22        27        32        30        24 
dram[4]:        35        45        85        57        67        47        60        43        70        48        22        22        38        31        38        26 
dram[5]:        52        41        41        33        59        49       142        94        44        39        22        27        39        33        57        72 
maximum service time to same row:
dram[0]:     31756     20006      6540     10484      7089      4300      5650      5919     18079     14025      3606      5143     14047     11582     37641     15256 
dram[1]:     21721     12610      4771     20815     12807      7131      8629      7344     27509     14249      4905      3912     11794     14456     25639     19790 
dram[2]:      5507     11650     38490     18159      5813      8326     20437      5229      4665     10521      4018      6689     12081      4582     18911     16372 
dram[3]:     16132      5772      6992      5420     10899      9938     10694     11511     21220     10837      3997      3394      3359      5225     10155     12941 
dram[4]:      4286      5773     15494     13938      7528      8396      7500      7219     12531     10330      4894      5769      9198      5657     11950     19060 
dram[5]:      4566      6559      6043     10027     10029      7303     18785     12271      7091      5689      3464      3411      5064      5741     45849     49283 
average row accesses per activate:
dram[0]:  4.462572  4.006838  3.626132  3.532450  3.572886  3.454942  3.303614  3.491848  3.362759  3.610315  2.602988  2.717805  3.443231  3.512987  2.539419  2.440181 
dram[1]:  4.274411  4.102447  3.887399  3.866492  3.276156  3.434007  3.256647  3.155022  3.464286  3.463480  2.653965  2.766803  3.539526  3.893617  2.454054  2.444241 
dram[2]:  4.013722  4.001608  4.326194  4.290051  3.682927  3.736364  3.536415  3.575510  3.178571  3.122128  2.451675  2.527807  3.390196  3.204365  2.631929  2.629371 
dram[3]:  4.034901  4.191824  3.840052  3.828534  3.792537  3.877934  3.718085  3.578187  3.379763  3.396277  2.599440  2.623992  3.323894  3.144981  2.480737  2.276271 
dram[4]:  3.978405  4.280919  3.699594  3.663116  3.512160  3.680820  3.224396  3.515069  3.476122  3.477011  2.591522  2.575824  3.293069  3.602174  2.410256  2.376278 
dram[5]:  3.814049  3.897810  3.641396  3.771975  3.764216  3.447631  3.701333  3.712000  3.415020  3.148802  2.573372  2.557244  3.081395  3.094664  2.462825  2.451128 
average row locality = 224493/67448 = 3.328386
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1238      1270      1634      1535      1421      1395      1714      1570      1484      1526      1297      1264       920       957      1130       998 
dram[1]:      1389      1459      1669      1675      1637      1736      1791      1827      1532      1591      1348      1377      1069      1064      1282      1247 
dram[2]:      1253      1350      1486      1429      1403      1415      1540      1594      1584      1608      1382      1285       991       977      1100      1045 
dram[3]:      1480      1463      1656      1642      1463      1423      1710      1645      1561      1535      1471      1337      1127      1063      1402      1259 
dram[4]:      1299      1296      1564      1570      1423      1464      1719      1546      1439      1468      1399      1246       985       981      1217      1070 
dram[5]:      1558      1506      1786      1747      1612      1650      1716      1722      1575      1523      1387      1279      1120      1099      1235      1202 
total reads: 135128
bank skew: 1827/920 = 1.99
chip skew: 23717/21353 = 1.11
number of total write accesses:
dram[0]:      1087      1074      1169      1132      1030       982      1028      1000       954       994      1142      1163       657       666        94        83 
dram[1]:      1150      1224      1231      1279      1056      1152      1026      1063       990      1017      1229      1340       722       766        80        90 
dram[2]:      1087      1139      1140      1115      1013      1051       985      1034       997       974      1180      1124       738       638        87        83 
dram[3]:      1179      1203      1297      1283      1078      1055      1086      1078      1011      1019      1313      1266       751       629        79        84 
dram[4]:      1096      1127      1170      1181      1032      1050      1083      1020       963       952      1291      1098       678       676        99        92 
dram[5]:      1211      1164      1240      1214      1102      1115      1060      1062      1017       974      1261      1245       735       699        90       102 
total reads: 89365
bank skew: 1340/79 = 16.96
chip skew: 15415/14255 = 1.08
average mf latency per bank:
dram[0]:        469       491       467       461       487       502       448       468       492       487       904       942      1580      1556      2412      2718
dram[1]:        453       460       439       455       476       472       471       462       497       493       873       882      1442      1456      2225      2348
dram[2]:        487       477       459       479       498       492       477       470       495       504       896       986      1515      1608      2504      2638
dram[3]:        450       438       436       432       468       460       456       437       492       473       840       883      1393      1532      2089      2218
dram[4]:        623       487       581       461       650       481       600       467       661       504      5324      1020      2109      1577      3158      2594
dram[5]:        448       455       442       443       454       461       446       467       470       499       920       936      1424      1516      2310      2341
maximum mf latency per bank:
dram[0]:       1050      1027      1005      1012       993       869       904      1032      1026       900       937      1006       969       902       911       929
dram[1]:        874      1036       992       998       979      1033      1017      1049       890       953       933       989       921       926       862       983
dram[2]:       1044       919      1081       970      1033      1043       969      1016       960      1137       968       992       958      1037       926      1188
dram[3]:        985      1040      1077      1037       956       909       992      1038      1020      1008       978      1069       895       982      1001       899
dram[4]:       1034       951      1089      1028      1088       987      1050       937      1254       943      1245       896      1247       870      1007       940
dram[5]:        943       953       926       997       910      1019       930       949       964       945      1034      1008       883      1070       888       909

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=447813 n_nop=364476 n_act=10672 n_pre=10656 n_req=35608 n_rd=42706 n_write=19303 bw_util=0.2769
n_activity=301338 dram_eff=0.4116
bk0: 2476a 389206i bk1: 2540a 390173i bk2: 3268a 376719i bk3: 3070a 375998i bk4: 2842a 382971i bk5: 2790a 384103i bk6: 3428a 374190i bk7: 3140a 377010i bk8: 2968a 385536i bk9: 3052a 382326i bk10: 2594a 376127i bk11: 2528a 377184i bk12: 1840a 403843i bk13: 1914a 402097i bk14: 2260a 415890i bk15: 1996a 419164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.74045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=447813 n_nop=356167 n_act=11714 n_pre=11698 n_req=39108 n_rd=47386 n_write=20848 bw_util=0.3047
n_activity=312629 dram_eff=0.4365
bk0: 2778a 381990i bk1: 2918a 376178i bk2: 3338a 369710i bk3: 3350a 366822i bk4: 3274a 372415i bk5: 3472a 365382i bk6: 3582a 366996i bk7: 3654a 364608i bk8: 3064a 379309i bk9: 3182a 376860i bk10: 2696a 369711i bk11: 2754a 364763i bk12: 2138a 395613i bk13: 2128a 396536i bk14: 2564a 411634i bk15: 2494a 412876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.16726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=447813 n_nop=364046 n_act=10701 n_pre=10685 n_req=35827 n_rd=42884 n_write=19497 bw_util=0.2786
n_activity=297884 dram_eff=0.4188
bk0: 2506a 387470i bk1: 2700a 381999i bk2: 2972a 381116i bk3: 2858a 379553i bk4: 2806a 383015i bk5: 2830a 379923i bk6: 3080a 379527i bk7: 3188a 373636i bk8: 3168a 380609i bk9: 3216a 380362i bk10: 2764a 369563i bk11: 2570a 373561i bk12: 1982a 397303i bk13: 1954a 401933i bk14: 2200a 417723i bk15: 2090a 418354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.87735
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=447813 n_nop=357378 n_act=11516 n_pre=11500 n_req=38648 n_rd=46474 n_write=20945 bw_util=0.3011
n_activity=312591 dram_eff=0.4314
bk0: 2960a 378595i bk1: 2926a 377530i bk2: 3312a 368416i bk3: 3284a 366601i bk4: 2926a 378482i bk5: 2846a 379862i bk6: 3420a 370910i bk7: 3290a 370311i bk8: 3122a 380000i bk9: 3070a 379087i bk10: 2942a 364548i bk11: 2674a 366261i bk12: 2254a 395002i bk13: 2126a 399865i bk14: 2804a 410415i bk15: 2518a 411450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.99528
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=447813 n_nop=362622 n_act=10974 n_pre=10958 n_req=36294 n_rd=43372 n_write=19887 bw_util=0.2825
n_activity=324080 dram_eff=0.3904
bk0: 2598a 391715i bk1: 2592a 389496i bk2: 3128a 383378i bk3: 3140a 378054i bk4: 2846a 387029i bk5: 2928a 383469i bk6: 3438a 376464i bk7: 3092a 379633i bk8: 2878a 391285i bk9: 2936a 388587i bk10: 2798a 375018i bk11: 2492a 381601i bk12: 1970a 404569i bk13: 1962a 404611i bk14: 2434a 416124i bk15: 2140a 417592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.49995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=447813 n_nop=355965 n_act=11871 n_pre=11855 n_req=39008 n_rd=47434 n_write=20688 bw_util=0.3042
n_activity=316932 dram_eff=0.4299
bk0: 3116a 373948i bk1: 3012a 375905i bk2: 3572a 366873i bk3: 3494a 368678i bk4: 3224a 375686i bk5: 3300a 369982i bk6: 3432a 369434i bk7: 3444a 369122i bk8: 3150a 380088i bk9: 3046a 378410i bk10: 2774a 367614i bk11: 2558a 367686i bk12: 2240a 393464i bk13: 2198a 397225i bk14: 2470a 412611i bk15: 2404a 412893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.11006

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35788, Miss = 10838, Miss_rate = 0.303, Pending_hits = 306, Reservation_fails = 412
L2_cache_bank[1]: Access = 35976, Miss = 10515, Miss_rate = 0.292, Pending_hits = 290, Reservation_fails = 187
L2_cache_bank[2]: Access = 35986, Miss = 11717, Miss_rate = 0.326, Pending_hits = 320, Reservation_fails = 208
L2_cache_bank[3]: Access = 36894, Miss = 11976, Miss_rate = 0.325, Pending_hits = 354, Reservation_fails = 244
L2_cache_bank[4]: Access = 35784, Miss = 10739, Miss_rate = 0.300, Pending_hits = 295, Reservation_fails = 210
L2_cache_bank[5]: Access = 36122, Miss = 10703, Miss_rate = 0.296, Pending_hits = 308, Reservation_fails = 332
L2_cache_bank[6]: Access = 36242, Miss = 11870, Miss_rate = 0.328, Pending_hits = 328, Reservation_fails = 226
L2_cache_bank[7]: Access = 36067, Miss = 11367, Miss_rate = 0.315, Pending_hits = 307, Reservation_fails = 89
L2_cache_bank[8]: Access = 59702, Miss = 11045, Miss_rate = 0.185, Pending_hits = 281, Reservation_fails = 337
L2_cache_bank[9]: Access = 36355, Miss = 10641, Miss_rate = 0.293, Pending_hits = 301, Reservation_fails = 92
L2_cache_bank[10]: Access = 36808, Miss = 11989, Miss_rate = 0.326, Pending_hits = 339, Reservation_fails = 115
L2_cache_bank[11]: Access = 36455, Miss = 11728, Miss_rate = 0.322, Pending_hits = 329, Reservation_fails = 215
L2_total_cache_accesses = 458179
L2_total_cache_misses = 135128
L2_total_cache_miss_rate = 0.2949
L2_total_cache_pending_hits = 3758
L2_total_cache_reservation_fails = 2667
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 792
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1533
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=1378329
icnt_total_pkts_simt_to_mem=686609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.8289
	minimum = 6
	maximum = 654
Network latency average = 37.1208
	minimum = 6
	maximum = 499
Slowest packet = 64686
Flit latency average = 28.0764
	minimum = 6
	maximum = 498
Slowest flit = 151321
Fragmentation average = 0.0875804
	minimum = 0
	maximum = 341
Injected packet rate average = 0.108216
	minimum = 0.0902336 (at node 7)
	maximum = 0.18093 (at node 23)
Accepted packet rate average = 0.108216
	minimum = 0.0902336 (at node 7)
	maximum = 0.18093 (at node 23)
Injected flit rate average = 0.244779
	minimum = 0.135019 (at node 7)
	maximum = 0.425239 (at node 23)
Accepted flit rate average= 0.244779
	minimum = 0.168926 (at node 19)
	maximum = 0.317758 (at node 14)
Injected packet length average = 2.26195
Accepted packet length average = 2.26195
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.2692 (5 samples)
	minimum = 6 (5 samples)
	maximum = 246 (5 samples)
Network latency average = 19.4695 (5 samples)
	minimum = 6 (5 samples)
	maximum = 191.2 (5 samples)
Flit latency average = 15.6187 (5 samples)
	minimum = 6 (5 samples)
	maximum = 188.6 (5 samples)
Fragmentation average = 0.0254939 (5 samples)
	minimum = 0 (5 samples)
	maximum = 113.6 (5 samples)
Injected packet rate average = 0.043091 (5 samples)
	minimum = 0.0293168 (5 samples)
	maximum = 0.0995522 (5 samples)
Accepted packet rate average = 0.043091 (5 samples)
	minimum = 0.0293168 (5 samples)
	maximum = 0.0995522 (5 samples)
Injected flit rate average = 0.0963427 (5 samples)
	minimum = 0.0433768 (5 samples)
	maximum = 0.198143 (5 samples)
Accepted flit rate average = 0.0963427 (5 samples)
	minimum = 0.0599551 (5 samples)
	maximum = 0.18711 (5 samples)
Injected packet size average = 2.2358 (5 samples)
Accepted packet size average = 2.2358 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 28 sec (208 sec)
gpgpu_simulation_rate = 38497 (inst/sec)
gpgpu_simulation_rate = 1631 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,339255)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,339255)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,339255)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,339255)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,339255)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,339255)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,339255)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(63,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(69,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(13,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 339755  inst.: 8344177 (ipc=673.3) sim_rate=39924 (inst/sec) elapsed = 0:0:03:29 / Wed May  1 12:47:35 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(35,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 340755  inst.: 8425660 (ipc=278.8) sim_rate=40122 (inst/sec) elapsed = 0:0:03:30 / Wed May  1 12:47:36 2019
GPGPU-Sim uArch: cycles simulated: 342255  inst.: 8459595 (ipc=150.7) sim_rate=40092 (inst/sec) elapsed = 0:0:03:31 / Wed May  1 12:47:37 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(36,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 342755  inst.: 8463585 (ipc=130.3) sim_rate=39922 (inst/sec) elapsed = 0:0:03:32 / Wed May  1 12:47:38 2019
GPGPU-Sim uArch: cycles simulated: 343755  inst.: 8473575 (ipc=103.6) sim_rate=39782 (inst/sec) elapsed = 0:0:03:33 / Wed May  1 12:47:39 2019
GPGPU-Sim uArch: cycles simulated: 344755  inst.: 8490522 (ipc=87.8) sim_rate=39675 (inst/sec) elapsed = 0:0:03:34 / Wed May  1 12:47:40 2019
GPGPU-Sim uArch: cycles simulated: 346255  inst.: 8510817 (ipc=71.9) sim_rate=39585 (inst/sec) elapsed = 0:0:03:35 / Wed May  1 12:47:41 2019
GPGPU-Sim uArch: cycles simulated: 348255  inst.: 8535708 (ipc=58.7) sim_rate=39517 (inst/sec) elapsed = 0:0:03:36 / Wed May  1 12:47:42 2019
GPGPU-Sim uArch: cycles simulated: 349755  inst.: 8555746 (ipc=52.2) sim_rate=39427 (inst/sec) elapsed = 0:0:03:37 / Wed May  1 12:47:43 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(41,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 351755  inst.: 8583835 (ipc=46.1) sim_rate=39375 (inst/sec) elapsed = 0:0:03:38 / Wed May  1 12:47:44 2019
GPGPU-Sim uArch: cycles simulated: 353755  inst.: 8608459 (ipc=41.4) sim_rate=39308 (inst/sec) elapsed = 0:0:03:39 / Wed May  1 12:47:45 2019
GPGPU-Sim uArch: cycles simulated: 354755  inst.: 8623007 (ipc=39.7) sim_rate=39195 (inst/sec) elapsed = 0:0:03:40 / Wed May  1 12:47:46 2019
GPGPU-Sim uArch: cycles simulated: 355255  inst.: 8629438 (ipc=38.9) sim_rate=39047 (inst/sec) elapsed = 0:0:03:41 / Wed May  1 12:47:47 2019
GPGPU-Sim uArch: cycles simulated: 356255  inst.: 8642181 (ipc=37.3) sim_rate=38928 (inst/sec) elapsed = 0:0:03:42 / Wed May  1 12:47:48 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 357755  inst.: 8660724 (ipc=35.3) sim_rate=38837 (inst/sec) elapsed = 0:0:03:43 / Wed May  1 12:47:49 2019
GPGPU-Sim uArch: cycles simulated: 359755  inst.: 8685172 (ipc=33.1) sim_rate=38773 (inst/sec) elapsed = 0:0:03:44 / Wed May  1 12:47:50 2019
GPGPU-Sim uArch: cycles simulated: 361255  inst.: 8703230 (ipc=31.6) sim_rate=38681 (inst/sec) elapsed = 0:0:03:45 / Wed May  1 12:47:51 2019
GPGPU-Sim uArch: cycles simulated: 363255  inst.: 8730074 (ipc=30.1) sim_rate=38628 (inst/sec) elapsed = 0:0:03:46 / Wed May  1 12:47:52 2019
GPGPU-Sim uArch: cycles simulated: 364755  inst.: 8746578 (ipc=29.0) sim_rate=38531 (inst/sec) elapsed = 0:0:03:47 / Wed May  1 12:47:53 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(22,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 365755  inst.: 8758852 (ipc=28.4) sim_rate=38416 (inst/sec) elapsed = 0:0:03:48 / Wed May  1 12:47:54 2019
GPGPU-Sim uArch: cycles simulated: 366755  inst.: 8771755 (ipc=27.8) sim_rate=38304 (inst/sec) elapsed = 0:0:03:49 / Wed May  1 12:47:55 2019
GPGPU-Sim uArch: cycles simulated: 367255  inst.: 8779312 (ipc=27.6) sim_rate=38170 (inst/sec) elapsed = 0:0:03:50 / Wed May  1 12:47:56 2019
GPGPU-Sim uArch: cycles simulated: 368755  inst.: 8795613 (ipc=26.7) sim_rate=38076 (inst/sec) elapsed = 0:0:03:51 / Wed May  1 12:47:57 2019
GPGPU-Sim uArch: cycles simulated: 370755  inst.: 8823055 (ipc=25.9) sim_rate=38030 (inst/sec) elapsed = 0:0:03:52 / Wed May  1 12:47:58 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 372755  inst.: 8848853 (ipc=25.1) sim_rate=37977 (inst/sec) elapsed = 0:0:03:53 / Wed May  1 12:47:59 2019
GPGPU-Sim uArch: cycles simulated: 374755  inst.: 8872726 (ipc=24.4) sim_rate=37917 (inst/sec) elapsed = 0:0:03:54 / Wed May  1 12:48:00 2019
GPGPU-Sim uArch: cycles simulated: 375755  inst.: 8884954 (ipc=24.0) sim_rate=37808 (inst/sec) elapsed = 0:0:03:55 / Wed May  1 12:48:01 2019
GPGPU-Sim uArch: cycles simulated: 376755  inst.: 8898919 (ipc=23.8) sim_rate=37707 (inst/sec) elapsed = 0:0:03:56 / Wed May  1 12:48:02 2019
GPGPU-Sim uArch: cycles simulated: 377755  inst.: 8910162 (ipc=23.4) sim_rate=37595 (inst/sec) elapsed = 0:0:03:57 / Wed May  1 12:48:03 2019
GPGPU-Sim uArch: cycles simulated: 378755  inst.: 8920706 (ipc=23.1) sim_rate=37481 (inst/sec) elapsed = 0:0:03:58 / Wed May  1 12:48:04 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(22,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 380755  inst.: 8944244 (ipc=22.6) sim_rate=37423 (inst/sec) elapsed = 0:0:03:59 / Wed May  1 12:48:05 2019
GPGPU-Sim uArch: cycles simulated: 382255  inst.: 8961343 (ipc=22.2) sim_rate=37338 (inst/sec) elapsed = 0:0:04:00 / Wed May  1 12:48:06 2019
GPGPU-Sim uArch: cycles simulated: 384255  inst.: 8983984 (ipc=21.7) sim_rate=37277 (inst/sec) elapsed = 0:0:04:01 / Wed May  1 12:48:07 2019
GPGPU-Sim uArch: cycles simulated: 386255  inst.: 9010504 (ipc=21.3) sim_rate=37233 (inst/sec) elapsed = 0:0:04:02 / Wed May  1 12:48:08 2019
GPGPU-Sim uArch: cycles simulated: 387255  inst.: 9023807 (ipc=21.2) sim_rate=37135 (inst/sec) elapsed = 0:0:04:03 / Wed May  1 12:48:09 2019
GPGPU-Sim uArch: cycles simulated: 388255  inst.: 9034765 (ipc=21.0) sim_rate=37027 (inst/sec) elapsed = 0:0:04:04 / Wed May  1 12:48:10 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(21,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 388755  inst.: 9040903 (ipc=20.9) sim_rate=36901 (inst/sec) elapsed = 0:0:04:05 / Wed May  1 12:48:11 2019
GPGPU-Sim uArch: cycles simulated: 390255  inst.: 9058717 (ipc=20.6) sim_rate=36824 (inst/sec) elapsed = 0:0:04:06 / Wed May  1 12:48:12 2019
GPGPU-Sim uArch: cycles simulated: 391755  inst.: 9079300 (ipc=20.4) sim_rate=36758 (inst/sec) elapsed = 0:0:04:07 / Wed May  1 12:48:13 2019
GPGPU-Sim uArch: cycles simulated: 393755  inst.: 9104430 (ipc=20.1) sim_rate=36711 (inst/sec) elapsed = 0:0:04:08 / Wed May  1 12:48:14 2019
GPGPU-Sim uArch: cycles simulated: 395755  inst.: 9130311 (ipc=19.9) sim_rate=36667 (inst/sec) elapsed = 0:0:04:09 / Wed May  1 12:48:15 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(67,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 397755  inst.: 9158980 (ipc=19.7) sim_rate=36635 (inst/sec) elapsed = 0:0:04:10 / Wed May  1 12:48:16 2019
GPGPU-Sim uArch: cycles simulated: 398255  inst.: 9164734 (ipc=19.6) sim_rate=36512 (inst/sec) elapsed = 0:0:04:11 / Wed May  1 12:48:17 2019
GPGPU-Sim uArch: cycles simulated: 399255  inst.: 9177572 (ipc=19.5) sim_rate=36418 (inst/sec) elapsed = 0:0:04:12 / Wed May  1 12:48:18 2019
GPGPU-Sim uArch: cycles simulated: 400255  inst.: 9190178 (ipc=19.4) sim_rate=36324 (inst/sec) elapsed = 0:0:04:13 / Wed May  1 12:48:19 2019
GPGPU-Sim uArch: cycles simulated: 401255  inst.: 9202353 (ipc=19.3) sim_rate=36229 (inst/sec) elapsed = 0:0:04:14 / Wed May  1 12:48:20 2019
GPGPU-Sim uArch: cycles simulated: 402755  inst.: 9221607 (ipc=19.1) sim_rate=36163 (inst/sec) elapsed = 0:0:04:15 / Wed May  1 12:48:21 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(38,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 404755  inst.: 9246712 (ipc=18.9) sim_rate=36119 (inst/sec) elapsed = 0:0:04:16 / Wed May  1 12:48:22 2019
GPGPU-Sim uArch: cycles simulated: 406755  inst.: 9273348 (ipc=18.8) sim_rate=36083 (inst/sec) elapsed = 0:0:04:17 / Wed May  1 12:48:23 2019
GPGPU-Sim uArch: cycles simulated: 408755  inst.: 9300808 (ipc=18.6) sim_rate=36049 (inst/sec) elapsed = 0:0:04:18 / Wed May  1 12:48:24 2019
GPGPU-Sim uArch: cycles simulated: 410255  inst.: 9318619 (ipc=18.5) sim_rate=35979 (inst/sec) elapsed = 0:0:04:19 / Wed May  1 12:48:25 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(72,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 411255  inst.: 9330224 (ipc=18.4) sim_rate=35885 (inst/sec) elapsed = 0:0:04:20 / Wed May  1 12:48:26 2019
GPGPU-Sim uArch: cycles simulated: 412255  inst.: 9343701 (ipc=18.3) sim_rate=35799 (inst/sec) elapsed = 0:0:04:21 / Wed May  1 12:48:27 2019
GPGPU-Sim uArch: cycles simulated: 412755  inst.: 9349769 (ipc=18.3) sim_rate=35686 (inst/sec) elapsed = 0:0:04:22 / Wed May  1 12:48:28 2019
GPGPU-Sim uArch: cycles simulated: 414255  inst.: 9367763 (ipc=18.1) sim_rate=35618 (inst/sec) elapsed = 0:0:04:23 / Wed May  1 12:48:29 2019
GPGPU-Sim uArch: cycles simulated: 416255  inst.: 9393118 (ipc=18.0) sim_rate=35579 (inst/sec) elapsed = 0:0:04:24 / Wed May  1 12:48:30 2019
GPGPU-Sim uArch: cycles simulated: 418255  inst.: 9419590 (ipc=17.9) sim_rate=35545 (inst/sec) elapsed = 0:0:04:25 / Wed May  1 12:48:31 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(68,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 420255  inst.: 9442980 (ipc=17.7) sim_rate=35499 (inst/sec) elapsed = 0:0:04:26 / Wed May  1 12:48:32 2019
GPGPU-Sim uArch: cycles simulated: 422255  inst.: 9465383 (ipc=17.6) sim_rate=35450 (inst/sec) elapsed = 0:0:04:27 / Wed May  1 12:48:33 2019
GPGPU-Sim uArch: cycles simulated: 423255  inst.: 9477305 (ipc=17.5) sim_rate=35363 (inst/sec) elapsed = 0:0:04:28 / Wed May  1 12:48:34 2019
GPGPU-Sim uArch: cycles simulated: 424255  inst.: 9489133 (ipc=17.4) sim_rate=35275 (inst/sec) elapsed = 0:0:04:29 / Wed May  1 12:48:35 2019
GPGPU-Sim uArch: cycles simulated: 425255  inst.: 9500331 (ipc=17.4) sim_rate=35186 (inst/sec) elapsed = 0:0:04:30 / Wed May  1 12:48:36 2019
GPGPU-Sim uArch: cycles simulated: 426255  inst.: 9512453 (ipc=17.3) sim_rate=35101 (inst/sec) elapsed = 0:0:04:31 / Wed May  1 12:48:37 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(61,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 427755  inst.: 9532249 (ipc=17.2) sim_rate=35045 (inst/sec) elapsed = 0:0:04:32 / Wed May  1 12:48:38 2019
GPGPU-Sim uArch: cycles simulated: 429755  inst.: 9558654 (ipc=17.1) sim_rate=35013 (inst/sec) elapsed = 0:0:04:33 / Wed May  1 12:48:39 2019
GPGPU-Sim uArch: cycles simulated: 431255  inst.: 9575557 (ipc=17.0) sim_rate=34947 (inst/sec) elapsed = 0:0:04:34 / Wed May  1 12:48:40 2019
GPGPU-Sim uArch: cycles simulated: 433255  inst.: 9600673 (ipc=16.9) sim_rate=34911 (inst/sec) elapsed = 0:0:04:35 / Wed May  1 12:48:41 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(74,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 435255  inst.: 9623947 (ipc=16.8) sim_rate=34869 (inst/sec) elapsed = 0:0:04:36 / Wed May  1 12:48:42 2019
GPGPU-Sim uArch: cycles simulated: 436255  inst.: 9636223 (ipc=16.8) sim_rate=34787 (inst/sec) elapsed = 0:0:04:37 / Wed May  1 12:48:43 2019
GPGPU-Sim uArch: cycles simulated: 437255  inst.: 9648593 (ipc=16.7) sim_rate=34707 (inst/sec) elapsed = 0:0:04:38 / Wed May  1 12:48:44 2019
GPGPU-Sim uArch: cycles simulated: 438255  inst.: 9664637 (ipc=16.7) sim_rate=34640 (inst/sec) elapsed = 0:0:04:39 / Wed May  1 12:48:45 2019
GPGPU-Sim uArch: cycles simulated: 439255  inst.: 9678264 (ipc=16.7) sim_rate=34565 (inst/sec) elapsed = 0:0:04:40 / Wed May  1 12:48:46 2019
GPGPU-Sim uArch: cycles simulated: 441255  inst.: 9701397 (ipc=16.6) sim_rate=34524 (inst/sec) elapsed = 0:0:04:41 / Wed May  1 12:48:47 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(77,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 443755  inst.: 9733955 (ipc=16.5) sim_rate=34517 (inst/sec) elapsed = 0:0:04:42 / Wed May  1 12:48:48 2019
GPGPU-Sim uArch: cycles simulated: 445755  inst.: 9759913 (ipc=16.5) sim_rate=34487 (inst/sec) elapsed = 0:0:04:43 / Wed May  1 12:48:49 2019
GPGPU-Sim uArch: cycles simulated: 447755  inst.: 9791278 (ipc=16.4) sim_rate=34476 (inst/sec) elapsed = 0:0:04:44 / Wed May  1 12:48:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (108760,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(108761,339255)
GPGPU-Sim uArch: cycles simulated: 448755  inst.: 9806533 (ipc=16.4) sim_rate=34408 (inst/sec) elapsed = 0:0:04:45 / Wed May  1 12:48:51 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(22,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 449755  inst.: 9816468 (ipc=16.4) sim_rate=34323 (inst/sec) elapsed = 0:0:04:46 / Wed May  1 12:48:52 2019
GPGPU-Sim uArch: cycles simulated: 450755  inst.: 9830641 (ipc=16.4) sim_rate=34253 (inst/sec) elapsed = 0:0:04:47 / Wed May  1 12:48:53 2019
GPGPU-Sim uArch: cycles simulated: 451755  inst.: 9846837 (ipc=16.3) sim_rate=34190 (inst/sec) elapsed = 0:0:04:48 / Wed May  1 12:48:54 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113316,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(113317,339255)
GPGPU-Sim uArch: cycles simulated: 454255  inst.: 9882516 (ipc=16.3) sim_rate=34195 (inst/sec) elapsed = 0:0:04:49 / Wed May  1 12:48:55 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115050,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(115051,339255)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(17,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 456255  inst.: 9912685 (ipc=16.3) sim_rate=34181 (inst/sec) elapsed = 0:0:04:50 / Wed May  1 12:48:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (117022,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(117023,339255)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (117687,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(117688,339255)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (118070,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(118071,339255)
GPGPU-Sim uArch: cycles simulated: 458255  inst.: 9947690 (ipc=16.3) sim_rate=34184 (inst/sec) elapsed = 0:0:04:51 / Wed May  1 12:48:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119169,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119170,339255)
GPGPU-Sim uArch: cycles simulated: 459755  inst.: 9974502 (ipc=16.3) sim_rate=34159 (inst/sec) elapsed = 0:0:04:52 / Wed May  1 12:48:58 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121356,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(121357,339255)
GPGPU-Sim uArch: cycles simulated: 460755  inst.: 9987043 (ipc=16.3) sim_rate=34085 (inst/sec) elapsed = 0:0:04:53 / Wed May  1 12:48:59 2019
GPGPU-Sim uArch: cycles simulated: 461755  inst.: 10000172 (ipc=16.3) sim_rate=34014 (inst/sec) elapsed = 0:0:04:54 / Wed May  1 12:49:00 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(64,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (122644,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(122645,339255)
GPGPU-Sim uArch: cycles simulated: 462755  inst.: 10017358 (ipc=16.3) sim_rate=33957 (inst/sec) elapsed = 0:0:04:55 / Wed May  1 12:49:01 2019
GPGPU-Sim uArch: cycles simulated: 463755  inst.: 10032343 (ipc=16.3) sim_rate=33893 (inst/sec) elapsed = 0:0:04:56 / Wed May  1 12:49:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (124513,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(124514,339255)
GPGPU-Sim uArch: cycles simulated: 465755  inst.: 10060855 (ipc=16.2) sim_rate=33874 (inst/sec) elapsed = 0:0:04:57 / Wed May  1 12:49:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126512,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(126513,339255)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (127833,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(127834,339255)
GPGPU-Sim uArch: cycles simulated: 467755  inst.: 10093498 (ipc=16.2) sim_rate=33870 (inst/sec) elapsed = 0:0:04:58 / Wed May  1 12:49:04 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (128507,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(128508,339255)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(90,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (128809,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(128810,339255)
GPGPU-Sim uArch: cycles simulated: 469755  inst.: 10128913 (ipc=16.3) sim_rate=33875 (inst/sec) elapsed = 0:0:04:59 / Wed May  1 12:49:05 2019
GPGPU-Sim uArch: cycles simulated: 471255  inst.: 10149894 (ipc=16.2) sim_rate=33832 (inst/sec) elapsed = 0:0:05:00 / Wed May  1 12:49:06 2019
GPGPU-Sim uArch: cycles simulated: 472255  inst.: 10163156 (ipc=16.2) sim_rate=33764 (inst/sec) elapsed = 0:0:05:01 / Wed May  1 12:49:07 2019
GPGPU-Sim uArch: cycles simulated: 473255  inst.: 10175117 (ipc=16.2) sim_rate=33692 (inst/sec) elapsed = 0:0:05:02 / Wed May  1 12:49:08 2019
GPGPU-Sim uArch: cycles simulated: 474255  inst.: 10186066 (ipc=16.1) sim_rate=33617 (inst/sec) elapsed = 0:0:05:03 / Wed May  1 12:49:09 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(90,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (135983,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(135984,339255)
GPGPU-Sim uArch: cycles simulated: 476255  inst.: 10212285 (ipc=16.1) sim_rate=33593 (inst/sec) elapsed = 0:0:05:04 / Wed May  1 12:49:10 2019
GPGPU-Sim uArch: cycles simulated: 478755  inst.: 10241170 (ipc=16.0) sim_rate=33577 (inst/sec) elapsed = 0:0:05:05 / Wed May  1 12:49:11 2019
GPGPU-Sim uArch: cycles simulated: 480755  inst.: 10264347 (ipc=15.9) sim_rate=33543 (inst/sec) elapsed = 0:0:05:06 / Wed May  1 12:49:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (143217,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(143218,339255)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(43,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 482755  inst.: 10292833 (ipc=15.9) sim_rate=33527 (inst/sec) elapsed = 0:0:05:07 / Wed May  1 12:49:13 2019
GPGPU-Sim uArch: cycles simulated: 484755  inst.: 10319284 (ipc=15.9) sim_rate=33504 (inst/sec) elapsed = 0:0:05:08 / Wed May  1 12:49:14 2019
GPGPU-Sim uArch: cycles simulated: 485755  inst.: 10332957 (ipc=15.9) sim_rate=33439 (inst/sec) elapsed = 0:0:05:09 / Wed May  1 12:49:15 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (147190,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(147191,339255)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (147430,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(147431,339255)
GPGPU-Sim uArch: cycles simulated: 486755  inst.: 10348252 (ipc=15.9) sim_rate=33381 (inst/sec) elapsed = 0:0:05:10 / Wed May  1 12:49:16 2019
GPGPU-Sim uArch: cycles simulated: 487755  inst.: 10362918 (ipc=15.9) sim_rate=33321 (inst/sec) elapsed = 0:0:05:11 / Wed May  1 12:49:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (149611,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(149612,339255)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(45,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 489755  inst.: 10391587 (ipc=15.8) sim_rate=33306 (inst/sec) elapsed = 0:0:05:12 / Wed May  1 12:49:18 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (151141,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(151142,339255)
GPGPU-Sim uArch: cycles simulated: 491755  inst.: 10422056 (ipc=15.8) sim_rate=33297 (inst/sec) elapsed = 0:0:05:13 / Wed May  1 12:49:19 2019
GPGPU-Sim uArch: cycles simulated: 493755  inst.: 10447924 (ipc=15.8) sim_rate=33273 (inst/sec) elapsed = 0:0:05:14 / Wed May  1 12:49:20 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (155234,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(155235,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (155470,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(155471,339255)
GPGPU-Sim uArch: cycles simulated: 495755  inst.: 10475414 (ipc=15.8) sim_rate=33255 (inst/sec) elapsed = 0:0:05:15 / Wed May  1 12:49:21 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(110,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 497755  inst.: 10503540 (ipc=15.7) sim_rate=33239 (inst/sec) elapsed = 0:0:05:16 / Wed May  1 12:49:22 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (159048,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(159049,339255)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (159158,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(159159,339255)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159161,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(159162,339255)
GPGPU-Sim uArch: cycles simulated: 498755  inst.: 10519803 (ipc=15.8) sim_rate=33185 (inst/sec) elapsed = 0:0:05:17 / Wed May  1 12:49:23 2019
GPGPU-Sim uArch: cycles simulated: 499755  inst.: 10538055 (ipc=15.8) sim_rate=33138 (inst/sec) elapsed = 0:0:05:18 / Wed May  1 12:49:24 2019
GPGPU-Sim uArch: cycles simulated: 500255  inst.: 10545563 (ipc=15.8) sim_rate=33058 (inst/sec) elapsed = 0:0:05:19 / Wed May  1 12:49:25 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (161133,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(161134,339255)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (161338,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(161339,339255)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (162095,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(162096,339255)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (162476,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(162477,339255)
GPGPU-Sim uArch: cycles simulated: 501755  inst.: 10573115 (ipc=15.8) sim_rate=33040 (inst/sec) elapsed = 0:0:05:20 / Wed May  1 12:49:26 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(115,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (163579,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(163580,339255)
GPGPU-Sim uArch: cycles simulated: 503755  inst.: 10602229 (ipc=15.8) sim_rate=33028 (inst/sec) elapsed = 0:0:05:21 / Wed May  1 12:49:27 2019
GPGPU-Sim uArch: cycles simulated: 505755  inst.: 10629665 (ipc=15.7) sim_rate=33011 (inst/sec) elapsed = 0:0:05:22 / Wed May  1 12:49:28 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (168092,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(168093,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (168435,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(168436,339255)
GPGPU-Sim uArch: cycles simulated: 508255  inst.: 10668136 (ipc=15.7) sim_rate=33028 (inst/sec) elapsed = 0:0:05:23 / Wed May  1 12:49:29 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(111,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (169895,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(169896,339255)
GPGPU-Sim uArch: cycles simulated: 509755  inst.: 10688052 (ipc=15.7) sim_rate=32987 (inst/sec) elapsed = 0:0:05:24 / Wed May  1 12:49:30 2019
GPGPU-Sim uArch: cycles simulated: 510755  inst.: 10702183 (ipc=15.7) sim_rate=32929 (inst/sec) elapsed = 0:0:05:25 / Wed May  1 12:49:31 2019
GPGPU-Sim uArch: cycles simulated: 511755  inst.: 10716146 (ipc=15.7) sim_rate=32871 (inst/sec) elapsed = 0:0:05:26 / Wed May  1 12:49:32 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (173388,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(173389,339255)
GPGPU-Sim uArch: cycles simulated: 513255  inst.: 10736688 (ipc=15.7) sim_rate=32833 (inst/sec) elapsed = 0:0:05:27 / Wed May  1 12:49:33 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (174066,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(174067,339255)
GPGPU-Sim uArch: cycles simulated: 514255  inst.: 10749301 (ipc=15.7) sim_rate=32772 (inst/sec) elapsed = 0:0:05:28 / Wed May  1 12:49:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (176115,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(176116,339255)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(97,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (176669,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(176670,339255)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (176825,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(176826,339255)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (176943,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(176944,339255)
GPGPU-Sim uArch: cycles simulated: 516255  inst.: 10782984 (ipc=15.7) sim_rate=32775 (inst/sec) elapsed = 0:0:05:29 / Wed May  1 12:49:35 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (178090,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(178091,339255)
GPGPU-Sim uArch: cycles simulated: 518255  inst.: 10818401 (ipc=15.7) sim_rate=32783 (inst/sec) elapsed = 0:0:05:30 / Wed May  1 12:49:36 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (179081,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(179082,339255)
GPGPU-Sim uArch: cycles simulated: 520255  inst.: 10847218 (ipc=15.7) sim_rate=32771 (inst/sec) elapsed = 0:0:05:31 / Wed May  1 12:49:37 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(128,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (182960,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(182961,339255)
GPGPU-Sim uArch: cycles simulated: 522255  inst.: 10876194 (ipc=15.7) sim_rate=32759 (inst/sec) elapsed = 0:0:05:32 / Wed May  1 12:49:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (183227,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(183228,339255)
GPGPU-Sim uArch: cycles simulated: 523755  inst.: 10895471 (ipc=15.7) sim_rate=32719 (inst/sec) elapsed = 0:0:05:33 / Wed May  1 12:49:39 2019
GPGPU-Sim uArch: cycles simulated: 524755  inst.: 10908451 (ipc=15.6) sim_rate=32660 (inst/sec) elapsed = 0:0:05:34 / Wed May  1 12:49:40 2019
GPGPU-Sim uArch: cycles simulated: 525755  inst.: 10920643 (ipc=15.6) sim_rate=32598 (inst/sec) elapsed = 0:0:05:35 / Wed May  1 12:49:41 2019
GPGPU-Sim uArch: cycles simulated: 526755  inst.: 10931441 (ipc=15.6) sim_rate=32534 (inst/sec) elapsed = 0:0:05:36 / Wed May  1 12:49:42 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (188395,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(188396,339255)
GPGPU-Sim uArch: cycles simulated: 527755  inst.: 10947488 (ipc=15.6) sim_rate=32485 (inst/sec) elapsed = 0:0:05:37 / Wed May  1 12:49:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (189230,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(189231,339255)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(129,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (189587,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(189588,339255)
GPGPU-Sim uArch: cycles simulated: 529755  inst.: 10981309 (ipc=15.6) sim_rate=32489 (inst/sec) elapsed = 0:0:05:38 / Wed May  1 12:49:44 2019
GPGPU-Sim uArch: cycles simulated: 531755  inst.: 11013691 (ipc=15.6) sim_rate=32488 (inst/sec) elapsed = 0:0:05:39 / Wed May  1 12:49:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (192638,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(192639,339255)
GPGPU-Sim uArch: cycles simulated: 533755  inst.: 11042432 (ipc=15.6) sim_rate=32477 (inst/sec) elapsed = 0:0:05:40 / Wed May  1 12:49:46 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(130,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 535755  inst.: 11066313 (ipc=15.6) sim_rate=32452 (inst/sec) elapsed = 0:0:05:41 / Wed May  1 12:49:47 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (197849,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(197850,339255)
GPGPU-Sim uArch: cycles simulated: 537255  inst.: 11089386 (ipc=15.6) sim_rate=32425 (inst/sec) elapsed = 0:0:05:42 / Wed May  1 12:49:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (198195,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(198196,339255)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (198702,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(198703,339255)
GPGPU-Sim uArch: cycles simulated: 538255  inst.: 11105943 (ipc=15.6) sim_rate=32378 (inst/sec) elapsed = 0:0:05:43 / Wed May  1 12:49:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (199592,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(199593,339255)
GPGPU-Sim uArch: cycles simulated: 539255  inst.: 11123265 (ipc=15.6) sim_rate=32335 (inst/sec) elapsed = 0:0:05:44 / Wed May  1 12:49:50 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (200236,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(200237,339255)
GPGPU-Sim uArch: cycles simulated: 540255  inst.: 11140700 (ipc=15.6) sim_rate=32291 (inst/sec) elapsed = 0:0:05:45 / Wed May  1 12:49:51 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(127,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (202359,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(202360,339255)
GPGPU-Sim uArch: cycles simulated: 541755  inst.: 11163450 (ipc=15.6) sim_rate=32264 (inst/sec) elapsed = 0:0:05:46 / Wed May  1 12:49:52 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (204169,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(204170,339255)
GPGPU-Sim uArch: cycles simulated: 543755  inst.: 11194974 (ipc=15.6) sim_rate=32262 (inst/sec) elapsed = 0:0:05:47 / Wed May  1 12:49:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (206028,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(206029,339255)
GPGPU-Sim uArch: cycles simulated: 545755  inst.: 11229751 (ipc=15.6) sim_rate=32269 (inst/sec) elapsed = 0:0:05:48 / Wed May  1 12:49:54 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(88,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 547755  inst.: 11262167 (ipc=15.6) sim_rate=32269 (inst/sec) elapsed = 0:0:05:49 / Wed May  1 12:49:55 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (208526,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(208527,339255)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (209130,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(209131,339255)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (210091,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(210092,339255)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (210275,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(210276,339255)
GPGPU-Sim uArch: cycles simulated: 549755  inst.: 11300622 (ipc=15.6) sim_rate=32287 (inst/sec) elapsed = 0:0:05:50 / Wed May  1 12:49:56 2019
GPGPU-Sim uArch: cycles simulated: 550755  inst.: 11315820 (ipc=15.6) sim_rate=32238 (inst/sec) elapsed = 0:0:05:51 / Wed May  1 12:49:57 2019
GPGPU-Sim uArch: cycles simulated: 551255  inst.: 11323484 (ipc=15.6) sim_rate=32168 (inst/sec) elapsed = 0:0:05:52 / Wed May  1 12:49:58 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (212403,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(212404,339255)
GPGPU-Sim uArch: cycles simulated: 552255  inst.: 11340181 (ipc=15.6) sim_rate=32125 (inst/sec) elapsed = 0:0:05:53 / Wed May  1 12:49:59 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(101,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 553755  inst.: 11362692 (ipc=15.6) sim_rate=32098 (inst/sec) elapsed = 0:0:05:54 / Wed May  1 12:50:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (216314,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(216315,339255)
GPGPU-Sim uArch: cycles simulated: 555755  inst.: 11391838 (ipc=15.6) sim_rate=32089 (inst/sec) elapsed = 0:0:05:55 / Wed May  1 12:50:01 2019
GPGPU-Sim uArch: cycles simulated: 557755  inst.: 11417647 (ipc=15.6) sim_rate=32072 (inst/sec) elapsed = 0:0:05:56 / Wed May  1 12:50:02 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(142,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 559755  inst.: 11448093 (ipc=15.6) sim_rate=32067 (inst/sec) elapsed = 0:0:05:57 / Wed May  1 12:50:03 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (221554,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(221555,339255)
GPGPU-Sim uArch: cycles simulated: 561255  inst.: 11469013 (ipc=15.6) sim_rate=32036 (inst/sec) elapsed = 0:0:05:58 / Wed May  1 12:50:04 2019
GPGPU-Sim uArch: cycles simulated: 562255  inst.: 11481435 (ipc=15.6) sim_rate=31981 (inst/sec) elapsed = 0:0:05:59 / Wed May  1 12:50:05 2019
GPGPU-Sim uArch: cycles simulated: 563255  inst.: 11494021 (ipc=15.6) sim_rate=31927 (inst/sec) elapsed = 0:0:06:00 / Wed May  1 12:50:06 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (224623,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(224624,339255)
GPGPU-Sim uArch: cycles simulated: 564255  inst.: 11510469 (ipc=15.6) sim_rate=31884 (inst/sec) elapsed = 0:0:06:01 / Wed May  1 12:50:07 2019
GPGPU-Sim uArch: cycles simulated: 565755  inst.: 11529768 (ipc=15.6) sim_rate=31850 (inst/sec) elapsed = 0:0:06:02 / Wed May  1 12:50:08 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(86,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (228080,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(228081,339255)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (228407,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(228408,339255)
GPGPU-Sim uArch: cycles simulated: 567755  inst.: 11560478 (ipc=15.5) sim_rate=31847 (inst/sec) elapsed = 0:0:06:03 / Wed May  1 12:50:09 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (229964,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(229965,339255)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (230130,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(230131,339255)
GPGPU-Sim uArch: cycles simulated: 569755  inst.: 11592302 (ipc=15.6) sim_rate=31846 (inst/sec) elapsed = 0:0:06:04 / Wed May  1 12:50:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (230532,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(230533,339255)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (232411,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(232412,339255)
GPGPU-Sim uArch: cycles simulated: 571755  inst.: 11626707 (ipc=15.6) sim_rate=31853 (inst/sec) elapsed = 0:0:06:05 / Wed May  1 12:50:11 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(78,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (233248,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(233249,339255)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (233894,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(233895,339255)
GPGPU-Sim uArch: cycles simulated: 573755  inst.: 11666439 (ipc=15.6) sim_rate=31875 (inst/sec) elapsed = 0:0:06:06 / Wed May  1 12:50:12 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (234844,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(234845,339255)
GPGPU-Sim uArch: cycles simulated: 574255  inst.: 11674814 (ipc=15.6) sim_rate=31811 (inst/sec) elapsed = 0:0:06:07 / Wed May  1 12:50:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (235367,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(235368,339255)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (235653,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(235654,339255)
GPGPU-Sim uArch: cycles simulated: 575255  inst.: 11690815 (ipc=15.6) sim_rate=31768 (inst/sec) elapsed = 0:0:06:08 / Wed May  1 12:50:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (236157,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(236158,339255)
GPGPU-Sim uArch: cycles simulated: 576255  inst.: 11708159 (ipc=15.6) sim_rate=31729 (inst/sec) elapsed = 0:0:06:09 / Wed May  1 12:50:15 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(157,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 577755  inst.: 11729731 (ipc=15.6) sim_rate=31701 (inst/sec) elapsed = 0:0:06:10 / Wed May  1 12:50:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (240262,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(240263,339255)
GPGPU-Sim uArch: cycles simulated: 580255  inst.: 11760411 (ipc=15.6) sim_rate=31699 (inst/sec) elapsed = 0:0:06:11 / Wed May  1 12:50:17 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (242775,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(242776,339255)
GPGPU-Sim uArch: cycles simulated: 582255  inst.: 11786088 (ipc=15.5) sim_rate=31683 (inst/sec) elapsed = 0:0:06:12 / Wed May  1 12:50:18 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (244415,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(244416,339255)
GPGPU-Sim uArch: cycles simulated: 584255  inst.: 11817742 (ipc=15.6) sim_rate=31682 (inst/sec) elapsed = 0:0:06:13 / Wed May  1 12:50:19 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(108,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (245305,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(245306,339255)
GPGPU-Sim uArch: cycles simulated: 585755  inst.: 11843206 (ipc=15.6) sim_rate=31666 (inst/sec) elapsed = 0:0:06:14 / Wed May  1 12:50:20 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (247345,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(247346,339255)
GPGPU-Sim uArch: cycles simulated: 586755  inst.: 11860310 (ipc=15.6) sim_rate=31627 (inst/sec) elapsed = 0:0:06:15 / Wed May  1 12:50:21 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (247573,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(247574,339255)
GPGPU-Sim uArch: cycles simulated: 587755  inst.: 11879958 (ipc=15.6) sim_rate=31595 (inst/sec) elapsed = 0:0:06:16 / Wed May  1 12:50:22 2019
GPGPU-Sim uArch: cycles simulated: 588755  inst.: 11893698 (ipc=15.6) sim_rate=31548 (inst/sec) elapsed = 0:0:06:17 / Wed May  1 12:50:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (249817,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(249818,339255)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(162,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (250815,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(250816,339255)
GPGPU-Sim uArch: cycles simulated: 590755  inst.: 11927717 (ipc=15.6) sim_rate=31554 (inst/sec) elapsed = 0:0:06:18 / Wed May  1 12:50:24 2019
GPGPU-Sim uArch: cycles simulated: 592755  inst.: 11956577 (ipc=15.6) sim_rate=31547 (inst/sec) elapsed = 0:0:06:19 / Wed May  1 12:50:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (255395,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(255396,339255)
GPGPU-Sim uArch: cycles simulated: 594755  inst.: 11980694 (ipc=15.6) sim_rate=31528 (inst/sec) elapsed = 0:0:06:20 / Wed May  1 12:50:26 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (255952,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(255953,339255)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (257332,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(257333,339255)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(90,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 596755  inst.: 12011191 (ipc=15.5) sim_rate=31525 (inst/sec) elapsed = 0:0:06:21 / Wed May  1 12:50:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (258370,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(258371,339255)
GPGPU-Sim uArch: cycles simulated: 597755  inst.: 12026843 (ipc=15.5) sim_rate=31483 (inst/sec) elapsed = 0:0:06:22 / Wed May  1 12:50:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (259153,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(259154,339255)
GPGPU-Sim uArch: cycles simulated: 598755  inst.: 12045453 (ipc=15.6) sim_rate=31450 (inst/sec) elapsed = 0:0:06:23 / Wed May  1 12:50:29 2019
GPGPU-Sim uArch: cycles simulated: 599755  inst.: 12059428 (ipc=15.6) sim_rate=31404 (inst/sec) elapsed = 0:0:06:24 / Wed May  1 12:50:30 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (260653,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(260654,339255)
GPGPU-Sim uArch: cycles simulated: 600755  inst.: 12072533 (ipc=15.5) sim_rate=31357 (inst/sec) elapsed = 0:0:06:25 / Wed May  1 12:50:31 2019
GPGPU-Sim uArch: cycles simulated: 602255  inst.: 12092702 (ipc=15.5) sim_rate=31328 (inst/sec) elapsed = 0:0:06:26 / Wed May  1 12:50:32 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (263149,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(263150,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (263817,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(263818,339255)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(180,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 604255  inst.: 12124314 (ipc=15.5) sim_rate=31328 (inst/sec) elapsed = 0:0:06:27 / Wed May  1 12:50:33 2019
GPGPU-Sim uArch: cycles simulated: 606255  inst.: 12151347 (ipc=15.5) sim_rate=31317 (inst/sec) elapsed = 0:0:06:28 / Wed May  1 12:50:34 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (267609,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(267610,339255)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (268734,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(268735,339255)
GPGPU-Sim uArch: cycles simulated: 608255  inst.: 12177458 (ipc=15.5) sim_rate=31304 (inst/sec) elapsed = 0:0:06:29 / Wed May  1 12:50:35 2019
GPGPU-Sim uArch: cycles simulated: 609755  inst.: 12200441 (ipc=15.5) sim_rate=31283 (inst/sec) elapsed = 0:0:06:30 / Wed May  1 12:50:36 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(130,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 610755  inst.: 12213454 (ipc=15.5) sim_rate=31236 (inst/sec) elapsed = 0:0:06:31 / Wed May  1 12:50:37 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (271910,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(271911,339255)
GPGPU-Sim uArch: cycles simulated: 611755  inst.: 12224902 (ipc=15.5) sim_rate=31185 (inst/sec) elapsed = 0:0:06:32 / Wed May  1 12:50:38 2019
GPGPU-Sim uArch: cycles simulated: 612755  inst.: 12238104 (ipc=15.5) sim_rate=31140 (inst/sec) elapsed = 0:0:06:33 / Wed May  1 12:50:39 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (273607,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(273608,339255)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (274213,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(274214,339255)
GPGPU-Sim uArch: cycles simulated: 613755  inst.: 12256198 (ipc=15.5) sim_rate=31107 (inst/sec) elapsed = 0:0:06:34 / Wed May  1 12:50:40 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (276442,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(276443,339255)
GPGPU-Sim uArch: cycles simulated: 615755  inst.: 12286353 (ipc=15.5) sim_rate=31104 (inst/sec) elapsed = 0:0:06:35 / Wed May  1 12:50:41 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (276629,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(276630,339255)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(128,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (277278,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(277279,339255)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (278029,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(278030,339255)
GPGPU-Sim uArch: cycles simulated: 617755  inst.: 12316657 (ipc=15.5) sim_rate=31102 (inst/sec) elapsed = 0:0:06:36 / Wed May  1 12:50:42 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (278999,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(279000,339255)
GPGPU-Sim uArch: cycles simulated: 619755  inst.: 12342794 (ipc=15.5) sim_rate=31090 (inst/sec) elapsed = 0:0:06:37 / Wed May  1 12:50:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (281162,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(281163,339255)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (281567,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(281568,339255)
GPGPU-Sim uArch: cycles simulated: 621755  inst.: 12368512 (ipc=15.4) sim_rate=31076 (inst/sec) elapsed = 0:0:06:38 / Wed May  1 12:50:44 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (282679,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(282680,339255)
GPGPU-Sim uArch: cycles simulated: 623255  inst.: 12385823 (ipc=15.4) sim_rate=31042 (inst/sec) elapsed = 0:0:06:39 / Wed May  1 12:50:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (284067,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(284068,339255)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (284297,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(284298,339255)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(132,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 624255  inst.: 12398629 (ipc=15.4) sim_rate=30996 (inst/sec) elapsed = 0:0:06:40 / Wed May  1 12:50:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (285598,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(285599,339255)
GPGPU-Sim uArch: cycles simulated: 625255  inst.: 12412025 (ipc=15.4) sim_rate=30952 (inst/sec) elapsed = 0:0:06:41 / Wed May  1 12:50:47 2019
GPGPU-Sim uArch: cycles simulated: 625755  inst.: 12418313 (ipc=15.4) sim_rate=30891 (inst/sec) elapsed = 0:0:06:42 / Wed May  1 12:50:48 2019
GPGPU-Sim uArch: cycles simulated: 627755  inst.: 12445691 (ipc=15.4) sim_rate=30882 (inst/sec) elapsed = 0:0:06:43 / Wed May  1 12:50:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (289219,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(289220,339255)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (289710,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(289711,339255)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (290124,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(290125,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (290165,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(290166,339255)
GPGPU-Sim uArch: cycles simulated: 629755  inst.: 12470484 (ipc=15.4) sim_rate=30867 (inst/sec) elapsed = 0:0:06:44 / Wed May  1 12:50:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (290501,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(290502,339255)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(173,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 631755  inst.: 12502672 (ipc=15.4) sim_rate=30870 (inst/sec) elapsed = 0:0:06:45 / Wed May  1 12:50:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (293791,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(293792,339255)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (293891,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(293892,339255)
GPGPU-Sim uArch: cycles simulated: 633255  inst.: 12522646 (ipc=15.4) sim_rate=30843 (inst/sec) elapsed = 0:0:06:46 / Wed May  1 12:50:52 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (294696,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(294697,339255)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (295359,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(295360,339255)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (295445,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(295446,339255)
GPGPU-Sim uArch: cycles simulated: 635255  inst.: 12552011 (ipc=15.4) sim_rate=30840 (inst/sec) elapsed = 0:0:06:47 / Wed May  1 12:50:53 2019
GPGPU-Sim uArch: cycles simulated: 636255  inst.: 12567656 (ipc=15.4) sim_rate=30803 (inst/sec) elapsed = 0:0:06:48 / Wed May  1 12:50:54 2019
GPGPU-Sim uArch: cycles simulated: 637255  inst.: 12576824 (ipc=15.3) sim_rate=30750 (inst/sec) elapsed = 0:0:06:49 / Wed May  1 12:50:55 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(133,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 638255  inst.: 12586983 (ipc=15.3) sim_rate=30699 (inst/sec) elapsed = 0:0:06:50 / Wed May  1 12:50:56 2019
GPGPU-Sim uArch: cycles simulated: 638755  inst.: 12592090 (ipc=15.3) sim_rate=30637 (inst/sec) elapsed = 0:0:06:51 / Wed May  1 12:50:57 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (299591,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(299592,339255)
GPGPU-Sim uArch: cycles simulated: 640755  inst.: 12612739 (ipc=15.3) sim_rate=30613 (inst/sec) elapsed = 0:0:06:52 / Wed May  1 12:50:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (303499,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(303500,339255)
GPGPU-Sim uArch: cycles simulated: 642755  inst.: 12635250 (ipc=15.2) sim_rate=30593 (inst/sec) elapsed = 0:0:06:53 / Wed May  1 12:50:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (304708,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(304709,339255)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (305454,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(305455,339255)
GPGPU-Sim uArch: cycles simulated: 644755  inst.: 12658723 (ipc=15.2) sim_rate=30576 (inst/sec) elapsed = 0:0:06:54 / Wed May  1 12:51:00 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (307064,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(307065,339255)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(204,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 647255  inst.: 12691829 (ipc=15.2) sim_rate=30582 (inst/sec) elapsed = 0:0:06:55 / Wed May  1 12:51:01 2019
GPGPU-Sim uArch: cycles simulated: 648755  inst.: 12711305 (ipc=15.2) sim_rate=30556 (inst/sec) elapsed = 0:0:06:56 / Wed May  1 12:51:02 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (309684,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(309685,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (310435,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(310436,339255)
GPGPU-Sim uArch: cycles simulated: 649755  inst.: 12722967 (ipc=15.2) sim_rate=30510 (inst/sec) elapsed = 0:0:06:57 / Wed May  1 12:51:03 2019
GPGPU-Sim uArch: cycles simulated: 650755  inst.: 12736711 (ipc=15.2) sim_rate=30470 (inst/sec) elapsed = 0:0:06:58 / Wed May  1 12:51:04 2019
GPGPU-Sim uArch: cycles simulated: 651755  inst.: 12750408 (ipc=15.2) sim_rate=30430 (inst/sec) elapsed = 0:0:06:59 / Wed May  1 12:51:05 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (312681,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(312682,339255)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (313807,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(313808,339255)
GPGPU-Sim uArch: cycles simulated: 653755  inst.: 12774389 (ipc=15.2) sim_rate=30415 (inst/sec) elapsed = 0:0:07:00 / Wed May  1 12:51:06 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(195,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (314862,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(314863,339255)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (315069,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(315070,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (315671,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(315672,339255)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (316215,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(316216,339255)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (316474,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(316475,339255)
GPGPU-Sim uArch: cycles simulated: 655755  inst.: 12807999 (ipc=15.2) sim_rate=30422 (inst/sec) elapsed = 0:0:07:01 / Wed May  1 12:51:07 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (317547,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(317548,339255)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (318121,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(318122,339255)
GPGPU-Sim uArch: cycles simulated: 657755  inst.: 12841332 (ipc=15.2) sim_rate=30429 (inst/sec) elapsed = 0:0:07:02 / Wed May  1 12:51:08 2019
GPGPU-Sim uArch: cycles simulated: 659755  inst.: 12865750 (ipc=15.2) sim_rate=30415 (inst/sec) elapsed = 0:0:07:03 / Wed May  1 12:51:09 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(183,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (320662,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(320663,339255)
GPGPU-Sim uArch: cycles simulated: 660755  inst.: 12884097 (ipc=15.2) sim_rate=30387 (inst/sec) elapsed = 0:0:07:04 / Wed May  1 12:51:10 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (321848,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(321849,339255)
GPGPU-Sim uArch: cycles simulated: 661755  inst.: 12898916 (ipc=15.2) sim_rate=30350 (inst/sec) elapsed = 0:0:07:05 / Wed May  1 12:51:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (322682,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(322683,339255)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (322739,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(322740,339255)
GPGPU-Sim uArch: cycles simulated: 662255  inst.: 12908425 (ipc=15.2) sim_rate=30301 (inst/sec) elapsed = 0:0:07:06 / Wed May  1 12:51:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (323065,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(323066,339255)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (323236,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(323237,339255)
GPGPU-Sim uArch: cycles simulated: 663255  inst.: 12928567 (ipc=15.2) sim_rate=30277 (inst/sec) elapsed = 0:0:07:07 / Wed May  1 12:51:13 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (324829,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(324830,339255)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (325275,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(325276,339255)
GPGPU-Sim uArch: cycles simulated: 665255  inst.: 12957184 (ipc=15.2) sim_rate=30273 (inst/sec) elapsed = 0:0:07:08 / Wed May  1 12:51:14 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(199,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (327620,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(327621,339255)
GPGPU-Sim uArch: cycles simulated: 667255  inst.: 12984309 (ipc=15.2) sim_rate=30266 (inst/sec) elapsed = 0:0:07:09 / Wed May  1 12:51:15 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (329373,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(329374,339255)
GPGPU-Sim uArch: cycles simulated: 668755  inst.: 13004993 (ipc=15.2) sim_rate=30244 (inst/sec) elapsed = 0:0:07:10 / Wed May  1 12:51:16 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (329597,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(329598,339255)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (330628,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(330629,339255)
GPGPU-Sim uArch: cycles simulated: 670755  inst.: 13035398 (ipc=15.2) sim_rate=30244 (inst/sec) elapsed = 0:0:07:11 / Wed May  1 12:51:17 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (332166,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(332167,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (332543,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(332544,339255)
GPGPU-Sim uArch: cycles simulated: 672255  inst.: 13059925 (ipc=15.2) sim_rate=30231 (inst/sec) elapsed = 0:0:07:12 / Wed May  1 12:51:18 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(224,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 673255  inst.: 13076415 (ipc=15.2) sim_rate=30199 (inst/sec) elapsed = 0:0:07:13 / Wed May  1 12:51:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (334247,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(334248,339255)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (334362,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(334363,339255)
GPGPU-Sim uArch: cycles simulated: 674255  inst.: 13093586 (ipc=15.2) sim_rate=30169 (inst/sec) elapsed = 0:0:07:14 / Wed May  1 12:51:20 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (335580,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(335581,339255)
GPGPU-Sim uArch: cycles simulated: 675255  inst.: 13111314 (ipc=15.2) sim_rate=30140 (inst/sec) elapsed = 0:0:07:15 / Wed May  1 12:51:21 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (336318,339255), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(336319,339255)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (336492,339255), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(336493,339255)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (336583,339255), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(336584,339255)
GPGPU-Sim uArch: cycles simulated: 676755  inst.: 13139741 (ipc=15.2) sim_rate=30137 (inst/sec) elapsed = 0:0:07:16 / Wed May  1 12:51:22 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(227,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (338733,339255), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(338734,339255)
GPGPU-Sim uArch: cycles simulated: 678255  inst.: 13163589 (ipc=15.2) sim_rate=30122 (inst/sec) elapsed = 0:0:07:17 / Wed May  1 12:51:23 2019
GPGPU-Sim uArch: cycles simulated: 680255  inst.: 13191369 (ipc=15.2) sim_rate=30117 (inst/sec) elapsed = 0:0:07:18 / Wed May  1 12:51:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (341291,339255), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(341292,339255)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (342224,339255), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(342225,339255)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (342826,339255), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(342827,339255)
GPGPU-Sim uArch: cycles simulated: 682255  inst.: 13218267 (ipc=15.2) sim_rate=30109 (inst/sec) elapsed = 0:0:07:19 / Wed May  1 12:51:25 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (343526,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(343527,339255)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (343642,339255), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(343643,339255)
GPGPU-Sim uArch: cycles simulated: 683755  inst.: 13242499 (ipc=15.2) sim_rate=30096 (inst/sec) elapsed = 0:0:07:20 / Wed May  1 12:51:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (344669,339255), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(344670,339255)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (344947,339255), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(344948,339255)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(183,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 684755  inst.: 13257947 (ipc=15.2) sim_rate=30063 (inst/sec) elapsed = 0:0:07:21 / Wed May  1 12:51:27 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (346282,339255), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(346283,339255)
GPGPU-Sim uArch: cycles simulated: 685755  inst.: 13272623 (ipc=15.2) sim_rate=30028 (inst/sec) elapsed = 0:0:07:22 / Wed May  1 12:51:28 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (347320,339255), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(347321,339255)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (347331,339255), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(347332,339255)
GPGPU-Sim uArch: cycles simulated: 686755  inst.: 13287907 (ipc=15.2) sim_rate=29995 (inst/sec) elapsed = 0:0:07:23 / Wed May  1 12:51:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (348338,339255), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(348339,339255)
GPGPU-Sim uArch: cycles simulated: 688255  inst.: 13312477 (ipc=15.2) sim_rate=29983 (inst/sec) elapsed = 0:0:07:24 / Wed May  1 12:51:30 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (349043,339255), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(349044,339255)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (349424,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (350078,339255), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 690255  inst.: 13341190 (ipc=15.2) sim_rate=29980 (inst/sec) elapsed = 0:0:07:25 / Wed May  1 12:51:31 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (351247,339255), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(204,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (352122,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (352496,339255), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 692255  inst.: 13367446 (ipc=15.2) sim_rate=29971 (inst/sec) elapsed = 0:0:07:26 / Wed May  1 12:51:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (353461,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (353997,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (354023,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (354524,339255), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694255  inst.: 13397100 (ipc=15.2) sim_rate=29971 (inst/sec) elapsed = 0:0:07:27 / Wed May  1 12:51:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (356058,339255), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 695755  inst.: 13414692 (ipc=15.2) sim_rate=29943 (inst/sec) elapsed = 0:0:07:28 / Wed May  1 12:51:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (356947,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (356977,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (357485,339255), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 696755  inst.: 13425695 (ipc=15.2) sim_rate=29901 (inst/sec) elapsed = 0:0:07:29 / Wed May  1 12:51:35 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (357635,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (358329,339255), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697755  inst.: 13436900 (ipc=15.1) sim_rate=29859 (inst/sec) elapsed = 0:0:07:30 / Wed May  1 12:51:36 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(214,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359103,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (359274,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (359435,339255), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 698755  inst.: 13451687 (ipc=15.1) sim_rate=29826 (inst/sec) elapsed = 0:0:07:31 / Wed May  1 12:51:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359696,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (360367,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (360771,339255), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 700755  inst.: 13472012 (ipc=15.1) sim_rate=29805 (inst/sec) elapsed = 0:0:07:32 / Wed May  1 12:51:38 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363087,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (363724,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (363754,339255), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 703255  inst.: 13499615 (ipc=15.1) sim_rate=29800 (inst/sec) elapsed = 0:0:07:33 / Wed May  1 12:51:39 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (364302,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (364339,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (364413,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (364862,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (365136,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (365174,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (365261,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (365435,339255), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (365674,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (365689,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (365995,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (366072,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (366197,339255), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 705755  inst.: 13524145 (ipc=15.1) sim_rate=29788 (inst/sec) elapsed = 0:0:07:34 / Wed May  1 12:51:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (366721,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (366835,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (366895,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (367481,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (367688,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (367755,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (367763,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (367996,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (368297,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368317,339255), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(244,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (368359,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (368599,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (368604,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (368633,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (368755,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (368824,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (368996,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (369063,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (369309,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (369376,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (369402,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (369493,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 708755  inst.: 13551310 (ipc=15.0) sim_rate=29783 (inst/sec) elapsed = 0:0:07:35 / Wed May  1 12:51:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (369520,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (369599,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (369877,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (369898,339255), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (370001,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (370164,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (370192,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (370224,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (370351,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (370487,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (370494,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (370811,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (371011,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (371192,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (371230,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (371413,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (371880,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (371979,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (372099,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (372112,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (372207,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (372248,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (372438,339255), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (372529,339255), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (372669,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (372694,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (373006,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (373107,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (373228,339255), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (373399,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (373656,339255), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 373657
gpu_sim_insn = 5560212
gpu_ipc =      14.8805
gpu_tot_sim_cycle = 712912
gpu_tot_sim_insn = 13567729
gpu_tot_ipc =      19.0314
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1555197
gpu_stall_icnt2sh    = 4229090
gpu_total_sim_rate=29819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 791937
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 77200, Miss = 65369, Miss_rate = 0.847, Pending_hits = 4476, Reservation_fails = 572714
	L1D_cache_core[1]: Access = 78463, Miss = 66093, Miss_rate = 0.842, Pending_hits = 4504, Reservation_fails = 570309
	L1D_cache_core[2]: Access = 77949, Miss = 65723, Miss_rate = 0.843, Pending_hits = 4551, Reservation_fails = 566057
	L1D_cache_core[3]: Access = 78826, Miss = 66731, Miss_rate = 0.847, Pending_hits = 4563, Reservation_fails = 579156
	L1D_cache_core[4]: Access = 75015, Miss = 63824, Miss_rate = 0.851, Pending_hits = 4364, Reservation_fails = 562062
	L1D_cache_core[5]: Access = 75840, Miss = 64222, Miss_rate = 0.847, Pending_hits = 4432, Reservation_fails = 564233
	L1D_cache_core[6]: Access = 73953, Miss = 62556, Miss_rate = 0.846, Pending_hits = 4362, Reservation_fails = 551184
	L1D_cache_core[7]: Access = 75782, Miss = 64028, Miss_rate = 0.845, Pending_hits = 4390, Reservation_fails = 551173
	L1D_cache_core[8]: Access = 78160, Miss = 66203, Miss_rate = 0.847, Pending_hits = 4507, Reservation_fails = 574895
	L1D_cache_core[9]: Access = 76660, Miss = 65045, Miss_rate = 0.848, Pending_hits = 4429, Reservation_fails = 570945
	L1D_cache_core[10]: Access = 78894, Miss = 66909, Miss_rate = 0.848, Pending_hits = 4480, Reservation_fails = 574257
	L1D_cache_core[11]: Access = 79399, Miss = 67151, Miss_rate = 0.846, Pending_hits = 4670, Reservation_fails = 581137
	L1D_cache_core[12]: Access = 75951, Miss = 64392, Miss_rate = 0.848, Pending_hits = 4425, Reservation_fails = 560324
	L1D_cache_core[13]: Access = 79434, Miss = 67163, Miss_rate = 0.846, Pending_hits = 4563, Reservation_fails = 578154
	L1D_cache_core[14]: Access = 79557, Miss = 67574, Miss_rate = 0.849, Pending_hits = 4616, Reservation_fails = 579813
	L1D_total_cache_accesses = 1161083
	L1D_total_cache_misses = 982983
	L1D_total_cache_miss_rate = 0.8466
	L1D_total_cache_pending_hits = 67332
	L1D_total_cache_reservation_fails = 8536413
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 117626
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 577795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6309720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117146
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2226693
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790936
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2937, 1869, 2284, 2319, 2285, 2178, 2184, 2292, 2301, 2073, 2387, 2320, 1655, 2321, 1864, 1902, 2232, 2164, 2109, 2126, 2316, 2376, 2098, 2095, 2206, 1935, 2036, 1734, 2324, 1800, 2184, 2106, 1910, 2090, 2329, 1741, 2008, 2424, 2248, 2046, 1239, 1892, 1594, 1476, 1575, 1199, 1639, 1313, 
gpgpu_n_tot_thrd_icount = 46890976
gpgpu_n_tot_w_icount = 1465343
gpgpu_n_stall_shd_mem = 9338237
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 577795
gpgpu_n_mem_write_global = 407750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819060
gpgpu_n_store_insn = 663630
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332342
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9334826
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15527552	W0_Idle:773223	W0_Scoreboard:2831826	W1:351746	W2:166210	W3:108754	W4:78299	W5:61032	W6:53414	W7:48300	W8:45090	W9:39259	W10:37686	W11:33466	W12:31890	W13:26248	W14:22739	W15:19521	W16:17921	W17:13025	W18:14006	W19:12655	W20:11537	W21:13437	W22:13092	W23:13896	W24:13891	W25:11617	W26:9507	W27:6376	W28:3770	W29:1950	W30:544	W31:145	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4622360 {8:577795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16330288 {40:407484,72:82,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78580120 {136:577795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3262000 {8:407750,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1281 
averagemflatency = 414 
max_icnt2mem_latency = 903 
max_icnt2sh_latency = 712265 
mrq_lat_table:248178 	11944 	13223 	31433 	63222 	47488 	22733 	4959 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	139428 	606873 	238970 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82877 	33160 	85293 	334605 	219402 	226771 	3512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	45603 	270330 	246265 	15536 	76 	0 	0 	2 	9 	35 	912 	9255 	18656 	45087 	100515 	167965 	65314 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	1346 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       263       163       157       104       143        95        85       132       153       108        23        34        70        44        62        42 
dram[1]:       180       103       253       162       196        87       198       124       186        96        28        26        92        78        77        66 
dram[2]:        79        62       215       138       239       246       113       187        72        60        25        25        40        45        51        39 
dram[3]:        76       107       123       168        79        81       151       130       149        55        24        43       120        86        30        24 
dram[4]:        81        51       220       143       127       151        94        63        70        48        22        22        54        98        38        26 
dram[5]:       118        48       188       168        59        49       142       105       142       101        23        27       112       116        57        85 
maximum service time to same row:
dram[0]:     31756     20006     20629     19347     21771     14113     11810     16960     25402     19074      4741     12258     20341     14991     37641     19173 
dram[1]:     21721     18707     35997     20815     35687     19073     23079     14278     27509     23207      8524      6055     23167     20390     25639     19790 
dram[2]:      8613     11650     38490     32056     26331     14645     20437     18431     14631     10521      4018      6689     12081     18747     18911     16372 
dram[3]:     16132      8566     29784     31042     14331     20203     23169     18529     21220     10837      3997      6033     10348     19536     10155     12941 
dram[4]:     25441      9689     30615     24736     16141     22857     20315     17390     18722     11532      4894      5769     13567     23841     22550     19060 
dram[5]:     36153     15171     26288     29867     15972      9416     18785     18632     23857     16794      3464      3415     18727     14961     45849     63116 
average row accesses per activate:
dram[0]:  3.547030  3.338722  3.687853  3.736179  3.766340  3.672222  3.437500  3.567339  3.566081  3.594096  2.656354  2.767533  2.994859  2.953771  2.360882  2.326779 
dram[1]:  3.807626  3.768526  3.859914  3.682218  3.361616  3.459184  3.356482  3.358108  3.471528  3.486598  2.640551  2.767287  3.259228  3.254163  2.388021  2.382716 
dram[2]:  3.527778  3.386770  4.172662  3.980723  3.820847  3.688976  3.688215  3.692053  3.400000  3.289525  2.498425  2.564857  2.930197  2.919381  2.585498  2.607801 
dram[3]:  3.492099  3.470632  3.762857  3.741667  3.536953  3.582067  3.619658  3.522054  3.413889  3.418844  2.608156  2.686330  3.080740  3.129928  2.419492  2.245528 
dram[4]:  3.890200  3.958791  3.798535  3.766642  3.542660  3.609869  3.372410  3.644011  3.405348  3.420789  2.646979  2.625124  3.095073  3.247159  2.452745  2.465932 
dram[5]:  3.408657  3.560246  3.762069  3.821001  3.808167  3.523742  3.663776  3.824206  3.439667  3.322342  2.633333  2.552849  2.956487  2.887255  2.587817  2.575385 
average row locality = 443485/136456 = 3.250022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2615      2693      3196      3196      2677      2722      3502      3361      2822      2942      3076      3107      2156      2263      2436      2353 
dram[1]:      2666      2717      3227      3286      3054      3097      3642      3712      3055      3110      3093      3182      2383      2296      2618      2565 
dram[2]:      2615      2670      3139      2965      2754      2751      3334      3386      3080      3109      3130      3150      2392      2286      2260      2286 
dram[3]:      2847      2830      3098      3180      2798      2820      3636      3556      3016      3025      3311      3140      2276      2250      2727      2629 
dram[4]:      2548      2550      3075      2976      2695      2772      3500      3307      2943      2922      3216      2956      2190      2124      2578      2329 
dram[5]:      2834      2832      3303      3299      2945      3017      3398      3476      3008      3016      3124      3047      2311      2262      2417      2371 
total reads: 276607
bank skew: 3712/2124 = 1.75
chip skew: 47703/44681 = 1.07
number of total write accesses:
dram[0]:      1684      1644      2026      2143      1933      1905      2163      2122      1846      1928      2505      2536      1339      1379       135       132 
dram[1]:      1728      1809      2146      2160      1938      1988      2158      2252      1944      1963      2468      2621      1502      1417       133       137 
dram[2]:      1703      1682      2081      1991      1938      1934      2143      2189      1986      1947      2424      2426      1470      1299       129       121 
dram[3]:      1794      1838      2170      2208      1892      1894      2293      2273      1900      1946      2573      2598      1387      1243       128       133 
dram[4]:      1739      1773      2110      2060      1914      1910      2196      2108      1896      1850      2610      2331      1391      1305       147       132 
dram[5]:      1812      1807      2152      2123      1998      1955      2094      2180      1952      1921      2485      2508      1358      1272       132       140 
total reads: 166878
bank skew: 2621/121 = 21.66
chip skew: 28364/27420 = 1.03
average mf latency per bank:
dram[0]:        505       513       481       474       534       546       480       486       510       511       759       782      1732      1721      3217      3373
dram[1]:        498       510       472       488       526       535       481       485       509       507       763       772      1592      1728      3078      3239
dram[2]:        510       511       476       497       542       546       491       491       497       518       775       823      1617      1806      3448      3533
dram[3]:        488       469       472       464       529       515       465       461       502       483       737       751      1681      1773      2916      3002
dram[4]:        658       515       611       493       722       544       629       495       673       508      4349       849      2365      1871      4223      3431
dram[5]:        482       495       460       476       501       518       471       483       479       506       796       824      1659      1836      3210      3377
maximum mf latency per bank:
dram[0]:       1050      1027      1005      1027      1249       991       950      1032      1026      1025      1082      1075      1016       978       919      1039
dram[1]:        982      1088       992      1207      1025      1033      1080      1049       971      1259      1024      1028       982      1093       973      1155
dram[2]:       1044       932      1081       980      1033      1043      1212      1095      1006      1137      1021      1053       989      1244       926      1188
dram[3]:       1072      1040      1077      1037       956      1037      1001      1038      1069      1098      1143      1069       986       982      1001       989
dram[4]:       1201       962      1207      1028      1166      1058      1265      1107      1281       979      1245      1140      1247       991      1136       940
dram[5]:        990       980      1022      1038      1136      1019       930       953       964       965      1101      1008      1021      1070       993       932

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941039 n_nop=768995 n_act=22386 n_pre=22370 n_req=72537 n_rd=90234 n_write=37054 bw_util=0.2705
n_activity=652760 dram_eff=0.39
bk0: 5230a 835720i bk1: 5386a 836147i bk2: 6392a 812472i bk3: 6392a 806657i bk4: 5354a 823399i bk5: 5444a 823194i bk6: 7004a 796660i bk7: 6722a 796434i bk8: 5644a 829035i bk9: 5884a 821233i bk10: 6152a 789108i bk11: 6214a 788668i bk12: 4312a 846533i bk13: 4526a 842312i bk14: 4872a 876206i bk15: 4706a 877503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941039 n_nop=760456 n_act=23402 n_pre=23386 n_req=76067 n_rd=95406 n_write=38389 bw_util=0.2844
n_activity=661123 dram_eff=0.4048
bk0: 5332a 832128i bk1: 5434a 828531i bk2: 6454a 808527i bk3: 6572a 804043i bk4: 6108a 811043i bk5: 6194a 805341i bk6: 7284a 788979i bk7: 7424a 783219i bk8: 6110a 814824i bk9: 6220a 812544i bk10: 6186a 786459i bk11: 6364a 779421i bk12: 4766a 836051i bk13: 4592a 840797i bk14: 5236a 872349i bk15: 5130a 874203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.72296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941039 n_nop=768661 n_act=22315 n_pre=22299 n_req=72770 n_rd=90614 n_write=37150 bw_util=0.2715
n_activity=650118 dram_eff=0.393
bk0: 5230a 835342i bk1: 5340a 831209i bk2: 6278a 815985i bk3: 5930a 816648i bk4: 5508a 820960i bk5: 5502a 818535i bk6: 6668a 799528i bk7: 6772a 794922i bk8: 6160a 817863i bk9: 6218a 815616i bk10: 6260a 784950i bk11: 6300a 783049i bk12: 4784a 834499i bk13: 4572a 843149i bk14: 4520a 883362i bk15: 4572a 882874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.6226
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941039 n_nop=761613 n_act=23450 n_pre=23434 n_req=75409 n_rd=94278 n_write=38264 bw_util=0.2817
n_activity=665104 dram_eff=0.3986
bk0: 5694a 826453i bk1: 5660a 823564i bk2: 6196a 808166i bk3: 6360a 801561i bk4: 5596a 820872i bk5: 5640a 819108i bk6: 7272a 789030i bk7: 7112a 788118i bk8: 6032a 819399i bk9: 6050a 815126i bk10: 6622a 778658i bk11: 6280a 779347i bk12: 4552a 840900i bk13: 4500a 848867i bk14: 5454a 871494i bk15: 5258a 870848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941039 n_nop=770409 n_act=22022 n_pre=22006 n_req=72153 n_rd=89362 n_write=37240 bw_util=0.2691
n_activity=679893 dram_eff=0.3724
bk0: 5096a 845352i bk1: 5100a 839895i bk2: 6150a 821573i bk3: 5952a 819739i bk4: 5390a 828348i bk5: 5544a 822941i bk6: 7000a 801252i bk7: 6614a 806138i bk8: 5886a 828506i bk9: 5844a 827244i bk10: 6432a 791776i bk11: 5912a 800905i bk12: 4380a 848639i bk13: 4248a 853628i bk14: 5156a 877251i bk15: 4658a 881549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.36325
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=941039 n_nop=764278 n_act=22881 n_pre=22865 n_req=74549 n_rd=93320 n_write=37695 bw_util=0.2784
n_activity=667567 dram_eff=0.3925
bk0: 5668a 825504i bk1: 5664a 825535i bk2: 6606a 805553i bk3: 6598a 807117i bk4: 5890a 818313i bk5: 6034a 812801i bk6: 6796a 800435i bk7: 6952a 797508i bk8: 6016a 819230i bk9: 6032a 817297i bk10: 6248a 788671i bk11: 6094a 783290i bk12: 4622a 841324i bk13: 4524a 847274i bk14: 4834a 879413i bk15: 4742a 880100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.61016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78079, Miss = 22480, Miss_rate = 0.288, Pending_hits = 577, Reservation_fails = 781
L2_cache_bank[1]: Access = 78935, Miss = 22637, Miss_rate = 0.287, Pending_hits = 538, Reservation_fails = 794
L2_cache_bank[2]: Access = 78026, Miss = 23738, Miss_rate = 0.304, Pending_hits = 562, Reservation_fails = 298
L2_cache_bank[3]: Access = 79466, Miss = 23965, Miss_rate = 0.302, Pending_hits = 595, Reservation_fails = 361
L2_cache_bank[4]: Access = 78115, Miss = 22704, Miss_rate = 0.291, Pending_hits = 554, Reservation_fails = 552
L2_cache_bank[5]: Access = 79331, Miss = 22603, Miss_rate = 0.285, Pending_hits = 542, Reservation_fails = 1017
L2_cache_bank[6]: Access = 78565, Miss = 23709, Miss_rate = 0.302, Pending_hits = 523, Reservation_fails = 311
L2_cache_bank[7]: Access = 79018, Miss = 23430, Miss_rate = 0.297, Pending_hits = 566, Reservation_fails = 188
L2_cache_bank[8]: Access = 118022, Miss = 22745, Miss_rate = 0.193, Pending_hits = 527, Reservation_fails = 775
L2_cache_bank[9]: Access = 79343, Miss = 21936, Miss_rate = 0.276, Pending_hits = 554, Reservation_fails = 476
L2_cache_bank[10]: Access = 79012, Miss = 23340, Miss_rate = 0.295, Pending_hits = 575, Reservation_fails = 203
L2_cache_bank[11]: Access = 79708, Miss = 23320, Miss_rate = 0.293, Pending_hits = 563, Reservation_fails = 313
L2_total_cache_accesses = 985620
L2_total_cache_misses = 276607
L2_total_cache_miss_rate = 0.2806
L2_total_cache_pending_hits = 6676
L2_total_cache_reservation_fails = 6069
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 173078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3001
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 299696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2726
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.129

icnt_total_pkts_mem_to_simt=3297070
icnt_total_pkts_simt_to_mem=1394004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9809
	minimum = 6
	maximum = 790
Network latency average = 38.934
	minimum = 6
	maximum = 622
Slowest packet = 1048720
Flit latency average = 26.8966
	minimum = 6
	maximum = 621
Slowest flit = 2374570
Fragmentation average = 0.0893067
	minimum = 0
	maximum = 537
Injected packet rate average = 0.10456
	minimum = 0.0914555 (at node 9)
	maximum = 0.156079 (at node 23)
Accepted packet rate average = 0.10456
	minimum = 0.0914555 (at node 9)
	maximum = 0.156079 (at node 23)
Injected flit rate average = 0.260304
	minimum = 0.12284 (at node 9)
	maximum = 0.460701 (at node 23)
Accepted flit rate average= 0.260304
	minimum = 0.148909 (at node 17)
	maximum = 0.354119 (at node 1)
Injected packet length average = 2.48951
Accepted packet length average = 2.48951
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.0545 (6 samples)
	minimum = 6 (6 samples)
	maximum = 336.667 (6 samples)
Network latency average = 22.7136 (6 samples)
	minimum = 6 (6 samples)
	maximum = 263 (6 samples)
Flit latency average = 17.4983 (6 samples)
	minimum = 6 (6 samples)
	maximum = 260.667 (6 samples)
Fragmentation average = 0.0361294 (6 samples)
	minimum = 0 (6 samples)
	maximum = 184.167 (6 samples)
Injected packet rate average = 0.0533358 (6 samples)
	minimum = 0.0396733 (6 samples)
	maximum = 0.108973 (6 samples)
Accepted packet rate average = 0.0533358 (6 samples)
	minimum = 0.0396733 (6 samples)
	maximum = 0.108973 (6 samples)
Injected flit rate average = 0.12367 (6 samples)
	minimum = 0.0566207 (6 samples)
	maximum = 0.241902 (6 samples)
Accepted flit rate average = 0.12367 (6 samples)
	minimum = 0.0747808 (6 samples)
	maximum = 0.214945 (6 samples)
Injected packet size average = 2.31869 (6 samples)
Accepted packet size average = 2.31869 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 35 sec (455 sec)
gpgpu_simulation_rate = 29819 (inst/sec)
gpgpu_simulation_rate = 1566 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,712912)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,712912)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,712912)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,712912)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,712912)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,712912)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,712912)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(62,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(12,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(88,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 713412  inst.: 13870913 (ipc=606.4) sim_rate=30352 (inst/sec) elapsed = 0:0:07:37 / Wed May  1 12:51:43 2019
GPGPU-Sim uArch: cycles simulated: 713912  inst.: 13890142 (ipc=322.4) sim_rate=30327 (inst/sec) elapsed = 0:0:07:38 / Wed May  1 12:51:44 2019
GPGPU-Sim uArch: cycles simulated: 714912  inst.: 13905339 (ipc=168.8) sim_rate=30294 (inst/sec) elapsed = 0:0:07:39 / Wed May  1 12:51:45 2019
GPGPU-Sim uArch: cycles simulated: 715412  inst.: 13909644 (ipc=136.8) sim_rate=30238 (inst/sec) elapsed = 0:0:07:40 / Wed May  1 12:51:46 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(12,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 716912  inst.: 13925624 (ipc=89.5) sim_rate=30207 (inst/sec) elapsed = 0:0:07:41 / Wed May  1 12:51:47 2019
GPGPU-Sim uArch: cycles simulated: 718912  inst.: 13947364 (ipc=63.3) sim_rate=30189 (inst/sec) elapsed = 0:0:07:42 / Wed May  1 12:51:48 2019
GPGPU-Sim uArch: cycles simulated: 720412  inst.: 13962586 (ipc=52.6) sim_rate=30156 (inst/sec) elapsed = 0:0:07:43 / Wed May  1 12:51:49 2019
GPGPU-Sim uArch: cycles simulated: 722412  inst.: 13984516 (ipc=43.9) sim_rate=30139 (inst/sec) elapsed = 0:0:07:44 / Wed May  1 12:51:50 2019
GPGPU-Sim uArch: cycles simulated: 723912  inst.: 14002220 (ipc=39.5) sim_rate=30112 (inst/sec) elapsed = 0:0:07:45 / Wed May  1 12:51:51 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(79,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 724412  inst.: 14008887 (ipc=38.4) sim_rate=30061 (inst/sec) elapsed = 0:0:07:46 / Wed May  1 12:51:52 2019
GPGPU-Sim uArch: cycles simulated: 725412  inst.: 14019957 (ipc=36.2) sim_rate=30021 (inst/sec) elapsed = 0:0:07:47 / Wed May  1 12:51:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13087,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13088,712912)
GPGPU-Sim uArch: cycles simulated: 726412  inst.: 14034746 (ipc=34.6) sim_rate=29988 (inst/sec) elapsed = 0:0:07:48 / Wed May  1 12:51:54 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14939,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14940,712912)
GPGPU-Sim uArch: cycles simulated: 727912  inst.: 14056023 (ipc=32.6) sim_rate=29970 (inst/sec) elapsed = 0:0:07:49 / Wed May  1 12:51:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15413,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15414,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16032,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16033,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16067,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16068,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16546,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16547,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16579,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16580,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16786,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16787,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16948,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16949,712912)
GPGPU-Sim uArch: cycles simulated: 729912  inst.: 14092555 (ipc=30.9) sim_rate=29984 (inst/sec) elapsed = 0:0:07:50 / Wed May  1 12:51:56 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17223,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17224,712912)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(60,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17831,712912), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17832,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18346,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18347,712912)
GPGPU-Sim uArch: cycles simulated: 731412  inst.: 14123304 (ipc=30.0) sim_rate=29985 (inst/sec) elapsed = 0:0:07:51 / Wed May  1 12:51:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18674,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18675,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19088,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19089,712912)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19318,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19319,712912)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19476,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19477,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19617,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19618,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19676,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19677,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19925,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19926,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20457,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20458,712912)
GPGPU-Sim uArch: cycles simulated: 733412  inst.: 14166993 (ipc=29.2) sim_rate=30014 (inst/sec) elapsed = 0:0:07:52 / Wed May  1 12:51:58 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20748,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20749,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21189,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21190,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21263,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21264,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21305,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21306,712912)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(88,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22044,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22045,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22138,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22139,712912)
GPGPU-Sim uArch: cycles simulated: 735412  inst.: 14210024 (ipc=28.5) sim_rate=30042 (inst/sec) elapsed = 0:0:07:53 / Wed May  1 12:51:59 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23002,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23003,712912)
GPGPU-Sim uArch: cycles simulated: 736412  inst.: 14229827 (ipc=28.2) sim_rate=30020 (inst/sec) elapsed = 0:0:07:54 / Wed May  1 12:52:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24095,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24096,712912)
GPGPU-Sim uArch: cycles simulated: 737412  inst.: 14251760 (ipc=27.9) sim_rate=30003 (inst/sec) elapsed = 0:0:07:55 / Wed May  1 12:52:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24706,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24707,712912)
GPGPU-Sim uArch: cycles simulated: 738412  inst.: 14271455 (ipc=27.6) sim_rate=29982 (inst/sec) elapsed = 0:0:07:56 / Wed May  1 12:52:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25651,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25652,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25738,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25739,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25990,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(25991,712912)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26079,712912), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26080,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26185,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26186,712912)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(116,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26398,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26399,712912)
GPGPU-Sim uArch: cycles simulated: 739412  inst.: 14303521 (ipc=27.8) sim_rate=29986 (inst/sec) elapsed = 0:0:07:57 / Wed May  1 12:52:03 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26562,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26563,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26599,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(26600,712912)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26700,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(26701,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27385,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27386,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27416,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(27417,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27817,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27818,712912)
GPGPU-Sim uArch: cycles simulated: 740912  inst.: 14347675 (ipc=27.9) sim_rate=30016 (inst/sec) elapsed = 0:0:07:58 / Wed May  1 12:52:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28544,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(28545,712912)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28746,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28747,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (28878,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(28879,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29018,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(29019,712912)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29516,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29517,712912)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(135,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29595,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29596,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29978,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29979,712912)
GPGPU-Sim uArch: cycles simulated: 742912  inst.: 14400965 (ipc=27.8) sim_rate=30064 (inst/sec) elapsed = 0:0:07:59 / Wed May  1 12:52:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (30323,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(30324,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30347,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30348,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30421,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30422,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30578,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30579,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30610,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30611,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30812,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(30813,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31279,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31280,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31444,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(31445,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31474,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31475,712912)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31522,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31523,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31549,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31550,712912)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31648,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(31649,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31825,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31826,712912)
GPGPU-Sim uArch: cycles simulated: 744912  inst.: 14475014 (ipc=28.4) sim_rate=30156 (inst/sec) elapsed = 0:0:08:00 / Wed May  1 12:52:06 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32030,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32031,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32072,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32073,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32102,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32103,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32150,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32151,712912)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(154,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32284,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32285,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32344,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32345,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32346,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32347,712912)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32664,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32665,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33279,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(33280,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33394,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33395,712912)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33454,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33455,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33458,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33459,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33472,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33473,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (33554,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(33555,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33619,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33620,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33620,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33621,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33629,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33630,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33686,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33687,712912)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33781,712912), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33782,712912)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33896,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33897,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33939,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33940,712912)
GPGPU-Sim uArch: cycles simulated: 746912  inst.: 14565381 (ipc=29.3) sim_rate=30281 (inst/sec) elapsed = 0:0:08:01 / Wed May  1 12:52:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (34038,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(34039,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34069,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34070,712912)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(170,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34245,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34246,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34305,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34306,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34411,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34412,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34453,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34454,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34485,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34486,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (34558,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(34559,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34578,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34579,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34592,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34593,712912)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (34616,712912), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(34617,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34643,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34644,712912)
GPGPU-Sim uArch: cycles simulated: 747912  inst.: 14626740 (ipc=30.3) sim_rate=30345 (inst/sec) elapsed = 0:0:08:02 / Wed May  1 12:52:08 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35004,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35005,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35073,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35074,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35269,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35270,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35299,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35300,712912)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35340,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35341,712912)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35473,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35474,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35605,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(35606,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35750,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35751,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35815,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35816,712912)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(88,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35887,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35888,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35911,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35912,712912)
GPGPU-Sim uArch: cycles simulated: 748912  inst.: 14678636 (ipc=30.9) sim_rate=30390 (inst/sec) elapsed = 0:0:08:03 / Wed May  1 12:52:09 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36096,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36097,712912)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36150,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36151,712912)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36264,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36265,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36275,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36276,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (36293,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(36294,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36372,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36373,712912)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36410,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36411,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36527,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36528,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36542,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36543,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36625,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36626,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36706,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36707,712912)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36714,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36715,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36808,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(36809,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36876,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36877,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36887,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36888,712912)
GPGPU-Sim uArch: cycles simulated: 749912  inst.: 14745285 (ipc=31.8) sim_rate=30465 (inst/sec) elapsed = 0:0:08:04 / Wed May  1 12:52:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37063,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37064,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37081,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37082,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37092,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(37093,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37204,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37205,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37263,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37264,712912)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(214,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37317,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37318,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37418,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37419,712912)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37446,712912), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37447,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37454,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37455,712912)
GPGPU-Sim uArch: cycles simulated: 750412  inst.: 14780499 (ipc=32.3) sim_rate=30475 (inst/sec) elapsed = 0:0:08:05 / Wed May  1 12:52:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37562,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37563,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37571,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37572,712912)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37591,712912), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37592,712912)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37639,712912), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37640,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37758,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37759,712912)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (37759,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(37760,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37784,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37785,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37811,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37812,712912)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37827,712912), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37828,712912)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37830,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37831,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37865,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37866,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37883,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37884,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37893,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37894,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37900,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37901,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37907,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37908,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37931,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37932,712912)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37933,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37934,712912)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38072,712912), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38073,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38078,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38079,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38100,712912), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38101,712912)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38102,712912), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38103,712912)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(225,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38169,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38169,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38170,712912)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38170,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38202,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38203,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38225,712912), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38226,712912)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38250,712912), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38251,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38253,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38254,712912)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38296,712912), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38297,712912)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38308,712912), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38309,712912)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38328,712912), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38329,712912)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38406,712912), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38407,712912)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38440,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38440,712912), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38441,712912)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38441,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38478,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38479,712912)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38578,712912), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38579,712912)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38583,712912), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38584,712912)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38595,712912), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38596,712912)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38619,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38681,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38712,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38749,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38749,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38783,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38799,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38822,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38828,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38837,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38839,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38854,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38920,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38932,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38949,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38949,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38967,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38984,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38985,712912), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 751912  inst.: 14941276 (ipc=35.2) sim_rate=30743 (inst/sec) elapsed = 0:0:08:06 / Wed May  1 12:52:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39004,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39004,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39040,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39091,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39172,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39181,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39270,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39295,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39296,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39381,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39382,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39392,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39394,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39503,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39513,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39524,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39664,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39688,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39698,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39724,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39780,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39797,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39830,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39877,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39880,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39895,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39944,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39976,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39980,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40011,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40015,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40032,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40069,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40104,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40116,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40123,712912), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40159,712912), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40239,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40242,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40246,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40256,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40288,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40289,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40309,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40312,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40339,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40365,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40365,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40460,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(243,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40513,712912), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40550,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40556,712912), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40593,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40624,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40625,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40659,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40765,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40845,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40862,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40874,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40895,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40910,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40932,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40935,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41010,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41030,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41103,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41115,712912), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41212,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41628,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41914,712912), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41915
gpu_sim_insn = 1389542
gpu_ipc =      33.1514
gpu_tot_sim_cycle = 754827
gpu_tot_sim_insn = 14957271
gpu_tot_ipc =      19.8155
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1672127
gpu_stall_icnt2sh    = 4545051
gpu_total_sim_rate=30776

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900417
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81699, Miss = 68565, Miss_rate = 0.839, Pending_hits = 4677, Reservation_fails = 602105
	L1D_cache_core[1]: Access = 83142, Miss = 69502, Miss_rate = 0.836, Pending_hits = 4693, Reservation_fails = 600384
	L1D_cache_core[2]: Access = 82897, Miss = 69096, Miss_rate = 0.834, Pending_hits = 4771, Reservation_fails = 590503
	L1D_cache_core[3]: Access = 83486, Miss = 69981, Miss_rate = 0.838, Pending_hits = 4786, Reservation_fails = 604814
	L1D_cache_core[4]: Access = 79853, Miss = 67151, Miss_rate = 0.841, Pending_hits = 4605, Reservation_fails = 587622
	L1D_cache_core[5]: Access = 80645, Miss = 67588, Miss_rate = 0.838, Pending_hits = 4633, Reservation_fails = 592873
	L1D_cache_core[6]: Access = 78408, Miss = 65763, Miss_rate = 0.839, Pending_hits = 4565, Reservation_fails = 580041
	L1D_cache_core[7]: Access = 80404, Miss = 67382, Miss_rate = 0.838, Pending_hits = 4597, Reservation_fails = 579628
	L1D_cache_core[8]: Access = 82897, Miss = 69593, Miss_rate = 0.840, Pending_hits = 4705, Reservation_fails = 603176
	L1D_cache_core[9]: Access = 81209, Miss = 68300, Miss_rate = 0.841, Pending_hits = 4637, Reservation_fails = 598838
	L1D_cache_core[10]: Access = 83589, Miss = 70249, Miss_rate = 0.840, Pending_hits = 4704, Reservation_fails = 601193
	L1D_cache_core[11]: Access = 83898, Miss = 70495, Miss_rate = 0.840, Pending_hits = 4855, Reservation_fails = 611997
	L1D_cache_core[12]: Access = 80764, Miss = 67851, Miss_rate = 0.840, Pending_hits = 4628, Reservation_fails = 589279
	L1D_cache_core[13]: Access = 84314, Miss = 70540, Miss_rate = 0.837, Pending_hits = 4791, Reservation_fails = 603245
	L1D_cache_core[14]: Access = 83949, Miss = 70774, Miss_rate = 0.843, Pending_hits = 4805, Reservation_fails = 610032
	L1D_total_cache_accesses = 1231154
	L1D_total_cache_misses = 1032830
	L1D_total_cache_miss_rate = 0.8389
	L1D_total_cache_pending_hits = 70452
	L1D_total_cache_reservation_fails = 8955730
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 127300
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 623678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6723697
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126820
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2232033
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 899416
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3231, 2129, 2579, 2630, 2484, 2460, 2438, 2557, 2634, 2412, 2558, 2530, 1978, 2440, 2153, 2150, 2436, 2462, 2280, 2407, 2594, 2690, 2374, 2365, 2427, 2224, 2285, 1988, 2578, 2199, 2512, 2321, 2099, 2290, 2585, 2035, 2258, 2635, 2374, 2312, 1472, 2040, 1794, 1698, 1797, 1342, 1815, 1472, 
gpgpu_n_tot_thrd_icount = 52793280
gpgpu_n_tot_w_icount = 1649790
gpgpu_n_stall_shd_mem = 9795355
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 623678
gpgpu_n_mem_write_global = 412344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1964652
gpgpu_n_store_insn = 677986
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9791944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16227034	W0_Idle:783116	W0_Scoreboard:3165382	W1:415617	W2:193130	W3:125154	W4:89729	W5:71292	W6:60383	W7:53110	W8:48769	W9:41659	W10:39128	W11:34143	W12:32622	W13:26898	W14:23317	W15:19965	W16:18291	W17:13436	W18:14458	W19:13027	W20:11748	W21:13489	W22:13355	W23:14011	W24:13902	W25:11691	W26:9641	W27:6376	W28:3770	W29:1950	W30:544	W31:145	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4989424 {8:623678,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16514048 {40:412078,72:82,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84820208 {136:623678,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3298752 {8:412344,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1281 
averagemflatency = 412 
max_icnt2mem_latency = 903 
max_icnt2sh_latency = 752100 
mrq_lat_table:255866 	12438 	13514 	32064 	64284 	47938 	23011 	5088 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151582 	636351 	247808 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	101090 	36244 	89526 	343887 	229676 	232039 	3635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	47950 	296918 	262692 	16057 	76 	0 	0 	2 	9 	35 	912 	9255 	18656 	45087 	100515 	167965 	69908 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	1419 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       263       163       157       104       143        95        85       132       153       108        23        34        70        44        62        42 
dram[1]:       180       103       253       162       196        87       198       124       186        96        28        26        92        78        77        66 
dram[2]:        79        62       215       138       239       246       113       187        72        60        25        25        40        45        51        39 
dram[3]:        76       107       123       168        79        81       151       130       149        55        24        43       120        86        30        24 
dram[4]:        81        51       220       143       127       151        94        63        70        48        22        22        54        98        38        26 
dram[5]:       118        48       188       168        59        49       142       105       142       101        23        27       112       116        57        85 
maximum service time to same row:
dram[0]:     31756     20006     20629     19347     21771     14113     11810     16960     25402     19074      6560     12258     20341     14991     37641     19173 
dram[1]:     21721     18707     35997     20815     35687     19073     23079     14278     27509     23207      8524      6055     23167     20390     25639     19790 
dram[2]:      8613     11650     38490     32056     26331     14645     20437     18431     14631     10521      4018      6689     12081     18747     18911     16372 
dram[3]:     16132      8566     29784     31042     14331     20203     23169     18529     21220     10837      4357      6033     10348     19536     10155     12941 
dram[4]:     25441     10450     30615     24736     16141     22857     20315     17390     18722     12538      4894      5769     13567     23841     22550     19060 
dram[5]:     36153     15171     26288     29867     15972      9416     18785     18632     23857     16794      3925      4584     18727     14961     45849     63116 
average row accesses per activate:
dram[0]:  3.520867  3.330075  3.674914  3.707400  3.754386  3.642471  3.452808  3.574713  3.585660  3.597676  2.632634  2.743759  2.985124  2.954331  2.377309  2.354810 
dram[1]:  3.790364  3.758313  3.829847  3.681217  3.366048  3.461847  3.371428  3.364595  3.480137  3.496608  2.629511  2.734610  3.222848  3.249153  2.417369  2.389731 
dram[2]:  3.512311  3.385496  4.136223  3.944618  3.829445  3.666155  3.701264  3.702544  3.419868  3.298910  2.490017  2.566340  2.924542  2.930897  2.576410  2.601442 
dram[3]:  3.499264  3.455467  3.716839  3.719298  3.524408  3.565282  3.615108  3.530673  3.433586  3.428377  2.591238  2.690975  3.091057  3.121447  2.407948  2.241433 
dram[4]:  3.884071  3.954464  3.723270  3.754003  3.535041  3.598793  3.387040  3.680936  3.434540  3.439094  2.637440  2.635135  3.106187  3.210243  2.481707  2.497571 
dram[5]:  3.415827  3.570566  3.726908  3.794679  3.790226  3.514624  3.663392  3.810185  3.464972  3.329131  2.629663  2.552585  2.963224  2.871956  2.585533  2.603190 
average row locality = 454524/140141 = 3.243334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2695      2768      3293      3284      2757      2803      3613      3468      2903      3020      3223      3239      2260      2362      2559      2457 
dram[1]:      2751      2814      3320      3377      3129      3179      3740      3806      3135      3191      3236      3322      2491      2408      2725      2695 
dram[2]:      2703      2742      3235      3043      2816      2828      3416      3479      3171      3187      3261      3284      2512      2384      2372      2395 
dram[3]:      2946      2924      3207      3271      2866      2900      3730      3651      3087      3102      3459      3260      2400      2370      2836      2738 
dram[4]:      2638      2643      3190      3072      2773      2853      3602      3395      3034      3003      3346      3075      2317      2253      2693      2431 
dram[5]:      2926      2910      3395      3404      3034      3086      3498      3574      3092      3095      3247      3175      2416      2370      2505      2466 
total reads: 286109
bank skew: 3806/2253 = 1.69
chip skew: 49319/46318 = 1.06
number of total write accesses:
dram[0]:      1692      1661      2054      2177      1951      1914      2167      2130      1848      1934      2553      2586      1352      1390       144       138 
dram[1]:      1733      1820      2172      2189      1947      1993      2160      2257      1946      1963      2520      2675      1515      1426       142       144 
dram[2]:      1719      1693      2109      2014      1944      1949      2147      2197      1993      1956      2476      2480      1480      1306       140       131 
dram[3]:      1806      1848      2201      2241      1899      1906      2300      2277      1902      1948      2633      2644      1402      1254       133       140 
dram[4]:      1751      1786      2138      2086      1918      1919      2200      2108      1898      1853      2670      2385      1398      1320       156       139 
dram[5]:      1822      1821      2173      2159      2007      1961      2096      2187      1953      1922      2533      2553      1371      1286       140       145 
total reads: 168415
bank skew: 2675/131 = 20.42
chip skew: 28602/27691 = 1.03
average mf latency per bank:
dram[0]:        512       518       483       475       536       550       484       489       516       517       761       781      1764      1751      3293      3454
dram[1]:        511       517       475       489       530       539       484       487       516       512       763       772      1638      1759      3238      3326
dram[2]:        515       516       479       499       546       548       493       493       503       521       773       821      1647      1846      3529      3606
dram[3]:        494       474       475       469       534       521       467       464       506       487       734       753      1702      1819      3015      3122
dram[4]:        668       523       619       497       729       548       635       499       678       513      4289       847      2418      1910      4359      3553
dram[5]:        487       499       465       479       501       520       475       485       485       512       796       822      1684      1872      3310      3476
maximum mf latency per bank:
dram[0]:       1050      1027      1005      1027      1249       991       950      1032      1026      1025      1082      1075      1016       978       919      1039
dram[1]:       1058      1088       992      1207      1025      1033      1080      1049       971      1259      1024      1028       982      1093       973      1155
dram[2]:       1044       932      1081       980      1033      1043      1212      1095      1006      1137      1021      1053       989      1244       926      1188
dram[3]:       1072      1040      1077      1037       956      1037      1001      1038      1069      1098      1143      1069       986       982      1001       989
dram[4]:       1201       962      1207      1028      1166      1058      1265      1107      1281       979      1245      1140      1247       991      1136       940
dram[5]:        990       980      1022      1038      1136      1019       930       953       964       965      1101      1008      1021      1070       993       932

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996366 n_nop=819441 n_act=23031 n_pre=23015 n_req=74395 n_rd=93408 n_write=37471 bw_util=0.2627
n_activity=678983 dram_eff=0.3855
bk0: 5390a 888904i bk1: 5536a 889251i bk2: 6586a 864830i bk3: 6568a 858358i bk4: 5514a 876897i bk5: 5606a 876764i bk6: 7226a 850487i bk7: 6936a 850007i bk8: 5806a 883515i bk9: 6040a 875009i bk10: 6446a 840224i bk11: 6478a 840163i bk12: 4520a 899608i bk13: 4724a 895642i bk14: 5118a 928873i bk15: 4914a 930518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.48731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996366 n_nop=810938 n_act=24029 n_pre=24013 n_req=77921 n_rd=98638 n_write=38748 bw_util=0.2758
n_activity=689104 dram_eff=0.3987
bk0: 5502a 886077i bk1: 5628a 882102i bk2: 6640a 861625i bk3: 6754a 857136i bk4: 6258a 865294i bk5: 6358a 859435i bk6: 7480a 843123i bk7: 7612a 837131i bk8: 6270a 869260i bk9: 6382a 867055i bk10: 6472a 838186i bk11: 6644a 830704i bk12: 4982a 888974i bk13: 4816a 894200i bk14: 5450a 925826i bk15: 5390a 927014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996366 n_nop=819318 n_act=22914 n_pre=22898 n_req=74562 n_rd=93656 n_write=37580 bw_util=0.2634
n_activity=675995 dram_eff=0.3883
bk0: 5406a 888321i bk1: 5484a 884706i bk2: 6470a 868627i bk3: 6086a 869796i bk4: 5632a 875336i bk5: 5656a 871778i bk6: 6832a 853793i bk7: 6958a 848644i bk8: 6342a 872042i bk9: 6374a 869715i bk10: 6522a 836511i bk11: 6568a 834477i bk12: 5024a 887267i bk13: 4768a 896526i bk14: 4744a 936331i bk15: 4790a 935685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.56029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996366 n_nop=812024 n_act=24102 n_pre=24086 n_req=77281 n_rd=97494 n_write=38660 bw_util=0.2733
n_activity=692966 dram_eff=0.393
bk0: 5892a 879787i bk1: 5848a 877013i bk2: 6414a 860831i bk3: 6542a 854533i bk4: 5732a 874884i bk5: 5800a 872884i bk6: 7460a 842821i bk7: 7302a 842005i bk8: 6174a 874049i bk9: 6204a 869583i bk10: 6918a 829933i bk11: 6520a 831604i bk12: 4800a 894148i bk13: 4740a 901688i bk14: 5672a 924398i bk15: 5476a 923616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996366 n_nop=820905 n_act=22603 n_pre=22587 n_req=74043 n_rd=92636 n_write=37635 bw_util=0.2615
n_activity=706502 dram_eff=0.3688
bk0: 5276a 898305i bk1: 5286a 893082i bk2: 6380a 872886i bk3: 6144a 872248i bk4: 5546a 882253i bk5: 5706a 876683i bk6: 7204a 855238i bk7: 6790a 860440i bk8: 6068a 882589i bk9: 6006a 881435i bk10: 6692a 842297i bk11: 6150a 852705i bk12: 4634a 901836i bk13: 4506a 905699i bk14: 5386a 930435i bk15: 4862a 934874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.32116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996366 n_nop=815013 n_act=23462 n_pre=23446 n_req=76322 n_rd=96386 n_write=38059 bw_util=0.2699
n_activity=694767 dram_eff=0.387
bk0: 5852a 879124i bk1: 5820a 879275i bk2: 6790a 858733i bk3: 6808a 859504i bk4: 6068a 872113i bk5: 6172a 866705i bk6: 6996a 854461i bk7: 7148a 851270i bk8: 6184a 873803i bk9: 6190a 871732i bk10: 6494a 840945i bk11: 6350a 835643i bk12: 4832a 894800i bk13: 4740a 900271i bk14: 5010a 932694i bk15: 4932a 933817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.53891

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82246, Miss = 23303, Miss_rate = 0.283, Pending_hits = 592, Reservation_fails = 783
L2_cache_bank[1]: Access = 82979, Miss = 23401, Miss_rate = 0.282, Pending_hits = 546, Reservation_fails = 1084
L2_cache_bank[2]: Access = 82199, Miss = 24527, Miss_rate = 0.298, Pending_hits = 570, Reservation_fails = 329
L2_cache_bank[3]: Access = 83640, Miss = 24792, Miss_rate = 0.296, Pending_hits = 602, Reservation_fails = 361
L2_cache_bank[4]: Access = 82251, Miss = 23486, Miss_rate = 0.286, Pending_hits = 559, Reservation_fails = 552
L2_cache_bank[5]: Access = 83463, Miss = 23342, Miss_rate = 0.280, Pending_hits = 553, Reservation_fails = 1090
L2_cache_bank[6]: Access = 82730, Miss = 24531, Miss_rate = 0.297, Pending_hits = 530, Reservation_fails = 312
L2_cache_bank[7]: Access = 83289, Miss = 24216, Miss_rate = 0.291, Pending_hits = 568, Reservation_fails = 188
L2_cache_bank[8]: Access = 122833, Miss = 23593, Miss_rate = 0.192, Pending_hits = 534, Reservation_fails = 1147
L2_cache_bank[9]: Access = 83607, Miss = 22725, Miss_rate = 0.272, Pending_hits = 560, Reservation_fails = 804
L2_cache_bank[10]: Access = 83010, Miss = 24113, Miss_rate = 0.290, Pending_hits = 580, Reservation_fails = 203
L2_cache_bank[11]: Access = 83850, Miss = 24080, Miss_rate = 0.287, Pending_hits = 567, Reservation_fails = 313
L2_total_cache_accesses = 1036097
L2_total_cache_misses = 286109
L2_total_cache_miss_rate = 0.2761
L2_total_cache_pending_hits = 6761
L2_total_cache_reservation_fails = 7166
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 439589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 181904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4093
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4567
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=3531079
icnt_total_pkts_simt_to_mem=1449075
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.397
	minimum = 6
	maximum = 608
Network latency average = 32.2364
	minimum = 6
	maximum = 575
Slowest packet = 1986314
Flit latency average = 20.6347
	minimum = 6
	maximum = 575
Slowest flit = 4732067
Fragmentation average = 0.0339065
	minimum = 0
	maximum = 388
Injected packet rate average = 0.0892052
	minimum = 0.0772277 (at node 14)
	maximum = 0.11478 (at node 23)
Accepted packet rate average = 0.0892052
	minimum = 0.0772277 (at node 14)
	maximum = 0.11478 (at node 23)
Injected flit rate average = 0.255438
	minimum = 0.0836932 (at node 14)
	maximum = 0.494692 (at node 23)
Accepted flit rate average= 0.255438
	minimum = 0.103209 (at node 25)
	maximum = 0.385399 (at node 12)
Injected packet length average = 2.86348
Accepted packet length average = 2.86348
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6749 (7 samples)
	minimum = 6 (7 samples)
	maximum = 375.429 (7 samples)
Network latency average = 24.074 (7 samples)
	minimum = 6 (7 samples)
	maximum = 307.571 (7 samples)
Flit latency average = 17.9464 (7 samples)
	minimum = 6 (7 samples)
	maximum = 305.571 (7 samples)
Fragmentation average = 0.0358118 (7 samples)
	minimum = 0 (7 samples)
	maximum = 213.286 (7 samples)
Injected packet rate average = 0.05846 (7 samples)
	minimum = 0.0450382 (7 samples)
	maximum = 0.109803 (7 samples)
Accepted packet rate average = 0.05846 (7 samples)
	minimum = 0.0450382 (7 samples)
	maximum = 0.109803 (7 samples)
Injected flit rate average = 0.142494 (7 samples)
	minimum = 0.0604882 (7 samples)
	maximum = 0.278015 (7 samples)
Accepted flit rate average = 0.142494 (7 samples)
	minimum = 0.0788419 (7 samples)
	maximum = 0.239295 (7 samples)
Injected packet size average = 2.43745 (7 samples)
Accepted packet size average = 2.43745 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 6 sec (486 sec)
gpgpu_simulation_rate = 30776 (inst/sec)
gpgpu_simulation_rate = 1553 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,754827)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,754827)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,754827)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,754827)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,754827)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,754827)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,754827)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(35,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(54,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (488,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (488,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (488,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(489,754827)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(489,754827)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(489,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (492,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (492,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(493,754827)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(493,754827)
GPGPU-Sim uArch: cycles simulated: 755327  inst.: 15209088 (ipc=503.6) sim_rate=31230 (inst/sec) elapsed = 0:0:08:07 / Wed May  1 12:52:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (500,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(501,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (502,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(503,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (503,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(504,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (505,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(506,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (506,754827), 5 CTAs running
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(96,0,0) tid=(13,0,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(507,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (509,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(510,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (515,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(516,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (525,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(526,754827)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (533,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(534,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (540,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(541,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (542,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(543,754827)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (544,754827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(545,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (552,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (552,754827), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(553,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (553,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(554,754827)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(554,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (559,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(560,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (562,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(563,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (568,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(569,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (586,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(587,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (588,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(589,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (590,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(591,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (591,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(592,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (596,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(597,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (600,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(601,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (611,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(612,754827)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (630,754827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(631,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (631,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(632,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (639,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(640,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (645,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(646,754827)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(89,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (652,754827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(653,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (654,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (654,754827), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(655,754827)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(656,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (659,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (659,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(660,754827)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(660,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (863,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(864,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (872,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(873,754827)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (877,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(878,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (880,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(881,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (898,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(899,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (905,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(906,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (921,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(922,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (923,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(924,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (924,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(925,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (944,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(945,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (953,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(954,754827)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(134,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (957,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(958,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (975,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(976,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (984,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(985,754827)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (992,754827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(993,754827)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (997,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(998,754827)
GPGPU-Sim uArch: cycles simulated: 755827  inst.: 15428548 (ipc=471.3) sim_rate=31615 (inst/sec) elapsed = 0:0:08:08 / Wed May  1 12:52:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1010,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1011,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1014,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1015,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1018,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1019,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1020,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1021,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1028,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1029,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1039,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1040,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1054,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1055,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1057,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1058,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1068,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1069,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1072,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1073,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1076,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1077,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1081,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1082,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1083,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1084,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1092,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1092,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1093,754827)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1093,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1093,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1094,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1116,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1117,754827)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1118,754827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1119,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1125,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1126,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1135,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1136,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1147,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1148,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1164,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1165,754827)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(158,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1169,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1170,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1197,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1198,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1218,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1222,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1223,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1224,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1225,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1233,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1234,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1239,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1240,754827)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1247,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1248,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1251,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1252,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1260,754827)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1260,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1261,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1298,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1299,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1299,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1300,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1305,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1306,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1308,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1309,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1313,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1314,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1321,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1322,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1325,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1326,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1328,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1329,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1360,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1361,754827)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1374,754827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1375,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1378,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1379,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1382,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1383,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1387,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1388,754827)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(73,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1397,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1398,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1402,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1403,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1409,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1410,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1414,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1414,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1415,754827)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1415,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1418,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1419,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1424,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1425,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1426,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1427,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1428,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1429,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1450,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1451,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1456,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1457,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1472,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1473,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1481,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1481,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1482,754827)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1482,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1487,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1488,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1489,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1490,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1499,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1500,754827)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1501,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1502,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1510,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1511,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1513,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1514,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1516,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1516,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1517,754827)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1517,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1537,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1538,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1546,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1547,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1551,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1552,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1559,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1560,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1563,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1564,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1574,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1575,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1576,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1576,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1577,754827)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1577,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1577,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1578,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1584,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1585,754827)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(216,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1590,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1591,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1605,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1606,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1611,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1612,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1652,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1653,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1653,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1654,754827)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1667,754827), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1668,754827)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1670,754827), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1671,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1671,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1672,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1674,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1674,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1675,754827)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1675,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1675,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1676,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1678,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1679,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1693,754827), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1694,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1700,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1701,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1706,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1707,754827)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1718,754827), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1719,754827)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1726,754827), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1727,754827)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1731,754827), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1732,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1742,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1742,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1743,754827)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1743,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1750,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1751,754827)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1755,754827), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1756,754827)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1759,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1759,754827), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1760,754827)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1760,754827)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1761,754827), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1762,754827)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(229,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1784,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1785,754827)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1785,754827)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1795,754827), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1796,754827)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1798,754827), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1799,754827)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1808,754827), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1809,754827)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1809,754827), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1810,754827)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1810,754827), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1811,754827)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1825,754827), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1826,754827)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1827,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1838,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1848,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1848,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1852,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1856,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1859,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1862,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1862,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1865,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1883,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1897,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1925,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1927,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1928,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1932,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1933,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1934,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1935,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1953,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1963,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1971,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1973,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1978,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1990,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1998,754827), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 756827  inst.: 15865503 (ipc=454.1) sim_rate=32444 (inst/sec) elapsed = 0:0:08:09 / Wed May  1 12:52:15 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2001,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2007,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2010,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2015,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2015,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2019,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2028,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2030,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2033,754827), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2040,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2047,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2056,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2061,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2062,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2070,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2080,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2080,754827), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2081,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2094,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2123,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2125,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2147,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2163,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2170,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2183,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2231,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2246,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2264,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2269,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2277,754827), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2278,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2291,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2300,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2306,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2380,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2381,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2385,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2404,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2410,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2452,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2490,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2526,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2538,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2571,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2624,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2638,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2660,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2671,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2702,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2758,754827), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2776,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2824,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2838,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2842,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2879,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2886,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2893,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3248,754827), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3278,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3375,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3433,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3481,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3491,754827), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3492
gpu_sim_insn = 924691
gpu_ipc =     264.8027
gpu_tot_sim_cycle = 758319
gpu_tot_sim_insn = 15881962
gpu_tot_ipc =      20.9436
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1672127
gpu_stall_icnt2sh    = 4545485
gpu_total_sim_rate=32478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 922658
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81933, Miss = 68654, Miss_rate = 0.838, Pending_hits = 4785, Reservation_fails = 602105
	L1D_cache_core[1]: Access = 83384, Miss = 69601, Miss_rate = 0.835, Pending_hits = 4795, Reservation_fails = 600384
	L1D_cache_core[2]: Access = 83135, Miss = 69197, Miss_rate = 0.832, Pending_hits = 4850, Reservation_fails = 590503
	L1D_cache_core[3]: Access = 83702, Miss = 70059, Miss_rate = 0.837, Pending_hits = 4888, Reservation_fails = 604814
	L1D_cache_core[4]: Access = 80061, Miss = 67225, Miss_rate = 0.840, Pending_hits = 4713, Reservation_fails = 587622
	L1D_cache_core[5]: Access = 80947, Miss = 67708, Miss_rate = 0.836, Pending_hits = 4735, Reservation_fails = 592873
	L1D_cache_core[6]: Access = 78650, Miss = 65859, Miss_rate = 0.837, Pending_hits = 4655, Reservation_fails = 580041
	L1D_cache_core[7]: Access = 80594, Miss = 67442, Miss_rate = 0.837, Pending_hits = 4711, Reservation_fails = 579628
	L1D_cache_core[8]: Access = 83095, Miss = 69660, Miss_rate = 0.838, Pending_hits = 4807, Reservation_fails = 603176
	L1D_cache_core[9]: Access = 81407, Miss = 68370, Miss_rate = 0.840, Pending_hits = 4733, Reservation_fails = 598838
	L1D_cache_core[10]: Access = 83843, Miss = 70345, Miss_rate = 0.839, Pending_hits = 4819, Reservation_fails = 601193
	L1D_cache_core[11]: Access = 84110, Miss = 70582, Miss_rate = 0.839, Pending_hits = 4945, Reservation_fails = 611997
	L1D_cache_core[12]: Access = 80976, Miss = 67925, Miss_rate = 0.839, Pending_hits = 4742, Reservation_fails = 589279
	L1D_cache_core[13]: Access = 84566, Miss = 70633, Miss_rate = 0.835, Pending_hits = 4893, Reservation_fails = 603245
	L1D_cache_core[14]: Access = 84183, Miss = 70849, Miss_rate = 0.842, Pending_hits = 4920, Reservation_fails = 610032
	L1D_total_cache_accesses = 1234586
	L1D_total_cache_misses = 1034109
	L1D_total_cache_miss_rate = 0.8376
	L1D_total_cache_pending_hits = 71991
	L1D_total_cache_reservation_fails = 8955730
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 131695
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 624844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6723697
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131215
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2232033
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 921657
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3306, 2204, 2654, 2705, 2559, 2535, 2513, 2632, 2709, 2487, 2633, 2605, 2053, 2515, 2228, 2225, 2451, 2551, 2295, 2422, 2609, 2705, 2419, 2380, 2442, 2239, 2330, 2003, 2593, 2288, 2527, 2399, 2174, 2365, 2660, 2110, 2333, 2710, 2449, 2387, 1487, 2055, 1809, 1787, 1812, 1431, 1830, 1539, 
gpgpu_n_tot_thrd_icount = 53988416
gpgpu_n_tot_w_icount = 1687138
gpgpu_n_stall_shd_mem = 9795477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 624844
gpgpu_n_mem_write_global = 412545
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2031393
gpgpu_n_store_insn = 678213
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615058
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9792066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16227834	W0_Idle:792591	W0_Scoreboard:3205895	W1:421516	W2:193692	W3:125321	W4:89729	W5:71292	W6:60383	W7:53110	W8:48769	W9:41659	W10:39128	W11:34143	W12:32622	W13:26898	W14:23317	W15:19965	W16:18291	W17:13436	W18:14458	W19:13027	W20:11748	W21:13489	W22:13355	W23:14011	W24:13902	W25:11691	W26:9641	W27:6376	W28:3770	W29:1950	W30:544	W31:145	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4998752 {8:624844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16522088 {40:412279,72:82,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84978784 {136:624844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3300360 {8:412545,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1281 
averagemflatency = 412 
max_icnt2mem_latency = 903 
max_icnt2sh_latency = 756952 
mrq_lat_table:256122 	12462 	13542 	32105 	64333 	47987 	23016 	5088 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	152510 	636790 	247808 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	102429 	36272 	89526 	343887 	229676 	232039 	3635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48701 	297313 	262712 	16057 	76 	0 	0 	2 	9 	35 	912 	9255 	18656 	45087 	100515 	167965 	70109 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1419 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       263       163       157       104       143        95        85       132       153       108        23        34        70        44        62        42 
dram[1]:       180       103       253       162       196        87       198       124       186        96        28        26        92        78        77        66 
dram[2]:        79        62       215       138       239       246       113       187        72        60        25        25        40        45        51        39 
dram[3]:        76       107       123       168        79        81       151       130       149        55        24        43       120        86        30        24 
dram[4]:        81        51       220       143       127       151        94        63        70        48        22        22        54        98        38        26 
dram[5]:       118        48       188       168        59        49       142       105       142       101        23        27       112       116        57        85 
maximum service time to same row:
dram[0]:     31756     20006     20629     19347     21771     14113     11810     16960     25402     19074      6560     12258     20341     14991     37641     19173 
dram[1]:     21721     18707     35997     20815     35687     19073     23079     14278     27509     23207      8524      6055     23167     20390     25639     19790 
dram[2]:      8613     11650     38490     32056     26331     14645     20437     18431     14631     10521      4018      6689     12081     18747     18911     16372 
dram[3]:     16132      8566     29784     31042     14331     20203     23169     18529     21220     10837      4357      6033     10348     19536     10155     12941 
dram[4]:     25441     10450     30615     24736     16141     22857     20315     17390     18722     12538      4894      5769     13567     23841     22550     19060 
dram[5]:     36153     15171     26288     29867     15972      9416     18785     18632     23857     16794      3925      4584     18727     14961     45849     63116 
average row accesses per activate:
dram[0]:  3.518845  3.328325  3.674914  3.706920  3.754386  3.638396  3.452808  3.573708  3.585660  3.594634  2.639800  2.747769  2.982673  2.955153  2.373684  2.352355 
dram[1]:  3.788007  3.758313  3.827875  3.679445  3.366048  3.461847  3.370074  3.363283  3.479124  3.498645  2.632634  2.741128  3.215718  3.249153  2.416175  2.388562 
dram[2]:  3.510318  3.385496  4.136223  3.944618  3.829445  3.662835  3.700133  3.702544  3.417328  3.297436  2.497614  2.572954  2.919649  2.925574  2.575820  2.598150 
dram[3]:  3.499264  3.455137  3.716839  3.715633  3.522542  3.563380  3.613541  3.528257  3.435351  3.427408  2.597623  2.699272  3.094968  3.117799  2.408428  2.241433 
dram[4]:  3.884071  3.952721  3.723270  3.754003  3.535041  3.596835  3.382867  3.680936  3.432545  3.439094  2.641732  2.640828  3.103506  3.206093  2.480418  2.497087 
dram[5]:  3.414091  3.570566  3.726421  3.793456  3.790226  3.512874  3.661649  3.808455  3.465340  3.325166  2.636529  2.559662  2.958658  2.865520  2.583984  2.602985 
average row locality = 454976/140287 = 3.243180
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2696      2769      3293      3287      2757      2805      3613      3470      2903      3022      3243      3263      2263      2366      2562      2459 
dram[1]:      2752      2814      3321      3378      3129      3179      3741      3807      3137      3201      3256      3350      2494      2408      2726      2696 
dram[2]:      2704      2742      3235      3043      2816      2831      3418      3479      3174      3188      3281      3304      2516      2388      2374      2397 
dram[3]:      2946      2927      3207      3273      2867      2901      3731      3654      3093      3104      3487      3288      2409      2372      2839      2738 
dram[4]:      2638      2645      3190      3072      2773      2854      3605      3395      3038      3003      3369      3100      2320      2258      2694      2433 
dram[5]:      2927      2910      3398      3406      3034      3087      3499      3579      3096      3099      3270      3196      2421      2377      2506      2470 
total reads: 286548
bank skew: 3807/2258 = 1.69
chip skew: 49389/46387 = 1.06
number of total write accesses:
dram[0]:      1692      1661      2054      2177      1951      1914      2167      2130      1848      1935      2554      2587      1352      1390       144       138 
dram[1]:      1733      1820      2172      2189      1947      1993      2160      2257      1946      1963      2520      2675      1516      1426       142       144 
dram[2]:      1719      1693      2109      2014      1944      1949      2147      2197      1993      1956      2476      2480      1481      1307       140       131 
dram[3]:      1806      1848      2201      2241      1899      1906      2300      2277      1902      1948      2633      2645      1404      1254       133       140 
dram[4]:      1751      1786      2138      2086      1918      1919      2200      2108      1898      1853      2670      2385      1398      1320       156       139 
dram[5]:      1822      1821      2173      2159      2007      1961      2096      2187      1953      1922      2533      2553      1372      1288       140       146 
total reads: 168428
bank skew: 2675/131 = 20.42
chip skew: 28603/27694 = 1.03
average mf latency per bank:
dram[0]:        512       518       483       475       536       550       484       489       516       516       759       779      1764      1751      3291      3453
dram[1]:        511       517       475       489       530       539       484       487       515       512       762       770      1638      1760      3239      3326
dram[2]:        515       516       479       499       546       548       493       493       503       521       772       820      1647      1845      3528      3605
dram[3]:        494       474       475       469       534       521       467       464       505       487       733       751      1699      1819      3013      3124
dram[4]:        668       523       619       497       729       548       635       499       678       513      4274       845      2418      1909      4359      3552
dram[5]:        487       499       465       479       501       520       475       485       485       512       794       820      1683      1869      3311      3471
maximum mf latency per bank:
dram[0]:       1050      1027      1005      1027      1249       991       950      1032      1026      1025      1082      1075      1016       978       919      1039
dram[1]:       1058      1088       992      1207      1025      1033      1080      1049       971      1259      1024      1028       982      1093       973      1155
dram[2]:       1044       932      1081       980      1033      1043      1212      1095      1006      1137      1021      1053       989      1244       926      1188
dram[3]:       1072      1040      1077      1037       956      1037      1001      1038      1069      1098      1143      1069       986       982      1001       989
dram[4]:       1201       962      1207      1028      1166      1058      1265      1107      1281       979      1245      1140      1247       991      1136       940
dram[5]:        990       980      1022      1038      1136      1019       930       953       964       965      1101      1008      1021      1070       993       932

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000975 n_nop=823863 n_act=23055 n_pre=23039 n_req=74465 n_rd=93542 n_write=37476 bw_util=0.2618
n_activity=679928 dram_eff=0.3854
bk0: 5392a 893479i bk1: 5538a 893828i bk2: 6586a 869437i bk3: 6574a 862926i bk4: 5514a 881505i bk5: 5610a 881303i bk6: 7226a 855096i bk7: 6940a 854588i bk8: 5806a 888128i bk9: 6044a 879560i bk10: 6486a 844632i bk11: 6526a 844410i bk12: 4526a 904139i bk13: 4732a 900179i bk14: 5124a 933379i bk15: 4918a 935059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.48138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000975 n_nop=815357 n_act=24053 n_pre=24037 n_req=77992 n_rd=98778 n_write=38750 bw_util=0.2748
n_activity=690083 dram_eff=0.3986
bk0: 5504a 890656i bk1: 5628a 886710i bk2: 6642a 866207i bk3: 6756a 861719i bk4: 6258a 869907i bk5: 6358a 864050i bk6: 7482a 847707i bk7: 7614a 841712i bk8: 6274a 873829i bk9: 6402a 871549i bk10: 6512a 842534i bk11: 6700a 834919i bk12: 4988a 893424i bk13: 4816a 898796i bk14: 5452a 930403i bk15: 5392a 931593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000975 n_nop=823757 n_act=22935 n_pre=22919 n_req=74626 n_rd=93780 n_write=37584 bw_util=0.2625
n_activity=676917 dram_eff=0.3881
bk0: 5408a 892886i bk1: 5484a 889310i bk2: 6470a 873231i bk3: 6086a 874407i bk4: 5632a 879950i bk5: 5662a 876329i bk6: 6836a 858371i bk7: 6958a 853256i bk8: 6348a 876579i bk9: 6376a 874299i bk10: 6562a 840992i bk11: 6608a 838845i bk12: 5032a 891744i bk13: 4776a 900976i bk14: 4748a 940894i bk15: 4794a 940229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000975 n_nop=816401 n_act=24126 n_pre=24110 n_req=77373 n_rd=97672 n_write=38666 bw_util=0.2724
n_activity=693934 dram_eff=0.3929
bk0: 5892a 884393i bk1: 5854a 881579i bk2: 6414a 865441i bk3: 6546a 859082i bk4: 5734a 879458i bk5: 5802a 877465i bk6: 7462a 847405i bk7: 7308a 846547i bk8: 6186a 878609i bk9: 6208a 874152i bk10: 6974a 834252i bk11: 6576a 835778i bk12: 4818a 898576i bk13: 4744a 906229i bk14: 5678a 928965i bk15: 5476a 928218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000975 n_nop=825328 n_act=22627 n_pre=22611 n_req=74112 n_rd=92774 n_write=37635 bw_util=0.2606
n_activity=707489 dram_eff=0.3687
bk0: 5276a 902913i bk1: 5290a 897657i bk2: 6380a 877493i bk3: 6144a 876858i bk4: 5546a 886864i bk5: 5708a 881267i bk6: 7210a 859766i bk7: 6790a 865051i bk8: 6076a 887128i bk9: 6006a 886045i bk10: 6738a 846643i bk11: 6200a 856951i bk12: 4640a 906338i bk13: 4516a 910171i bk14: 5388a 935009i bk15: 4866a 939447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.31585
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000975 n_nop=819392 n_act=23491 n_pre=23475 n_req=76408 n_rd=96550 n_write=38067 bw_util=0.269
n_activity=695763 dram_eff=0.387
bk0: 5854a 883702i bk1: 5820a 883883i bk2: 6796a 863302i bk3: 6812a 864079i bk4: 6068a 876722i bk5: 6174a 871287i bk6: 6998a 859043i bk7: 7158a 855797i bk8: 6192a 878374i bk9: 6198a 876255i bk10: 6540a 845317i bk11: 6392a 839989i bk12: 4842a 899246i bk13: 4754a 904574i bk14: 5012a 937259i bk15: 4940a 938313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.53288

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82356, Miss = 23330, Miss_rate = 0.283, Pending_hits = 592, Reservation_fails = 783
L2_cache_bank[1]: Access = 83099, Miss = 23441, Miss_rate = 0.282, Pending_hits = 546, Reservation_fails = 1084
L2_cache_bank[2]: Access = 82311, Miss = 24556, Miss_rate = 0.298, Pending_hits = 570, Reservation_fails = 329
L2_cache_bank[3]: Access = 83754, Miss = 24833, Miss_rate = 0.296, Pending_hits = 602, Reservation_fails = 361
L2_cache_bank[4]: Access = 82355, Miss = 23518, Miss_rate = 0.286, Pending_hits = 559, Reservation_fails = 552
L2_cache_bank[5]: Access = 83570, Miss = 23372, Miss_rate = 0.280, Pending_hits = 553, Reservation_fails = 1090
L2_cache_bank[6]: Access = 82843, Miss = 24579, Miss_rate = 0.297, Pending_hits = 530, Reservation_fails = 312
L2_cache_bank[7]: Access = 83413, Miss = 24257, Miss_rate = 0.291, Pending_hits = 568, Reservation_fails = 188
L2_cache_bank[8]: Access = 122946, Miss = 23627, Miss_rate = 0.192, Pending_hits = 534, Reservation_fails = 1147
L2_cache_bank[9]: Access = 83728, Miss = 22760, Miss_rate = 0.272, Pending_hits = 560, Reservation_fails = 804
L2_cache_bank[10]: Access = 83130, Miss = 24151, Miss_rate = 0.291, Pending_hits = 580, Reservation_fails = 203
L2_cache_bank[11]: Access = 83959, Miss = 24124, Miss_rate = 0.287, Pending_hits = 567, Reservation_fails = 313
L2_total_cache_accesses = 1037464
L2_total_cache_misses = 286548
L2_total_cache_miss_rate = 0.2762
L2_total_cache_pending_hits = 6761
L2_total_cache_reservation_fails = 7166
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 440317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4093
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4567
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=3537110
icnt_total_pkts_simt_to_mem=1450643
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.72787
	minimum = 6
	maximum = 46
Network latency average = 9.25677
	minimum = 6
	maximum = 41
Slowest packet = 2072410
Flit latency average = 8.0508
	minimum = 6
	maximum = 37
Slowest flit = 4982695
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0289975
	minimum = 0.0183276 (at node 7)
	maximum = 0.0366552 (at node 5)
Accepted packet rate average = 0.0289975
	minimum = 0.0183276 (at node 7)
	maximum = 0.0366552 (at node 5)
Injected flit rate average = 0.0805969
	minimum = 0.0206186 (at node 7)
	maximum = 0.152635 (at node 24)
Accepted flit rate average= 0.0805969
	minimum = 0.0346506 (at node 19)
	maximum = 0.162658 (at node 5)
Injected packet length average = 2.77944
Accepted packet length average = 2.77944
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1815 (8 samples)
	minimum = 6 (8 samples)
	maximum = 334.25 (8 samples)
Network latency average = 22.2218 (8 samples)
	minimum = 6 (8 samples)
	maximum = 274.25 (8 samples)
Flit latency average = 16.7094 (8 samples)
	minimum = 6 (8 samples)
	maximum = 272 (8 samples)
Fragmentation average = 0.0313354 (8 samples)
	minimum = 0 (8 samples)
	maximum = 186.625 (8 samples)
Injected packet rate average = 0.0547772 (8 samples)
	minimum = 0.0416994 (8 samples)
	maximum = 0.100659 (8 samples)
Accepted packet rate average = 0.0547772 (8 samples)
	minimum = 0.0416994 (8 samples)
	maximum = 0.100659 (8 samples)
Injected flit rate average = 0.134756 (8 samples)
	minimum = 0.0555045 (8 samples)
	maximum = 0.262342 (8 samples)
Accepted flit rate average = 0.134756 (8 samples)
	minimum = 0.073318 (8 samples)
	maximum = 0.229716 (8 samples)
Injected packet size average = 2.46008 (8 samples)
Accepted packet size average = 2.46008 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 9 sec (489 sec)
gpgpu_simulation_rate = 32478 (inst/sec)
gpgpu_simulation_rate = 1550 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,758319)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,758319)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,758319)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,758319)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,758319)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,758319)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,758319)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(17,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(89,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (373,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (373,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,758319)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(374,758319)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(374,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,758319), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,758319)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,758319)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (378,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,758319)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(379,758319)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(379,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (385,758319), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(386,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (390,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (390,758319), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,758319)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(391,758319)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(391,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (391,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (391,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,758319), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(392,758319)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(392,758319)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,758319)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(95,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (397,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (397,758319), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(398,758319)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(398,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (400,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (400,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (400,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(401,758319)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(401,758319)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(401,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (407,758319), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(408,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (411,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (411,758319), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(412,758319)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(412,758319)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,758319), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (417,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (417,758319), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(418,758319)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(418,758319)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (422,758319), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(423,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (423,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (423,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(424,758319)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(424,758319)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (424,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (424,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(425,758319)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(425,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (437,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (437,758319), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(438,758319)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(438,758319)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (440,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (440,758319), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(441,758319)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(442,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (443,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (443,758319), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(444,758319)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(444,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (450,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (450,758319), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(451,758319)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(451,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (457,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (457,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (457,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(458,758319)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(458,758319)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,758319)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(459,758319)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (463,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,758319), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(464,758319)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(465,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (465,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (465,758319), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(466,758319)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(466,758319)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (467,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (467,758319), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(468,758319)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (468,758319), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(469,758319)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(469,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (471,758319), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(472,758319)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (472,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (472,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(473,758319)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(473,758319)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (481,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (481,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(482,758319)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(482,758319)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (482,758319), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(483,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (486,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (486,758319), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(487,758319)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(487,758319)
GPGPU-Sim uArch: cycles simulated: 758819  inst.: 16244234 (ipc=724.5) sim_rate=33016 (inst/sec) elapsed = 0:0:08:12 / Wed May  1 12:52:18 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(140,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (557,758319), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(558,758319)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (561,758319), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(562,758319)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (571,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(572,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (573,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (573,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (573,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (573,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (573,758319), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(574,758319)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(574,758319)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(574,758319)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(575,758319)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(575,758319)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(575,758319)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (576,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,758319), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(577,758319)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(578,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (578,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (578,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (578,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (578,758319), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(579,758319)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(579,758319)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(580,758319)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(580,758319)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (584,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (584,758319), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(585,758319)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(586,758319)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (589,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (589,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (589,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (589,758319), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(590,758319)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(590,758319)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (590,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (590,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (590,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (590,758319), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(591,758319)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(591,758319)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(591,758319)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(591,758319)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(592,758319)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (595,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (595,758319), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(596,758319)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(597,758319)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (601,758319), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(602,758319)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (605,758319), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(606,758319)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (608,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(609,758319)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(172,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(152,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (769,758319), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(770,758319)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (776,758319), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(777,758319)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (780,758319), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(781,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (786,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(787,758319)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (787,758319), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(788,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (788,758319), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(789,758319)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (789,758319), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(790,758319)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (791,758319), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(792,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (792,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (792,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(793,758319)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(793,758319)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (794,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (794,758319), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(795,758319)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (795,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (795,758319), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(796,758319)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(796,758319)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (796,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (796,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(797,758319)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(797,758319)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(797,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (798,758319), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(799,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (822,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(823,758319)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (823,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (823,758319), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(824,758319)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(824,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (824,758319), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(825,758319)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (828,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (828,758319), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(829,758319)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(829,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (830,758319), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(831,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (831,758319), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(832,758319)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (837,758319), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(838,758319)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (842,758319), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(843,758319)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (850,758319), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(851,758319)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (862,758319), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(863,758319)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (867,758319), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(868,758319)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (875,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (875,758319), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(876,758319)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(876,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (876,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (876,758319), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(877,758319)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(877,758319)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (883,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (883,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(884,758319)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(884,758319)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (885,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (885,758319), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(886,758319)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(886,758319)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(191,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (893,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(894,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,758319), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (902,758319), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(903,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (904,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (904,758319), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(905,758319)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(906,758319)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (907,758319), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(908,758319)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (908,758319), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(909,758319)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (910,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (910,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (910,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (910,758319), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(911,758319)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(911,758319)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(912,758319)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(912,758319)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (915,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (915,758319), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(916,758319)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(917,758319)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (917,758319), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(918,758319)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (926,758319), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(927,758319)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (927,758319), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(928,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (931,758319), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(932,758319)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (935,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (935,758319), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(936,758319)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(937,758319)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (937,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (937,758319), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(938,758319)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(938,758319)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (941,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(942,758319)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (954,758319), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(955,758319)
GPGPU-Sim uArch: cycles simulated: 759319  inst.: 16617770 (ipc=735.8) sim_rate=33707 (inst/sec) elapsed = 0:0:08:13 / Wed May  1 12:52:19 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1008,758319), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1009,758319)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(212,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1017,758319), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1018,758319)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1025,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1025,758319), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1026,758319)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1026,758319)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1026,758319), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1027,758319)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1028,758319), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1029,758319)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1029,758319), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1030,758319)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1038,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1038,758319), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1039,758319)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1040,758319)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1043,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1043,758319), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1044,758319)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1045,758319)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1046,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1046,758319), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1047,758319)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1048,758319)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1048,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1048,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1048,758319), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1049,758319)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1050,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1050,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1051,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1051,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1054,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1057,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1061,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1064,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1067,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1068,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1085,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1088,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1118,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1120,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1131,758319), 3 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(243,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1145,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1160,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1165,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1166,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1180,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1182,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1183,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1184,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1185,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1188,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1190,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1193,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1196,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1196,758319), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1196,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1197,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1205,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1205,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1207,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1208,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1209,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1211,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1222,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1224,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1228,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1240,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1253,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1258,758319), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1268,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1268,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1269,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1270,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1272,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1274,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1275,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1282,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1284,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1286,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1288,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1289,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1290,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1291,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1301,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1302,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1302,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1305,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1311,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1318,758319), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1318,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1320,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1320,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1322,758319), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1325,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1345,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1350,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1350,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1352,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1355,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1355,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1368,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1391,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1392,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1395,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1398,758319), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1411,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1412,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1413,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1414,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 759819  inst.: 16799442 (ipc=611.7) sim_rate=34006 (inst/sec) elapsed = 0:0:08:14 / Wed May  1 12:52:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2136,758319), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 2137
gpu_sim_insn = 917531
gpu_ipc =     429.3547
gpu_tot_sim_cycle = 760456
gpu_tot_sim_insn = 16799493
gpu_tot_ipc =      22.0913
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1672127
gpu_stall_icnt2sh    = 4545749
gpu_total_sim_rate=34007

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 941105
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82061, Miss = 68685, Miss_rate = 0.837, Pending_hits = 4878, Reservation_fails = 602105
	L1D_cache_core[1]: Access = 83512, Miss = 69633, Miss_rate = 0.834, Pending_hits = 4891, Reservation_fails = 600384
	L1D_cache_core[2]: Access = 83271, Miss = 69230, Miss_rate = 0.831, Pending_hits = 4949, Reservation_fails = 590503
	L1D_cache_core[3]: Access = 83838, Miss = 70093, Miss_rate = 0.836, Pending_hits = 4990, Reservation_fails = 604814
	L1D_cache_core[4]: Access = 80197, Miss = 67257, Miss_rate = 0.839, Pending_hits = 4809, Reservation_fails = 587622
	L1D_cache_core[5]: Access = 81083, Miss = 67742, Miss_rate = 0.835, Pending_hits = 4837, Reservation_fails = 592873
	L1D_cache_core[6]: Access = 78786, Miss = 65893, Miss_rate = 0.836, Pending_hits = 4757, Reservation_fails = 580041
	L1D_cache_core[7]: Access = 80730, Miss = 67472, Miss_rate = 0.836, Pending_hits = 4801, Reservation_fails = 579628
	L1D_cache_core[8]: Access = 83239, Miss = 69696, Miss_rate = 0.837, Pending_hits = 4915, Reservation_fails = 603176
	L1D_cache_core[9]: Access = 81541, Miss = 68405, Miss_rate = 0.839, Pending_hits = 4826, Reservation_fails = 598838
	L1D_cache_core[10]: Access = 83987, Miss = 70380, Miss_rate = 0.838, Pending_hits = 4924, Reservation_fails = 601193
	L1D_cache_core[11]: Access = 84254, Miss = 70618, Miss_rate = 0.838, Pending_hits = 5053, Reservation_fails = 611997
	L1D_cache_core[12]: Access = 81112, Miss = 67958, Miss_rate = 0.838, Pending_hits = 4841, Reservation_fails = 589279
	L1D_cache_core[13]: Access = 84702, Miss = 70665, Miss_rate = 0.834, Pending_hits = 4989, Reservation_fails = 603245
	L1D_cache_core[14]: Access = 84327, Miss = 70885, Miss_rate = 0.841, Pending_hits = 5028, Reservation_fails = 610032
	L1D_total_cache_accesses = 1236640
	L1D_total_cache_misses = 1034612
	L1D_total_cache_miss_rate = 0.8366
	L1D_total_cache_pending_hits = 73488
	L1D_total_cache_reservation_fails = 8955730
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 135794
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 625346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6723697
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135314
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2232033
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 940104
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3351, 2249, 2699, 2750, 2604, 2580, 2558, 2677, 2754, 2532, 2678, 2650, 2098, 2560, 2273, 2270, 2496, 2596, 2340, 2467, 2654, 2750, 2464, 2425, 2487, 2284, 2375, 2048, 2638, 2333, 2572, 2444, 2204, 2395, 2690, 2140, 2363, 2740, 2479, 2417, 1517, 2085, 1839, 1817, 1842, 1461, 1860, 1569, 
gpgpu_n_tot_thrd_icount = 54972416
gpgpu_n_tot_w_icount = 1717888
gpgpu_n_stall_shd_mem = 9795477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 625346
gpgpu_n_mem_write_global = 412547
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2096933
gpgpu_n_store_insn = 678215
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746133
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9792066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16228692	W0_Idle:793941	W0_Scoreboard:3215269	W1:421546	W2:193692	W3:125321	W4:89729	W5:71292	W6:60383	W7:53110	W8:48769	W9:41659	W10:39128	W11:34143	W12:32622	W13:26898	W14:23317	W15:19965	W16:18291	W17:13436	W18:14458	W19:13027	W20:11748	W21:13489	W22:13355	W23:14011	W24:13902	W25:11691	W26:9641	W27:6376	W28:3770	W29:1950	W30:544	W31:145	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5002768 {8:625346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16522168 {40:412281,72:82,136:184,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85047056 {136:625346,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3300376 {8:412547,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1281 
averagemflatency = 412 
max_icnt2mem_latency = 903 
max_icnt2sh_latency = 759756 
mrq_lat_table:256124 	12462 	13542 	32105 	64333 	47987 	23016 	5088 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153012 	636792 	247808 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	102933 	36272 	89526 	343887 	229676 	232039 	3635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49034 	297480 	262714 	16057 	76 	0 	0 	2 	9 	35 	912 	9255 	18656 	45087 	100515 	167965 	70111 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	1420 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       263       163       157       104       143        95        85       132       153       108        23        34        70        44        62        42 
dram[1]:       180       103       253       162       196        87       198       124       186        96        28        26        92        78        77        66 
dram[2]:        79        62       215       138       239       246       113       187        72        60        25        25        40        45        51        39 
dram[3]:        76       107       123       168        79        81       151       130       149        55        24        43       120        86        30        24 
dram[4]:        81        51       220       143       127       151        94        63        70        48        22        22        54        98        38        26 
dram[5]:       118        48       188       168        59        49       142       105       142       101        23        27       112       116        57        85 
maximum service time to same row:
dram[0]:     31756     20006     20629     19347     21771     14113     11810     16960     25402     19074      6560     12258     20341     14991     37641     19173 
dram[1]:     21721     18707     35997     20815     35687     19073     23079     14278     27509     23207      8524      6055     23167     20390     25639     19790 
dram[2]:      8613     11650     38490     32056     26331     14645     20437     18431     14631     10521      4018      6689     12081     18747     18911     16372 
dram[3]:     16132      8566     29784     31042     14331     20203     23169     18529     21220     10837      4357      6033     10348     19536     10155     12941 
dram[4]:     25441     10450     30615     24736     16141     22857     20315     17390     18722     12538      4894      5769     13567     23841     22550     19060 
dram[5]:     36153     15171     26288     29867     15972      9416     18785     18632     23857     16794      3925      4584     18727     14961     45849     63116 
average row accesses per activate:
dram[0]:  3.518845  3.328325  3.674914  3.706920  3.754386  3.638396  3.452808  3.572066  3.585660  3.594634  2.639800  2.747769  2.982673  2.955153  2.373684  2.352355 
dram[1]:  3.788007  3.758313  3.827875  3.679445  3.366048  3.461847  3.370074  3.363283  3.479124  3.498645  2.632634  2.741128  3.215718  3.249153  2.416175  2.388562 
dram[2]:  3.510318  3.385496  4.136223  3.944618  3.829445  3.662835  3.700133  3.702544  3.417328  3.295964  2.497614  2.572954  2.919649  2.925574  2.575820  2.598150 
dram[3]:  3.499264  3.455137  3.716839  3.715633  3.522542  3.563380  3.613541  3.528257  3.435351  3.427408  2.597623  2.699272  3.094968  3.117799  2.408428  2.241433 
dram[4]:  3.884071  3.952721  3.723270  3.754003  3.535041  3.596835  3.382867  3.680936  3.432545  3.439094  2.641732  2.640828  3.103506  3.206093  2.480418  2.497087 
dram[5]:  3.414091  3.570566  3.726421  3.793456  3.790226  3.512874  3.661649  3.808455  3.465340  3.325166  2.636529  2.559662  2.958658  2.865520  2.583984  2.602985 
average row locality = 454978/140289 = 3.243148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2696      2769      3293      3287      2757      2805      3613      3471      2903      3022      3243      3263      2263      2366      2562      2459 
dram[1]:      2752      2814      3321      3378      3129      3179      3741      3807      3137      3201      3256      3350      2494      2408      2726      2696 
dram[2]:      2704      2742      3235      3043      2816      2831      3418      3479      3174      3189      3281      3304      2516      2388      2374      2397 
dram[3]:      2946      2927      3207      3273      2867      2901      3731      3654      3093      3104      3487      3288      2409      2372      2839      2738 
dram[4]:      2638      2645      3190      3072      2773      2854      3605      3395      3038      3003      3369      3100      2320      2258      2694      2433 
dram[5]:      2927      2910      3398      3406      3034      3087      3499      3579      3096      3099      3270      3196      2421      2377      2506      2470 
total reads: 286550
bank skew: 3807/2258 = 1.69
chip skew: 49389/46387 = 1.06
number of total write accesses:
dram[0]:      1692      1661      2054      2177      1951      1914      2167      2130      1848      1935      2554      2587      1352      1390       144       138 
dram[1]:      1733      1820      2172      2189      1947      1993      2160      2257      1946      1963      2520      2675      1516      1426       142       144 
dram[2]:      1719      1693      2109      2014      1944      1949      2147      2197      1993      1956      2476      2480      1481      1307       140       131 
dram[3]:      1806      1848      2201      2241      1899      1906      2300      2277      1902      1948      2633      2645      1404      1254       133       140 
dram[4]:      1751      1786      2138      2086      1918      1919      2200      2108      1898      1853      2670      2385      1398      1320       156       139 
dram[5]:      1822      1821      2173      2159      2007      1961      2096      2187      1953      1922      2533      2553      1372      1288       140       146 
total reads: 168428
bank skew: 2675/131 = 20.42
chip skew: 28603/27694 = 1.03
average mf latency per bank:
dram[0]:        512       518       483       475       536       550       484       489       516       516       760       780      1765      1751      3291      3453
dram[1]:        511       517       475       489       530       539       484       487       515       512       763       770      1639      1761      3239      3326
dram[2]:        515       516       479       499       546       548       493       493       503       521       772       820      1648      1846      3528      3605
dram[3]:        494       474       475       469       534       521       467       464       505       487       733       752      1700      1820      3013      3124
dram[4]:        668       523       619       497       729       548       635       499       678       513      4274       846      2419      1910      4359      3552
dram[5]:        487       499       465       479       501       520       475       485       485       512       795       820      1684      1870      3311      3471
maximum mf latency per bank:
dram[0]:       1050      1027      1005      1027      1249       991       950      1032      1026      1025      1082      1075      1016       978       919      1039
dram[1]:       1058      1088       992      1207      1025      1033      1080      1049       971      1259      1024      1028       982      1093       973      1155
dram[2]:       1044       932      1081       980      1033      1043      1212      1095      1006      1137      1021      1053       989      1244       926      1188
dram[3]:       1072      1040      1077      1037       956      1037      1001      1038      1069      1098      1143      1069       986       982      1001       989
dram[4]:       1201       962      1207      1028      1166      1058      1265      1107      1281       979      1245      1140      1247       991      1136       940
dram[5]:        990       980      1022      1038      1136      1019       930       953       964       965      1101      1008      1021      1070       993       932

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003795 n_nop=826679 n_act=23056 n_pre=23040 n_req=74466 n_rd=93544 n_write=37476 bw_util=0.261
n_activity=679980 dram_eff=0.3854
bk0: 5392a 896299i bk1: 5538a 896648i bk2: 6586a 872257i bk3: 6574a 865746i bk4: 5514a 884326i bk5: 5610a 884124i bk6: 7226a 857917i bk7: 6942a 857380i bk8: 5806a 890947i bk9: 6044a 882379i bk10: 6486a 847451i bk11: 6526a 847229i bk12: 4526a 906959i bk13: 4732a 902999i bk14: 5124a 936199i bk15: 4918a 937879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.47722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003795 n_nop=818177 n_act=24053 n_pre=24037 n_req=77992 n_rd=98778 n_write=38750 bw_util=0.274
n_activity=690083 dram_eff=0.3986
bk0: 5504a 893476i bk1: 5628a 889530i bk2: 6642a 869027i bk3: 6756a 864539i bk4: 6258a 872727i bk5: 6358a 866870i bk6: 7482a 850527i bk7: 7614a 844532i bk8: 6274a 876649i bk9: 6402a 874369i bk10: 6512a 845354i bk11: 6700a 837739i bk12: 4988a 896244i bk13: 4816a 901616i bk14: 5452a 933223i bk15: 5392a 934413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.62805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003795 n_nop=826573 n_act=22936 n_pre=22920 n_req=74627 n_rd=93782 n_write=37584 bw_util=0.2617
n_activity=676969 dram_eff=0.3881
bk0: 5408a 895706i bk1: 5484a 892130i bk2: 6470a 876051i bk3: 6086a 877227i bk4: 5632a 882770i bk5: 5662a 879149i bk6: 6836a 861191i bk7: 6958a 856077i bk8: 6348a 879400i bk9: 6378a 877091i bk10: 6562a 843811i bk11: 6608a 841664i bk12: 5032a 894563i bk13: 4776a 903796i bk14: 4748a 943714i bk15: 4794a 943049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54945
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003795 n_nop=819221 n_act=24126 n_pre=24110 n_req=77373 n_rd=97672 n_write=38666 bw_util=0.2716
n_activity=693934 dram_eff=0.3929
bk0: 5892a 887213i bk1: 5854a 884399i bk2: 6414a 868261i bk3: 6546a 861902i bk4: 5734a 882278i bk5: 5802a 880285i bk6: 7462a 850225i bk7: 7308a 849367i bk8: 6186a 881429i bk9: 6208a 876972i bk10: 6974a 837072i bk11: 6576a 838598i bk12: 4818a 901396i bk13: 4744a 909049i bk14: 5678a 931785i bk15: 5476a 931038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003795 n_nop=828148 n_act=22627 n_pre=22611 n_req=74112 n_rd=92774 n_write=37635 bw_util=0.2598
n_activity=707489 dram_eff=0.3687
bk0: 5276a 905733i bk1: 5290a 900477i bk2: 6380a 880313i bk3: 6144a 879678i bk4: 5546a 889684i bk5: 5708a 884087i bk6: 7210a 862586i bk7: 6790a 867871i bk8: 6076a 889948i bk9: 6006a 888865i bk10: 6738a 849463i bk11: 6200a 859771i bk12: 4640a 909158i bk13: 4516a 912991i bk14: 5388a 937829i bk15: 4866a 942267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.31215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003795 n_nop=822212 n_act=23491 n_pre=23475 n_req=76408 n_rd=96550 n_write=38067 bw_util=0.2682
n_activity=695763 dram_eff=0.387
bk0: 5854a 886522i bk1: 5820a 886703i bk2: 6796a 866122i bk3: 6812a 866899i bk4: 6068a 879542i bk5: 6174a 874107i bk6: 6998a 861863i bk7: 7158a 858617i bk8: 6192a 881194i bk9: 6198a 879075i bk10: 6540a 848137i bk11: 6392a 842809i bk12: 4842a 902066i bk13: 4754a 907394i bk14: 5012a 940079i bk15: 4940a 941133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.52858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82396, Miss = 23330, Miss_rate = 0.283, Pending_hits = 592, Reservation_fails = 783
L2_cache_bank[1]: Access = 83145, Miss = 23442, Miss_rate = 0.282, Pending_hits = 546, Reservation_fails = 1084
L2_cache_bank[2]: Access = 82350, Miss = 24556, Miss_rate = 0.298, Pending_hits = 570, Reservation_fails = 329
L2_cache_bank[3]: Access = 83799, Miss = 24833, Miss_rate = 0.296, Pending_hits = 602, Reservation_fails = 361
L2_cache_bank[4]: Access = 82396, Miss = 23518, Miss_rate = 0.285, Pending_hits = 559, Reservation_fails = 552
L2_cache_bank[5]: Access = 83613, Miss = 23373, Miss_rate = 0.280, Pending_hits = 553, Reservation_fails = 1090
L2_cache_bank[6]: Access = 82885, Miss = 24579, Miss_rate = 0.297, Pending_hits = 530, Reservation_fails = 312
L2_cache_bank[7]: Access = 83455, Miss = 24257, Miss_rate = 0.291, Pending_hits = 568, Reservation_fails = 188
L2_cache_bank[8]: Access = 122988, Miss = 23627, Miss_rate = 0.192, Pending_hits = 534, Reservation_fails = 1147
L2_cache_bank[9]: Access = 83767, Miss = 22760, Miss_rate = 0.272, Pending_hits = 560, Reservation_fails = 804
L2_cache_bank[10]: Access = 83174, Miss = 24151, Miss_rate = 0.290, Pending_hits = 580, Reservation_fails = 203
L2_cache_bank[11]: Access = 84000, Miss = 24124, Miss_rate = 0.287, Pending_hits = 567, Reservation_fails = 313
L2_total_cache_accesses = 1037968
L2_total_cache_misses = 286550
L2_total_cache_miss_rate = 0.2761
L2_total_cache_pending_hits = 6761
L2_total_cache_reservation_fails = 7166
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 440817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4093
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303779
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4567
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2731
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=3539622
icnt_total_pkts_simt_to_mem=1451149
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.76885
	minimum = 6
	maximum = 32
Network latency average = 9.08631
	minimum = 6
	maximum = 21
Slowest packet = 2075140
Flit latency average = 7.58416
	minimum = 6
	maximum = 17
Slowest flit = 4988243
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.01747
	minimum = 0.0140384 (at node 7)
	maximum = 0.0215255 (at node 16)
Accepted packet rate average = 0.01747
	minimum = 0.0140384 (at node 7)
	maximum = 0.0215255 (at node 16)
Injected flit rate average = 0.0523059
	minimum = 0.0140384 (at node 7)
	maximum = 0.105756 (at node 16)
Accepted flit rate average= 0.0523059
	minimum = 0.0182499 (at node 17)
	maximum = 0.0842302 (at node 8)
Injected packet length average = 2.99405
Accepted packet length average = 2.99405
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.469 (9 samples)
	minimum = 6 (9 samples)
	maximum = 300.667 (9 samples)
Network latency average = 20.7623 (9 samples)
	minimum = 6 (9 samples)
	maximum = 246.111 (9 samples)
Flit latency average = 15.6955 (9 samples)
	minimum = 6 (9 samples)
	maximum = 243.667 (9 samples)
Fragmentation average = 0.0278536 (9 samples)
	minimum = 0 (9 samples)
	maximum = 165.889 (9 samples)
Injected packet rate average = 0.050632 (9 samples)
	minimum = 0.0386259 (9 samples)
	maximum = 0.0918667 (9 samples)
Accepted packet rate average = 0.050632 (9 samples)
	minimum = 0.0386259 (9 samples)
	maximum = 0.0918667 (9 samples)
Injected flit rate average = 0.125595 (9 samples)
	minimum = 0.0508971 (9 samples)
	maximum = 0.244944 (9 samples)
Accepted flit rate average = 0.125595 (9 samples)
	minimum = 0.0671993 (9 samples)
	maximum = 0.213551 (9 samples)
Injected packet size average = 2.48055 (9 samples)
Accepted packet size average = 2.48055 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 14 sec (494 sec)
gpgpu_simulation_rate = 34007 (inst/sec)
gpgpu_simulation_rate = 1539 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 493906.031250 (ms)
Result stored in result.txt
