// Seed: 1710430573
`timescale 1ps / 1ps
module module_0;
  reg id_1, id_2;
  always @(posedge 1) begin
    id_2 <= 1;
  end
  logic id_3;
  always @(posedge 1) begin
    id_2 <= id_1;
  end
  always @(*) begin
    id_0 <= {1, 1, 1 & 1, 1'h0};
  end
  defparam id_4.id_5 = id_3;
endmodule
