/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [10:0] _03_;
  wire [3:0] _04_;
  wire [5:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [32:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(_01_ ? in_data[172] : _00_);
  assign celloutsig_1_7z = !(celloutsig_1_1z ? celloutsig_1_3z[6] : celloutsig_1_0z);
  assign celloutsig_1_10z = !(celloutsig_1_3z[1] ? celloutsig_1_4z : celloutsig_1_6z);
  assign celloutsig_0_7z = !(celloutsig_0_5z ? celloutsig_0_2z : celloutsig_0_0z[3]);
  assign celloutsig_0_11z = !(celloutsig_0_0z[5] ? celloutsig_0_1z : in_data[65]);
  assign celloutsig_0_13z = !(celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_10z);
  assign celloutsig_0_1z = !(in_data[42] ? celloutsig_0_0z[7] : celloutsig_0_0z[3]);
  assign celloutsig_0_15z = celloutsig_0_13z | celloutsig_0_6z;
  assign celloutsig_0_2z = celloutsig_0_1z | celloutsig_0_0z[4];
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_0z[6];
  assign celloutsig_0_22z = celloutsig_0_12z ^ celloutsig_0_16z;
  assign celloutsig_1_0z = in_data[144] ^ in_data[108];
  assign celloutsig_0_0z = in_data[22:15] + in_data[79:72];
  assign celloutsig_1_11z = { _02_[10:6], _00_, _02_[4], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_4z } + { celloutsig_1_0z, _02_[10:6], _00_, _02_[4], _03_[2], _01_, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_11z[8:5] + _04_;
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_9z } + { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_18z } + { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  reg [5:0] _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _23_ <= 6'h00;
    else _23_ <= celloutsig_1_3z[7:2];
  assign { _04_, _05_[1:0] } = _23_;
  reg [23:0] _24_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 24'h000000;
    else _24_ <= { in_data[54:45], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_19z };
  assign out_data[23:0] = _24_;
  reg [8:0] _25_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 9'h000;
    else _25_ <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _02_[10:6], _00_, _02_[4], _03_[2], _01_ } = _25_;
  assign celloutsig_1_3z = { celloutsig_1_1z, _02_[10:6], _00_, _02_[4], _03_[2], _01_, celloutsig_1_1z } / { 1'h1, celloutsig_1_1z, _02_[10:6], _00_, _02_[4], _03_[2], _01_ };
  assign celloutsig_1_13z = { celloutsig_1_11z[6], _04_, _05_[1:0], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z } / { 1'h1, in_data[115:106] };
  assign celloutsig_1_19z = { celloutsig_1_13z[0], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_5z } / { 1'h1, celloutsig_1_11z[9:0], celloutsig_1_6z, celloutsig_1_11z, _04_, _05_[1:0], celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_7z } === { in_data[67:60], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_14z = in_data[15:11] === in_data[87:83];
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z } === { in_data[28:25], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_0z[7], celloutsig_0_18z, celloutsig_0_8z } === { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_23z[3:1], celloutsig_0_15z } === { in_data[12], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[157:140] === in_data[173:156];
  assign celloutsig_1_5z = in_data[135] & celloutsig_1_0z;
  assign celloutsig_1_16z = in_data[167] & in_data[131];
  assign celloutsig_0_5z = celloutsig_0_1z & in_data[81];
  assign celloutsig_0_6z = celloutsig_0_3z & celloutsig_0_0z[2];
  assign celloutsig_0_21z = celloutsig_0_11z & celloutsig_0_2z;
  assign celloutsig_0_3z = | in_data[54:31];
  assign celloutsig_1_6z = | { _02_[7:6], _02_[4], celloutsig_1_5z, _00_ };
  assign celloutsig_1_12z = | { celloutsig_1_11z[9:3], celloutsig_1_0z };
  assign celloutsig_0_8z = | { celloutsig_0_6z, in_data[40:38] };
  assign celloutsig_0_9z = | { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, in_data[54:31], celloutsig_0_0z[4:0] };
  assign celloutsig_0_24z = | { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, in_data[54:31], celloutsig_0_0z };
  assign celloutsig_0_12z = ~^ in_data[19:15];
  assign celloutsig_0_18z = ~^ { in_data[40:26], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_12z };
  assign { _02_[5], _02_[3:0] } = { _00_, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_4z };
  assign { _03_[10:3], _03_[1:0] } = { celloutsig_1_0z, _02_[10:6], _00_, _02_[4], _01_, celloutsig_1_4z };
  assign _05_[5:2] = _04_;
  assign { out_data[131:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z[31:0], celloutsig_0_27z };
endmodule
