[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated\\ID"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_iSKind",
    "sources":[
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_source1",
    "sources":[
      "~ID|ID>io_r1RData",
      "~ID|ID>io_r1REn",
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_source2",
    "sources":[
      "~ID|ID>io_r2RData",
      "~ID|ID>io_r2REn",
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_rWAddr",
    "sources":[
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_r2REn",
    "sources":[
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_r2RAddr",
    "sources":[
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_rWEn",
    "sources":[
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_r1RAddr",
    "sources":[
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_r1REn",
    "sources":[
      "~ID|ID>io_instData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ID|ID>io_iKind",
    "sources":[
      "~ID|ID>io_instData"
    ]
  }
]