// Seed: 2178184868
module module_0 (
    input tri0 id_0,
    output supply1 id_1
    , id_13,
    input wand id_2,
    output tri1 id_3,
    output wor id_4,
    input wor id_5,
    output wire id_6
    , id_14,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    output uwire id_10,
    input wand id_11
);
  wire id_15;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output tri id_2,
    input wor id_3,
    input logic id_4,
    input tri1 id_5,
    output uwire id_6,
    input uwire id_7,
    output wor id_8,
    output supply1 id_9,
    output tri1 id_10,
    output tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri id_14,
    input tri id_15,
    input supply0 id_16,
    input tri id_17,
    output tri id_18
);
  wor id_20 = id_7;
  assign id_10 = 1;
  assign id_1  = id_4;
  module_0(
      id_20, id_11, id_20, id_0, id_6, id_20, id_6, id_12, id_20, id_16, id_6, id_5
  );
  always @(id_17 or negedge |id_17 & id_14) id_1 <= id_16 | id_17;
  wire id_21;
endmodule
