{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 15:33:20 2022 " "Info: Processing started: Wed Mar 23 15:33:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hour_count -c hour_count --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hour_count -c hour_count --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[3\] " "Warning: Node \"cnt0\[3\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[0\] " "Warning: Node \"cnt1\[0\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[2\] " "Warning: Node \"cnt1\[2\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[3\] " "Warning: Node \"cnt1\[3\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[1\] " "Warning: Node \"cnt0\[1\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[2\] " "Warning: Node \"cnt0\[2\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[0\] " "Warning: Node \"cnt0\[0\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[1\] " "Warning: Node \"cnt1\[1\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cout2 " "Info: Assuming node \"Cout2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnt1\[1\] " "Info: Detected ripple clock \"cnt1\[1\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[0\] " "Info: Detected ripple clock \"cnt0\[0\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[2\] " "Info: Detected ripple clock \"cnt0\[2\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[1\] " "Info: Detected ripple clock \"cnt0\[1\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[3\] " "Info: Detected ripple clock \"cnt1\[3\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[2\] " "Info: Detected ripple clock \"cnt1\[2\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[0\] " "Info: Detected ripple clock \"cnt1\[0\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[3\] " "Info: Detected ripple clock \"cnt0\[3\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cnt1\[3\]~7 " "Info: Detected gated clock \"cnt1\[3\]~7\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~2 " "Info: Detected gated clock \"process_0~2\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~1 " "Info: Detected gated clock \"process_0~1\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Cout2 register cnt1\[0\] register cnt0\[2\] 144.07 MHz 6.941 ns Internal " "Info: Clock \"Cout2\" has Internal fmax of 144.07 MHz between source register \"cnt1\[0\]\" and destination register \"cnt0\[2\]\" (period= 6.941 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.421 ns + Longest register register " "Info: + Longest register to register delay is 1.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[0\] 1 REG LCCOMB_X22_Y26_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y26_N16; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.306 ns) 0.685 ns process_0~1 2 COMB LCCOMB_X22_Y26_N20 4 " "Info: 2: + IC(0.379 ns) + CELL(0.306 ns) = 0.685 ns; Loc. = LCCOMB_X22_Y26_N20; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { cnt1[0] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.071 ns) 1.063 ns cnt0~10 3 COMB LCCOMB_X22_Y26_N26 1 " "Info: 3: + IC(0.307 ns) + CELL(0.071 ns) = 1.063 ns; Loc. = LCCOMB_X22_Y26_N26; Fanout = 1; COMB Node = 'cnt0~10'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { process_0~1 cnt0~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.071 ns) 1.421 ns cnt0\[2\] 4 REG LCCOMB_X22_Y26_N22 5 " "Info: 4: + IC(0.287 ns) + CELL(0.071 ns) = 1.421 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { cnt0~10 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 31.53 % ) " "Info: Total cell delay = 0.448 ns ( 31.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 68.47 % ) " "Info: Total interconnect delay = 0.973 ns ( 68.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { cnt1[0] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.421 ns" { cnt1[0] {} process_0~1 {} cnt0~10 {} cnt0[2] {} } { 0.000ns 0.379ns 0.307ns 0.287ns } { 0.000ns 0.306ns 0.071ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.190 ns - Smallest " "Info: - Smallest clock skew is -4.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"Cout2\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.375 ns ( 48.06 % ) " "Info: Total cell delay = 1.375 ns ( 48.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 51.94 % ) " "Info: Total interconnect delay = 1.486 ns ( 51.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.486ns } { 0.000ns 1.073ns 0.302ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 7.051 ns - Longest register " "Info: - Longest clock path from clock \"Cout2\" to source register is 7.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.306 ns) 3.682 ns process_0~2 3 COMB LCCOMB_X22_Y26_N0 3 " "Info: 3: + IC(0.515 ns) + CELL(0.306 ns) = 3.682 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { cnt0[2] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.464 ns) 4.501 ns cnt1\[3\]~7 4 COMB LCCOMB_X22_Y26_N4 1 " "Info: 4: + IC(0.355 ns) + CELL(0.464 ns) = 4.501 ns; Loc. = LCCOMB_X22_Y26_N4; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { process_0~2 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 5.745 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G14 4 " "Info: 5: + IC(1.244 ns) + CELL(0.000 ns) = 5.745 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.071 ns) 7.051 ns cnt1\[0\] 6 REG LCCOMB_X22_Y26_N16 6 " "Info: 6: + IC(1.235 ns) + CELL(0.071 ns) = 7.051 ns; Loc. = LCCOMB_X22_Y26_N16; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 31.43 % ) " "Info: Total cell delay = 2.216 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.835 ns ( 68.57 % ) " "Info: Total interconnect delay = 4.835 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.235ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.486ns } { 0.000ns 1.073ns 0.302ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.235ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.330 ns + " "Info: + Micro setup delay of destination is 1.330 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { cnt1[0] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.421 ns" { cnt1[0] {} process_0~1 {} cnt0~10 {} cnt0[2] {} } { 0.000ns 0.379ns 0.307ns 0.287ns } { 0.000ns 0.306ns 0.071ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.486ns } { 0.000ns 1.073ns 0.302ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.235ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Cout2 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"Cout2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt0\[1\] cnt1\[1\] Cout2 2.747 ns " "Info: Found hold time violation between source  pin or register \"cnt0\[1\]\" and destination pin or register \"cnt1\[1\]\" for clock \"Cout2\" (Hold time is 2.747 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.413 ns + Largest " "Info: + Largest clock skew is 4.413 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 destination 7.054 ns + Longest register " "Info: + Longest clock path from clock \"Cout2\" to destination register is 7.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.306 ns) 3.682 ns process_0~2 3 COMB LCCOMB_X22_Y26_N0 3 " "Info: 3: + IC(0.515 ns) + CELL(0.306 ns) = 3.682 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { cnt0[2] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.464 ns) 4.501 ns cnt1\[3\]~7 4 COMB LCCOMB_X22_Y26_N4 1 " "Info: 4: + IC(0.355 ns) + CELL(0.464 ns) = 4.501 ns; Loc. = LCCOMB_X22_Y26_N4; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { process_0~2 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 5.745 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G14 4 " "Info: 5: + IC(1.244 ns) + CELL(0.000 ns) = 5.745 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.071 ns) 7.054 ns cnt1\[1\] 6 REG LCCOMB_X22_Y26_N8 6 " "Info: 6: + IC(1.238 ns) + CELL(0.071 ns) = 7.054 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 31.41 % ) " "Info: Total cell delay = 2.216 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.838 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 2.641 ns - Shortest register " "Info: - Shortest clock path from clock \"Cout2\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.071 ns) 2.641 ns cnt0\[1\] 2 REG LCCOMB_X21_Y26_N20 6 " "Info: 2: + IC(1.497 ns) + CELL(0.071 ns) = 2.641 ns; Loc. = LCCOMB_X21_Y26_N20; Fanout = 6; REG Node = 'cnt0\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 43.32 % ) " "Info: Total cell delay = 1.144 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 56.68 % ) " "Info: Total interconnect delay = 1.497 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Cout2 {} Cout2~combout {} cnt0[1] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.073ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Cout2 {} Cout2~combout {} cnt0[1] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.073ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.666 ns - Shortest register register " "Info: - Shortest register to register delay is 1.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt0\[1\] 1 REG LCCOMB_X21_Y26_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y26_N20; Fanout = 6; REG Node = 'cnt0\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.071 ns) 0.542 ns process_0~2 2 COMB LCCOMB_X22_Y26_N0 3 " "Info: 2: + IC(0.471 ns) + CELL(0.071 ns) = 0.542 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { cnt0[1] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.071 ns) 0.908 ns cnt1\[1\]~8 3 COMB LCCOMB_X22_Y26_N10 1 " "Info: 3: + IC(0.295 ns) + CELL(0.071 ns) = 0.908 ns; Loc. = LCCOMB_X22_Y26_N10; Fanout = 1; COMB Node = 'cnt1\[1\]~8'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { process_0~2 cnt1[1]~8 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.306 ns) 1.666 ns cnt1\[1\] 4 REG LCCOMB_X22_Y26_N8 6 " "Info: 4: + IC(0.452 ns) + CELL(0.306 ns) = 1.666 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 26.89 % ) " "Info: Total cell delay = 0.448 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 73.11 % ) " "Info: Total interconnect delay = 1.218 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { cnt0[1] process_0~2 cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.666 ns" { cnt0[1] {} process_0~2 {} cnt1[1]~8 {} cnt1[1] {} } { 0.000ns 0.471ns 0.295ns 0.452ns } { 0.000ns 0.071ns 0.071ns 0.306ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Cout2 cnt0[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Cout2 {} Cout2~combout {} cnt0[1] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.073ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { cnt0[1] process_0~2 cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.666 ns" { cnt0[1] {} process_0~2 {} cnt1[1]~8 {} cnt1[1] {} } { 0.000ns 0.471ns 0.295ns 0.452ns } { 0.000ns 0.071ns 0.071ns 0.306ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cout2 h\[1\] cnt1\[1\] 13.054 ns register " "Info: tco from clock \"Cout2\" to destination pin \"h\[1\]\" through register \"cnt1\[1\]\" is 13.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 7.054 ns + Longest register " "Info: + Longest clock path from clock \"Cout2\" to source register is 7.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.073 ns) 1.073 ns Cout2 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.073 ns) = 1.073 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.302 ns) 2.861 ns cnt0\[2\] 2 REG LCCOMB_X22_Y26_N22 5 " "Info: 2: + IC(1.486 ns) + CELL(0.302 ns) = 2.861 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.306 ns) 3.682 ns process_0~2 3 COMB LCCOMB_X22_Y26_N0 3 " "Info: 3: + IC(0.515 ns) + CELL(0.306 ns) = 3.682 ns; Loc. = LCCOMB_X22_Y26_N0; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { cnt0[2] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.464 ns) 4.501 ns cnt1\[3\]~7 4 COMB LCCOMB_X22_Y26_N4 1 " "Info: 4: + IC(0.355 ns) + CELL(0.464 ns) = 4.501 ns; Loc. = LCCOMB_X22_Y26_N4; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { process_0~2 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.000 ns) 5.745 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G14 4 " "Info: 5: + IC(1.244 ns) + CELL(0.000 ns) = 5.745 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.071 ns) 7.054 ns cnt1\[1\] 6 REG LCCOMB_X22_Y26_N8 6 " "Info: 6: + IC(1.238 ns) + CELL(0.071 ns) = 7.054 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 31.41 % ) " "Info: Total cell delay = 2.216 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.838 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns + Longest register pin " "Info: + Longest register to pin delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[1\] 1 REG LCCOMB_X22_Y26_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y26_N8; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(2.413 ns) 6.000 ns h\[1\] 2 PIN PIN_AA12 0 " "Info: 2: + IC(3.587 ns) + CELL(2.413 ns) = 6.000 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'h\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { cnt1[1] h[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.413 ns ( 40.22 % ) " "Info: Total cell delay = 2.413 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 59.78 % ) " "Info: Total interconnect delay = 3.587 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { cnt1[1] h[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { cnt1[1] {} h[1] {} } { 0.000ns 3.587ns } { 0.000ns 2.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.054 ns" { Cout2 cnt0[2] process_0~2 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.054 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} process_0~2 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.486ns 0.515ns 0.355ns 1.244ns 1.238ns } { 0.000ns 1.073ns 0.302ns 0.306ns 0.464ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { cnt1[1] h[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "6.000 ns" { cnt1[1] {} h[1] {} } { 0.000ns 3.587ns } { 0.000ns 2.413ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 15:33:20 2022 " "Info: Processing ended: Wed Mar 23 15:33:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
