INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu4
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-311] analyzing module decode5to32
INFO: [VRFC 10-311] analyzing module decodeopcode
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-311] analyzing module reg1
INFO: [VRFC 10-311] analyzing module reg3
INFO: [VRFC 10-311] analyzing module regalu
WARNING: [VRFC 10-2938] 'REGtoALUa' is already implicitly declared on line 334 [C:/Users/jrper/OneDrive/Documents/EECE3324/group/cpu4.v:338]
INFO: [VRFC 10-311] analyzing module regfile32x32
INFO: [VRFC 10-311] analyzing module reg32negative
INFO: [VRFC 10-311] analyzing module alupipe
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module alu_cell
INFO: [VRFC 10-311] analyzing module lac
INFO: [VRFC 10-311] analyzing module lac2
INFO: [VRFC 10-311] analyzing module lac3
INFO: [VRFC 10-311] analyzing module lac4
INFO: [VRFC 10-311] analyzing module lac5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/decode5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode5to32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decode5to32' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/decode5to32.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/decodeopcode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodeopcode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decodeopcode' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/decodeopcode.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2to1' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/mux2to1.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/reg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'reg1' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/reg1.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/reg3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'reg3' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/reg3.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'reg32' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/reg32.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regalu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regalu
WARNING: [VRFC 10-2938] 'REGtoALUa' is already implicitly declared on line 25 [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regalu.v:29]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regalu' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regalu.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regfile32x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32x32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile32x32' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/regfile32x32.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sources_1/new/signextend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jrper/OneDrive/Documents/EECE3324/group/group.srcs/sim_1/new/cpu4_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu4_testbench
