# comp300-fa21-p4

Build, test and document a hardware peripheral multiplexed 7-segment display on a Verilog RISC-V processor.  Demonstrate the operation of the peripheral with a simple up/down timer. 

Report due Tuesday, 30-Nov 11:59 PM  

Slides - https://docs.google.com/presentation/d/1ur4yyeQ8IkPag7LVvff04xgPumYKgeeqtxgRB1IVXRQ/edit?usp=sharing

Report - https://docs.google.com/document/d/1GxgOZSNeaUoyCFRNSStoyuUtlYQ4IuaW76L5aXGuUz8/edit?usp=sharing

Panapto - https://docs.google.com/document/d/15qLzcdPh3dZi4d-BG1OaEymAeCcbs1DNBAQ2eNPDqFA/edit?usp=sharing
