
WT_LED.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000010a  00800100  00001480  00001514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001480  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001e  0080020a  0080020a  0000161e  2**0
                  ALLOC
  3 .debug_aranges 00000180  00000000  00000000  0000161e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000052a  00000000  00000000  0000179e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002609  00000000  00000000  00001cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000125a  00000000  00000000  000042d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001818  00000000  00000000  0000552b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000370  00000000  00000000  00006d44  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000692  00000000  00000000  000070b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000009d1  00000000  00000000  00007746  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00008117  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 1c 02 	jmp	0x438	; 0x438 <__vector_3>
      10:	0c 94 47 02 	jmp	0x48e	; 0x48e <__vector_4>
      14:	0c 94 61 02 	jmp	0x4c2	; 0x4c2 <__vector_5>
      18:	0c 94 13 03 	jmp	0x626	; 0x626 <__vector_6>
      1c:	0c 94 23 03 	jmp	0x646	; 0x646 <__vector_7>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 5d 03 	jmp	0x6ba	; 0x6ba <__vector_13>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	12 e0       	ldi	r17, 0x02	; 2
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	e0 e8       	ldi	r30, 0x80	; 128
      90:	f4 e1       	ldi	r31, 0x14	; 20
      92:	02 c0       	rjmp	.+4      	; 0x98 <.do_copy_data_start>

00000094 <.do_copy_data_loop>:
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0

00000098 <.do_copy_data_start>:
      98:	aa 30       	cpi	r26, 0x0A	; 10
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <.do_copy_data_loop>

0000009e <__do_clear_bss>:
      9e:	12 e0       	ldi	r17, 0x02	; 2
      a0:	aa e0       	ldi	r26, 0x0A	; 10
      a2:	b2 e0       	ldi	r27, 0x02	; 2
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	a8 32       	cpi	r26, 0x28	; 40
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 31 04 	call	0x862	; 0x862 <main>
      b2:	0c 94 3e 0a 	jmp	0x147c	; 0x147c <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <updateStatusLEDs>:
	//Configuration SPI
	//SPE =  1 ---> Enable SPI
	//MSTR = 1 ---> Microcontroller is master, Shiftregister is slave 
	//SPR0 = 1 
	//SPR1 = 0 ---> SCK frequency = fosc / 16 = 20.000.000 / 16 = 1,25 MHz.  
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0)|(1<<SPR1);
      ba:	83 e5       	ldi	r24, 0x53	; 83
      bc:	8c bd       	out	0x2c, r24	; 44

	// Write byte to shift register, transmission automatically start 
	SPDR = statusLEDs.byte;			
      be:	80 91 21 02 	lds	r24, 0x0221
      c2:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF))); 
      c4:	0d b4       	in	r0, 0x2d	; 45
      c6:	07 fe       	sbrs	r0, 7
      c8:	fd cf       	rjmp	.-6      	; 0xc4 <updateStatusLEDs+0xa>

	//Configuration SPI
	//SPE =  1 ---> Disable SPI
	//MSTR = 1 ---> Microcontroller is slave, Shiftregister is master
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
      ca:	1c bc       	out	0x2c, r1	; 44
	PORTB  |= 01000000;				// pull up sck 
      cc:	85 b1       	in	r24, 0x05	; 5
      ce:	85 b9       	out	0x05, r24	; 5
	PORTB  |= MISO;					// Enable STRB 	
      d0:	2e 9a       	sbi	0x05, 6	; 5
      d2:	80 e0       	ldi	r24, 0x00	; 0
      d4:	90 e0       	ldi	r25, 0x00	; 0
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
	{asm(" nop");}					// Short time delay 
      d6:	00 00       	nop
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
	PORTB  |= 01000000;				// pull up sck 
	PORTB  |= MISO;					// Enable STRB 	
	
	for(int N = 0; N<300 ; N++)		//for loop (3 times)
      d8:	01 96       	adiw	r24, 0x01	; 1
      da:	21 e0       	ldi	r18, 0x01	; 1
      dc:	8c 32       	cpi	r24, 0x2C	; 44
      de:	92 07       	cpc	r25, r18
      e0:	d1 f7       	brne	.-12     	; 0xd6 <updateStatusLEDs+0x1c>
	{asm(" nop");}					// Short time delay 
	PORTB  &= ~MISO;				// Disable STRB
      e2:	2e 98       	cbi	0x05, 6	; 5
  }
      e4:	08 95       	ret

000000e6 <StartUp_Ledblinking>:


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
      e6:	0f 93       	push	r16
      e8:	1f 93       	push	r17
      ea:	00 e0       	ldi	r16, 0x00	; 0
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
      ec:	80 91 21 02 	lds	r24, 0x0221
      f0:	81 60       	ori	r24, 0x01	; 1
      f2:	80 93 21 02 	sts	0x0221, r24
      f6:	10 e0       	ldi	r17, 0x00	; 0
      f8:	0b c0       	rjmp	.+22     	; 0x110 <StartUp_Ledblinking+0x2a>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
      fa:	10 92 23 02 	sts	0x0223, r1
      fe:	10 92 22 02 	sts	0x0222, r1
     102:	80 91 22 02 	lds	r24, 0x0222
     106:	90 91 23 02 	lds	r25, 0x0223
     10a:	0a 97       	sbiw	r24, 0x0a	; 10
     10c:	d0 f3       	brcs	.-12     	; 0x102 <StartUp_Ledblinking+0x1c>
     10e:	02 c0       	rjmp	.+4      	; 0x114 <StartUp_Ledblinking+0x2e>
     110:	24 e6       	ldi	r18, 0x64	; 100
     112:	30 e0       	ldi	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     114:	21 50       	subi	r18, 0x01	; 1
     116:	30 40       	sbci	r19, 0x00	; 0
     118:	8f ef       	ldi	r24, 0xFF	; 255
     11a:	2f 3f       	cpi	r18, 0xFF	; 255
     11c:	38 07       	cpc	r19, r24
     11e:	69 f7       	brne	.-38     	; 0xfa <StartUp_Ledblinking+0x14>
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
		  {	
			mSleep(100);			//delay 100ms 
			updateStatusLEDs();		//update de leds (write to shift register)
     120:	0e 94 5d 00 	call	0xba	; 0xba <updateStatusLEDs>
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
     124:	80 91 21 02 	lds	r24, 0x0221
     128:	88 0f       	add	r24, r24
     12a:	80 93 21 02 	sts	0x0221, r24
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
	  {
		statusLEDs.LED8 = 1;		//Set the first bit of the struct statusLeds (Led8 = on)
		for(char i = 0; i<6 ; i++)	//For loop (6 times)
     12e:	1f 5f       	subi	r17, 0xFF	; 255
     130:	16 30       	cpi	r17, 0x06	; 6
     132:	71 f7       	brne	.-36     	; 0x110 <StartUp_Ledblinking+0x2a>


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<3 ; i++)		//for loop (3 times)
     134:	0f 5f       	subi	r16, 0xFF	; 255
     136:	03 30       	cpi	r16, 0x03	; 3
     138:	c9 f6       	brne	.-78     	; 0xec <StartUp_Ledblinking+0x6>
			updateStatusLEDs();		//update de leds (write to shift register)
			statusLEDs.byte = (statusLEDs.byte<<1);	//Shift the bit to left (Led9 = on, Led 8 = off)
		  }
	  }

	statusLEDs.byte = 0b00111111;	//All leds on 		
     13a:	8f e3       	ldi	r24, 0x3F	; 63
     13c:	80 93 21 02 	sts	0x0221, r24
	updateStatusLEDs();				//update de leds (write to shift register)
     140:	0e 94 5d 00 	call	0xba	; 0xba <updateStatusLEDs>
     144:	24 ef       	ldi	r18, 0xF4	; 244
     146:	31 e0       	ldi	r19, 0x01	; 1
     148:	0a c0       	rjmp	.+20     	; 0x15e <StartUp_Ledblinking+0x78>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     14a:	10 92 23 02 	sts	0x0223, r1
     14e:	10 92 22 02 	sts	0x0222, r1
     152:	80 91 22 02 	lds	r24, 0x0222
     156:	90 91 23 02 	lds	r25, 0x0223
     15a:	0a 97       	sbiw	r24, 0x0a	; 10
     15c:	d0 f3       	brcs	.-12     	; 0x152 <StartUp_Ledblinking+0x6c>
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     15e:	21 50       	subi	r18, 0x01	; 1
     160:	30 40       	sbci	r19, 0x00	; 0
     162:	8f ef       	ldi	r24, 0xFF	; 255
     164:	2f 3f       	cpi	r18, 0xFF	; 255
     166:	38 07       	cpc	r19, r24
     168:	81 f7       	brne	.-32     	; 0x14a <StartUp_Ledblinking+0x64>
	  }

	statusLEDs.byte = 0b00111111;	//All leds on 		
	updateStatusLEDs();				//update de leds (write to shift register)
	mSleep(500);					//delay 500ms
	statusLEDs.byte = 0b00000000;   //All leds off 
     16a:	10 92 21 02 	sts	0x0221, r1
	updateStatusLEDs();				//Update de leds (write to shift register)
     16e:	0e 94 5d 00 	call	0xba	; 0xba <updateStatusLEDs>
 }
     172:	1f 91       	pop	r17
     174:	0f 91       	pop	r16
     176:	08 95       	ret

00000178 <LedOnOff>:

void LedOnOff (uint8_t led)
	{
		statusLEDs.byte = (uint8_t) led; 	//read data as byte
     178:	80 93 21 02 	sts	0x0221, r24
		updateStatusLEDs();					//Update de leds (write to shift register)
     17c:	0e 94 5d 00 	call	0xba	; 0xba <updateStatusLEDs>
	}
     180:	08 95       	ret

00000182 <ADC_Init>:
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     182:	80 e2       	ldi	r24, 0x20	; 32
     184:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(1<<ADPS2)|(0<<ADPS1)|(0<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     188:	84 ee       	ldi	r24, 0xE4	; 228
     18a:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     18e:	10 92 7b 00 	sts	0x007B, r1
  }
     192:	08 95       	ret

00000194 <ADC_Conversion>:

// Funtion for ADC Conversion
unsigned char ADC_Conversion (unsigned char Channel) //PA0 = Channel 1 ... PA7 = Channel 8
  {
  	ADCL = 0;	// Reset ADCL
     194:	10 92 78 00 	sts	0x0078, r1
	ADCH = 0;	// Reset ADCH
     198:	10 92 79 00 	sts	0x0079, r1
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
     19c:	90 91 7c 00 	lds	r25, 0x007C
     1a0:	90 72       	andi	r25, 0x20	; 32
     1a2:	90 93 7c 00 	sts	0x007C, r25
	ADMUX |= Channel;	// Set Channel 
     1a6:	90 91 7c 00 	lds	r25, 0x007C
     1aa:	98 2b       	or	r25, r24
     1ac:	90 93 7c 00 	sts	0x007C, r25
     1b0:	80 e0       	ldi	r24, 0x00	; 0
     1b2:	90 e0       	ldi	r25, 0x00	; 0
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
	{asm(" nop");}					// Short time delay 
     1b4:	00 00       	nop
	ADCH = 0;	// Reset ADCH
	ADMUX &= (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
	ADMUX |= Channel;	// Set Channel 
	
	// Wait, Assembler instruction : No operation 
	for(int N = 0; N<300 ; N++)		//for loop (300 times)
     1b6:	01 96       	adiw	r24, 0x01	; 1
     1b8:	21 e0       	ldi	r18, 0x01	; 1
     1ba:	8c 32       	cpi	r24, 0x2C	; 44
     1bc:	92 07       	cpc	r25, r18
     1be:	d1 f7       	brne	.-12     	; 0x1b4 <ADC_Conversion+0x20>
	{asm(" nop");}					// Short time delay 
	
	ADCSRA |= (1 << ADSC); 			// start Analog to Digital Conversion 
     1c0:	80 91 7a 00 	lds	r24, 0x007A
     1c4:	80 64       	ori	r24, 0x40	; 64
     1c6:	80 93 7a 00 	sts	0x007A, r24
	while(!(ADCSRA & (1<<ADIF)));	// Wait for the AD conversion to complete
     1ca:	80 91 7a 00 	lds	r24, 0x007A
     1ce:	84 ff       	sbrs	r24, 4
     1d0:	fc cf       	rjmp	.-8      	; 0x1ca <ADC_Conversion+0x36>
	ADCSRA |= (1 << ADIF); 			//set the bit to clear ADIF flag 
     1d2:	80 91 7a 00 	lds	r24, 0x007A
     1d6:	80 61       	ori	r24, 0x10	; 16
     1d8:	80 93 7a 00 	sts	0x007A, r24
	
	return ADCH;					//Return the measured value 
     1dc:	80 91 79 00 	lds	r24, 0x0079
  }
     1e0:	08 95       	ret

000001e2 <GetADCValue_BatteryVoltage>:

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_BatteryVoltage (void)
  {
	return ADC_Conversion(0);
     1e2:	80 e0       	ldi	r24, 0x00	; 0
     1e4:	0e 94 ca 00 	call	0x194	; 0x194 <ADC_Conversion>
  }
     1e8:	08 95       	ret

000001ea <GetADCValue_Temprature>:

// This function retrun 1 byte Temprature ADC Value
unsigned char GetADCValue_Temprature (void)
  {
	return ADC_Conversion(3) * 1.6;
     1ea:	83 e0       	ldi	r24, 0x03	; 3
     1ec:	0e 94 ca 00 	call	0x194	; 0x194 <ADC_Conversion>
     1f0:	90 e0       	ldi	r25, 0x00	; 0
     1f2:	aa 27       	eor	r26, r26
     1f4:	97 fd       	sbrc	r25, 7
     1f6:	a0 95       	com	r26
     1f8:	ba 2f       	mov	r27, r26
     1fa:	bc 01       	movw	r22, r24
     1fc:	cd 01       	movw	r24, r26
     1fe:	0e 94 60 07 	call	0xec0	; 0xec0 <__floatsisf>
     202:	2d ec       	ldi	r18, 0xCD	; 205
     204:	3c ec       	ldi	r19, 0xCC	; 204
     206:	4c ec       	ldi	r20, 0xCC	; 204
     208:	5f e3       	ldi	r21, 0x3F	; 63
     20a:	0e 94 36 06 	call	0xc6c	; 0xc6c <__mulsf3>
     20e:	0e 94 60 04 	call	0x8c0	; 0x8c0 <__fixunssfsi>
     212:	dc 01       	movw	r26, r24
     214:	cb 01       	movw	r24, r22
  }
     216:	08 95       	ret

00000218 <GetADCValue_LDR1>:

// This function retrun 1 byte LDR1 ADC Value
unsigned char GetADCValue_LDR1 (void)
  {
	return ADC_Conversion(1);
     218:	81 e0       	ldi	r24, 0x01	; 1
     21a:	0e 94 ca 00 	call	0x194	; 0x194 <ADC_Conversion>
  }
     21e:	08 95       	ret

00000220 <GetADCValue_LDR2>:

// This function retrun 1 byte LDR2 ADC Value
unsigned char GetADCValue_LDR2 (void)
  {
	return ADC_Conversion(2);
     220:	82 e0       	ldi	r24, 0x02	; 2
     222:	0e 94 ca 00 	call	0x194	; 0x194 <ADC_Conversion>
  }
     226:	08 95       	ret

00000228 <initACS>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
void initACS (void)
  {
	  // Initialize Timer 0 -  PWM ACS
	  TCCR0A =   (0 << WGM00)  | (1 << WGM01) 		//CTC MODE 
     228:	82 e5       	ldi	r24, 0x52	; 82
     22a:	84 bd       	out	0x24, r24	; 36
    		  |  (1 << COM0A0) | (0 << COM0A1)		//OC2A OFF
			  |  (1 << COM0B0) | (0 << COM0B1);		//OC2B OFF 
	
	  TCCR0B = (0 << WGM02) |  (0 << CS02)  | (1 << CS01) | (0 << CS00);	//PRESCALER 1 
     22c:	82 e0       	ldi	r24, 0x02	; 2
     22e:	85 bd       	out	0x25, r24	; 37
			
  	  OCR0A  = 34;	//	20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     230:	82 e2       	ldi	r24, 0x22	; 34
     232:	87 bd       	out	0x27, r24	; 39
	  OCR0B  = 34;	//  20000000 / (2*8*(221+1)) =  36036 Hz = 36kHz     (Page.146 datasheet)
     234:	88 bd       	out	0x28, r24	; 40
  } 
     236:	08 95       	ret

00000238 <ACS_Check_Left>:


char ACS_Check_Left(void) 
  {
	acs_detect_timeout=0;
     238:	10 92 26 02 	sts	0x0226, r1
     23c:	10 92 25 02 	sts	0x0225, r1
	acs_event_counter=0;
     240:	10 92 27 02 	sts	0x0227, r1
	ACS_L_CLEAR;
     244:	47 98       	cbi	0x08, 7	; 8
     246:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     248:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     24a:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     24c:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_L_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     24e:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     250:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     252:	10 92 23 02 	sts	0x0223, r1
     256:	10 92 22 02 	sts	0x0222, r1
     25a:	80 91 22 02 	lds	r24, 0x0222
     25e:	90 91 23 02 	lds	r25, 0x0223
     262:	02 97       	sbiw	r24, 0x02	; 2
     264:	d0 f3       	brcs	.-12     	; 0x25a <ACS_Check_Left+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     266:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     268:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     26a:	10 92 23 02 	sts	0x0223, r1
     26e:	10 92 22 02 	sts	0x0222, r1
     272:	80 91 22 02 	lds	r24, 0x0222
     276:	90 91 23 02 	lds	r25, 0x0223
     27a:	02 97       	sbiw	r24, 0x02	; 2
     27c:	d0 f3       	brcs	.-12     	; 0x272 <ACS_Check_Left+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_L_CLEAR;

	for (char i=0; i<30; i++)
     27e:	2f 5f       	subi	r18, 0xFF	; 255
     280:	2e 31       	cpi	r18, 0x1E	; 30
     282:	29 f7       	brne	.-54     	; 0x24e <ACS_Check_Left+0x16>
     284:	20 e0       	ldi	r18, 0x00	; 0
     286:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     288:	80 91 27 02 	lds	r24, 0x0227
     28c:	84 30       	cpi	r24, 0x04	; 4
     28e:	38 f0       	brcs	.+14     	; 0x29e <ACS_Check_Left+0x66>
     290:	30 93 26 02 	sts	0x0226, r19
     294:	20 93 25 02 	sts	0x0225, r18
			{	
			  
			  //statusLEDs.LED11 = true;
			  //updateStatusLEDs();	
			  ACS_L_SET;
     298:	47 9a       	sbi	0x08, 7	; 8
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	08 95       	ret
			  return 1;
     29e:	2f 5f       	subi	r18, 0xFF	; 255
     2a0:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     2a2:	c9 01       	movw	r24, r18
     2a4:	01 97       	sbiw	r24, 0x01	; 1
     2a6:	40 97       	sbiw	r24, 0x10	; 16
     2a8:	78 f3       	brcs	.-34     	; 0x288 <ACS_Check_Left+0x50>
     2aa:	30 93 26 02 	sts	0x0226, r19
     2ae:	20 93 25 02 	sts	0x0225, r18
			{
			  //statusLEDs.LED11 = false;
			  //updateStatusLEDs();	
			  ACS_L_SET;
     2b2:	47 9a       	sbi	0x08, 7	; 8
     2b4:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     2b6:	08 95       	ret

000002b8 <ACS_Check_Front_Left>:

char ACS_Check_Front_Left(void) 
  {
	acs_detect_timeout=0;
     2b8:	10 92 26 02 	sts	0x0226, r1
     2bc:	10 92 25 02 	sts	0x0225, r1
	acs_event_counter=0;
     2c0:	10 92 27 02 	sts	0x0227, r1
	ACS_LF_CLEAR;
     2c4:	46 98       	cbi	0x08, 6	; 8
     2c6:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     2c8:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     2ca:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     2cc:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_LF_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     2ce:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     2d0:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     2d2:	10 92 23 02 	sts	0x0223, r1
     2d6:	10 92 22 02 	sts	0x0222, r1
     2da:	80 91 22 02 	lds	r24, 0x0222
     2de:	90 91 23 02 	lds	r25, 0x0223
     2e2:	02 97       	sbiw	r24, 0x02	; 2
     2e4:	d0 f3       	brcs	.-12     	; 0x2da <ACS_Check_Front_Left+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     2e6:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     2e8:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     2ea:	10 92 23 02 	sts	0x0223, r1
     2ee:	10 92 22 02 	sts	0x0222, r1
     2f2:	80 91 22 02 	lds	r24, 0x0222
     2f6:	90 91 23 02 	lds	r25, 0x0223
     2fa:	02 97       	sbiw	r24, 0x02	; 2
     2fc:	d0 f3       	brcs	.-12     	; 0x2f2 <ACS_Check_Front_Left+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_LF_CLEAR;

	for (char i=0; i<30; i++)
     2fe:	2f 5f       	subi	r18, 0xFF	; 255
     300:	2e 31       	cpi	r18, 0x1E	; 30
     302:	29 f7       	brne	.-54     	; 0x2ce <ACS_Check_Front_Left+0x16>
     304:	20 e0       	ldi	r18, 0x00	; 0
     306:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     308:	80 91 27 02 	lds	r24, 0x0227
     30c:	84 30       	cpi	r24, 0x04	; 4
     30e:	38 f0       	brcs	.+14     	; 0x31e <ACS_Check_Front_Left+0x66>
     310:	30 93 26 02 	sts	0x0226, r19
     314:	20 93 25 02 	sts	0x0225, r18
			{	
			  
			  //statusLEDs.LED10 = true;
			  //updateStatusLEDs();	
			  ACS_LF_SET;
     318:	46 9a       	sbi	0x08, 6	; 8
     31a:	81 e0       	ldi	r24, 0x01	; 1
     31c:	08 95       	ret
			  return 1;
     31e:	2f 5f       	subi	r18, 0xFF	; 255
     320:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     322:	c9 01       	movw	r24, r18
     324:	01 97       	sbiw	r24, 0x01	; 1
     326:	40 97       	sbiw	r24, 0x10	; 16
     328:	78 f3       	brcs	.-34     	; 0x308 <ACS_Check_Front_Left+0x50>
     32a:	30 93 26 02 	sts	0x0226, r19
     32e:	20 93 25 02 	sts	0x0225, r18
			{
			  //statusLEDs.LED10 = false;
			  //updateStatusLEDs();	
			  ACS_LF_SET;
     332:	46 9a       	sbi	0x08, 6	; 8
     334:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     336:	08 95       	ret

00000338 <ACS_Check_Right>:

char ACS_Check_Right(void)
  {
	acs_detect_timeout=0;
     338:	10 92 26 02 	sts	0x0226, r1
     33c:	10 92 25 02 	sts	0x0225, r1
	acs_event_counter=0;
     340:	10 92 27 02 	sts	0x0227, r1
	ACS_R_CLEAR;
     344:	5e 98       	cbi	0x0b, 6	; 11
     346:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     348:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     34a:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     34c:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_R_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     34e:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     350:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     352:	10 92 23 02 	sts	0x0223, r1
     356:	10 92 22 02 	sts	0x0222, r1
     35a:	80 91 22 02 	lds	r24, 0x0222
     35e:	90 91 23 02 	lds	r25, 0x0223
     362:	02 97       	sbiw	r24, 0x02	; 2
     364:	d0 f3       	brcs	.-12     	; 0x35a <ACS_Check_Right+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     366:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     368:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     36a:	10 92 23 02 	sts	0x0223, r1
     36e:	10 92 22 02 	sts	0x0222, r1
     372:	80 91 22 02 	lds	r24, 0x0222
     376:	90 91 23 02 	lds	r25, 0x0223
     37a:	02 97       	sbiw	r24, 0x02	; 2
     37c:	d0 f3       	brcs	.-12     	; 0x372 <ACS_Check_Right+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_R_CLEAR;

	for (char i=0; i<30; i++)
     37e:	2f 5f       	subi	r18, 0xFF	; 255
     380:	2e 31       	cpi	r18, 0x1E	; 30
     382:	29 f7       	brne	.-54     	; 0x34e <ACS_Check_Right+0x16>
     384:	20 e0       	ldi	r18, 0x00	; 0
     386:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     388:	80 91 27 02 	lds	r24, 0x0227
     38c:	84 30       	cpi	r24, 0x04	; 4
     38e:	38 f0       	brcs	.+14     	; 0x39e <ACS_Check_Right+0x66>
     390:	30 93 26 02 	sts	0x0226, r19
     394:	20 93 25 02 	sts	0x0225, r18
			{	
			  
			  //statusLEDs.LED9 = true;
			  //updateStatusLEDs();
			  ACS_R_SET;	
     398:	5e 9a       	sbi	0x0b, 6	; 11
     39a:	81 e0       	ldi	r24, 0x01	; 1
     39c:	08 95       	ret
			  return 1;
     39e:	2f 5f       	subi	r18, 0xFF	; 255
     3a0:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     3a2:	c9 01       	movw	r24, r18
     3a4:	01 97       	sbiw	r24, 0x01	; 1
     3a6:	40 97       	sbiw	r24, 0x10	; 16
     3a8:	78 f3       	brcs	.-34     	; 0x388 <ACS_Check_Right+0x50>
     3aa:	30 93 26 02 	sts	0x0226, r19
     3ae:	20 93 25 02 	sts	0x0225, r18
			{
			  //statusLEDs.LED9 = false;
			  //updateStatusLEDs();	
			  ACS_R_SET;
     3b2:	5e 9a       	sbi	0x0b, 6	; 11
     3b4:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     3b6:	08 95       	ret

000003b8 <ACS_Check_Front_Right>:

char ACS_Check_Front_Right(void)
  {
	acs_detect_timeout=0;
     3b8:	10 92 26 02 	sts	0x0226, r1
     3bc:	10 92 25 02 	sts	0x0225, r1
	acs_event_counter=0;
     3c0:	10 92 27 02 	sts	0x0227, r1
	ACS_RF_CLEAR;
     3c4:	5d 98       	cbi	0x0b, 5	; 11
     3c6:	20 e0       	ldi	r18, 0x00	; 0

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     3c8:	52 e1       	ldi	r21, 0x12	; 18
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     3ca:	32 e4       	ldi	r19, 0x42	; 66
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     3cc:	42 e0       	ldi	r20, 0x02	; 2
	acs_event_counter=0;
	ACS_RF_CLEAR;

	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
     3ce:	54 bd       	out	0x24, r21	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     3d0:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     3d2:	10 92 23 02 	sts	0x0223, r1
     3d6:	10 92 22 02 	sts	0x0222, r1
     3da:	80 91 22 02 	lds	r24, 0x0222
     3de:	90 91 23 02 	lds	r25, 0x0223
     3e2:	02 97       	sbiw	r24, 0x02	; 2
     3e4:	d0 f3       	brcs	.-12     	; 0x3da <ACS_Check_Front_Right+0x22>
	for (char i=0; i<30; i++)
		{
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0B0) | (0 << COM0B1);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
			sleep(2);
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (0 << COM0B0) | (0 << COM0B1);
     3e6:	44 bd       	out	0x24, r20	; 36
			TCCR0A =   (0 << WGM00) | (1 << WGM01) | (1 << COM0A0) | (0 << COM0A1);
     3e8:	34 bd       	out	0x24, r19	; 36
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     3ea:	10 92 23 02 	sts	0x0223, r1
     3ee:	10 92 22 02 	sts	0x0222, r1
     3f2:	80 91 22 02 	lds	r24, 0x0222
     3f6:	90 91 23 02 	lds	r25, 0x0223
     3fa:	02 97       	sbiw	r24, 0x02	; 2
     3fc:	d0 f3       	brcs	.-12     	; 0x3f2 <ACS_Check_Front_Right+0x3a>
  {
	acs_detect_timeout=0;
	acs_event_counter=0;
	ACS_RF_CLEAR;

	for (char i=0; i<30; i++)
     3fe:	2f 5f       	subi	r18, 0xFF	; 255
     400:	2e 31       	cpi	r18, 0x1E	; 30
     402:	29 f7       	brne	.-54     	; 0x3ce <ACS_Check_Front_Right+0x16>
     404:	20 e0       	ldi	r18, 0x00	; 0
     406:	30 e0       	ldi	r19, 0x00	; 0
			sleep(2);
		}
	while (1==1)
		{
		
		if(acs_event_counter > 3)  // receive min. 4 pulses (object)
     408:	80 91 27 02 	lds	r24, 0x0227
     40c:	84 30       	cpi	r24, 0x04	; 4
     40e:	38 f0       	brcs	.+14     	; 0x41e <ACS_Check_Front_Right+0x66>
     410:	30 93 26 02 	sts	0x0226, r19
     414:	20 93 25 02 	sts	0x0225, r18
			{	
			  
			  //statusLEDs.LED8 = true;
			  //updateStatusLEDs();
			  ACS_RF_SET;	
     418:	5d 9a       	sbi	0x0b, 5	; 11
     41a:	81 e0       	ldi	r24, 0x01	; 1
     41c:	08 95       	ret
			  return 1;
     41e:	2f 5f       	subi	r18, 0xFF	; 255
     420:	3f 4f       	sbci	r19, 0xFF	; 255
			}
		
		else if(acs_detect_timeout++ > 15)  // Timeout (no object)
     422:	c9 01       	movw	r24, r18
     424:	01 97       	sbiw	r24, 0x01	; 1
     426:	40 97       	sbiw	r24, 0x10	; 16
     428:	78 f3       	brcs	.-34     	; 0x408 <ACS_Check_Front_Right+0x50>
     42a:	30 93 26 02 	sts	0x0226, r19
     42e:	20 93 25 02 	sts	0x0225, r18
			{
			  //statusLEDs.LED8 = false;
			  //updateStatusLEDs();	
			  ACS_RF_SET;
     432:	5d 9a       	sbi	0x0b, 5	; 11
     434:	80 e0       	ldi	r24, 0x00	; 0
			  return 0;
			}
		}
  }
     436:	08 95       	ret

00000438 <__vector_3>:

ISR (INT2_vect)
  {
     438:	1f 92       	push	r1
     43a:	0f 92       	push	r0
     43c:	0f b6       	in	r0, 0x3f	; 63
     43e:	0f 92       	push	r0
     440:	11 24       	eor	r1, r1
     442:	8f 93       	push	r24
		acs_event_counter++;		// Signal received(+1) 
     444:	80 91 27 02 	lds	r24, 0x0227
     448:	8f 5f       	subi	r24, 0xFF	; 255
     44a:	80 93 27 02 	sts	0x0227, r24
  }
     44e:	8f 91       	pop	r24
     450:	0f 90       	pop	r0
     452:	0f be       	out	0x3f, r0	; 63
     454:	0f 90       	pop	r0
     456:	1f 90       	pop	r1
     458:	18 95       	reti

0000045a <PCI_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void PCI_Init (void)
  {
	PCICR |= (1<<PCIE3)|(1<<PCIE2)|(1<<PCIE1)|(0<<PCIE0);	// Pin Change Interrupt Control Register 
     45a:	e8 e6       	ldi	r30, 0x68	; 104
     45c:	f0 e0       	ldi	r31, 0x00	; 0
     45e:	80 81       	ld	r24, Z
     460:	8e 60       	ori	r24, 0x0E	; 14
     462:	80 83       	st	Z, r24
	PCIFR |= (0<<PCIF3)|(0<<PCIF2)|(0<<PCIF1)|(0<<PCIF0);	// Pin Change Interrupt Flag Register
     464:	8b b3       	in	r24, 0x1b	; 27
     466:	8b bb       	out	0x1b, r24	; 27

	// Pin Change Mask Register 0
	PCMSK0 |= (0<<PCINT7) |(0<<PCINT6) |(0<<PCINT5) |(0<<PCINT4) |(0<<PCINT3) |(0<<PCINT2) |(0<<PCINT1) |(0<<PCINT0);
     468:	eb e6       	ldi	r30, 0x6B	; 107
     46a:	f0 e0       	ldi	r31, 0x00	; 0
     46c:	80 81       	ld	r24, Z
     46e:	80 83       	st	Z, r24
	// Pin Change Mask Register 1
	PCMSK1 |= (0<<PCINT15)|(0<<PCINT14)|(0<<PCINT13)|(0<<PCINT12)|(0<<PCINT11)|(0<<PCINT10)|(1<<PCINT9) |(1<<PCINT8);
     470:	ec e6       	ldi	r30, 0x6C	; 108
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	80 81       	ld	r24, Z
     476:	83 60       	ori	r24, 0x03	; 3
     478:	80 83       	st	Z, r24
	// Pin Change Mask Register 2
	PCMSK2 |= (0<<PCINT23)|(0<<PCINT22)|(0<<PCINT21)|(0<<PCINT20)|(0<<PCINT19)|(0<<PCINT18)|(0<<PCINT17)|(0<<PCINT16);
     47a:	ed e6       	ldi	r30, 0x6D	; 109
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	80 83       	st	Z, r24
	// Pin Change Mask Register 3
	PCMSK3 |= (1<<PCINT31)|(0<<PCINT30)|(0<<PCINT29)|(0<<PCINT28)|(0<<PCINT27)|(0<<PCINT26)|(0<<PCINT25)|(0<<PCINT24);
     482:	e3 e7       	ldi	r30, 0x73	; 115
     484:	f0 e0       	ldi	r31, 0x00	; 0
     486:	80 81       	ld	r24, Z
     488:	80 68       	ori	r24, 0x80	; 128
     48a:	80 83       	st	Z, r24
  }
     48c:	08 95       	ret

0000048e <__vector_4>:


// Interrupt PCINT0..7
ISR(PCINT0_vect)
  {
     48e:	1f 92       	push	r1
     490:	0f 92       	push	r0
     492:	0f b6       	in	r0, 0x3f	; 63
     494:	0f 92       	push	r0
     496:	11 24       	eor	r1, r1
     498:	8f 93       	push	r24
	acs_event_counter++; 
     49a:	80 91 27 02 	lds	r24, 0x0227
     49e:	8f 5f       	subi	r24, 0xFF	; 255
     4a0:	80 93 27 02 	sts	0x0227, r24
  }
     4a4:	8f 91       	pop	r24
     4a6:	0f 90       	pop	r0
     4a8:	0f be       	out	0x3f, r0	; 63
     4aa:	0f 90       	pop	r0
     4ac:	1f 90       	pop	r1
     4ae:	18 95       	reti

000004b0 <get_bumper_left>:

// function checks if the bumper is pressed
// and returns a 1 if bumper is pressed else 0
char get_bumper_left (void) 
  {
  	if (BUMPER_SWITCH2)
     4b0:	83 b1       	in	r24, 0x03	; 3
     4b2:	86 95       	lsr	r24
     4b4:	80 95       	com	r24
	 {  return 1;}
	else 
	{ return 0;}

  }
     4b6:	81 70       	andi	r24, 0x01	; 1
     4b8:	08 95       	ret

000004ba <get_bumper_right>:

char get_bumper_right (void) 
  {
   	if (BUMPER_SWITCH1)
     4ba:	83 b1       	in	r24, 0x03	; 3
     4bc:	80 95       	com	r24
	 {  return 1;}
	else 
	{ return 0;}
  }
     4be:	81 70       	andi	r24, 0x01	; 1
     4c0:	08 95       	ret

000004c2 <__vector_5>:


// Interrupt PCINT8..15
INTERRUPT(PCINT1_vect)
  {
     4c2:	78 94       	sei
     4c4:	1f 92       	push	r1
     4c6:	0f 92       	push	r0
     4c8:	0f b6       	in	r0, 0x3f	; 63
     4ca:	0f 92       	push	r0
     4cc:	11 24       	eor	r1, r1
     4ce:	2f 93       	push	r18
     4d0:	3f 93       	push	r19
     4d2:	4f 93       	push	r20
     4d4:	5f 93       	push	r21
     4d6:	8f 93       	push	r24
     4d8:	9f 93       	push	r25
 	if(BUMPER_SWITCH1) 	// If bumper switch 1 pressed
     4da:	18 99       	sbic	0x03, 0	; 3
     4dc:	29 c0       	rjmp	.+82     	; 0x530 <__vector_5+0x6e>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
     4de:	80 91 0f 02 	lds	r24, 0x020F
     4e2:	20 91 12 02 	lds	r18, 0x0212
     4e6:	30 91 13 02 	lds	r19, 0x0213
     4ea:	48 2f       	mov	r20, r24
     4ec:	50 e0       	ldi	r21, 0x00	; 0
     4ee:	56 95       	lsr	r21
     4f0:	47 95       	ror	r20
     4f2:	40 95       	com	r20
     4f4:	50 95       	com	r21
     4f6:	41 70       	andi	r20, 0x01	; 1
     4f8:	50 70       	andi	r21, 0x00	; 0
     4fa:	80 e0       	ldi	r24, 0x00	; 0
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	25 31       	cpi	r18, 0x15	; 21
     500:	31 05       	cpc	r19, r1
     502:	10 f0       	brcs	.+4      	; 0x508 <__vector_5+0x46>
     504:	81 e0       	ldi	r24, 0x01	; 1
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	48 2b       	or	r20, r24
     50a:	59 2b       	or	r21, r25
     50c:	80 91 0a 02 	lds	r24, 0x020A
     510:	91 e0       	ldi	r25, 0x01	; 1
     512:	89 27       	eor	r24, r25
     514:	84 23       	and	r24, r20
     516:	69 f1       	breq	.+90     	; 0x572 <__vector_5+0xb0>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
     518:	10 92 13 02 	sts	0x0213, r1
     51c:	10 92 12 02 	sts	0x0212, r1
		  	startStopwatch2();			// Start the stopwatch
     520:	80 91 0f 02 	lds	r24, 0x020F
     524:	82 60       	ori	r24, 0x02	; 2
     526:	80 93 0f 02 	sts	0x020F, r24
			Bumper1_WasPressed = true;	// Set boolean Button was pressed 
     52a:	90 93 0a 02 	sts	0x020A, r25
     52e:	21 c0       	rjmp	.+66     	; 0x572 <__vector_5+0xb0>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper1_WasPressed&(!(isStopwatch2Running()) | (getStopwatch2()>20)))
     530:	20 91 0f 02 	lds	r18, 0x020F
     534:	80 91 12 02 	lds	r24, 0x0212
     538:	90 91 13 02 	lds	r25, 0x0213
     53c:	26 95       	lsr	r18
     53e:	20 95       	com	r18
     540:	21 70       	andi	r18, 0x01	; 1
     542:	30 e0       	ldi	r19, 0x00	; 0
     544:	45 97       	sbiw	r24, 0x15	; 21
     546:	08 f0       	brcs	.+2      	; 0x54a <__vector_5+0x88>
     548:	31 e0       	ldi	r19, 0x01	; 1
     54a:	23 2b       	or	r18, r19
     54c:	30 e0       	ldi	r19, 0x00	; 0
     54e:	80 91 0a 02 	lds	r24, 0x020A
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	28 23       	and	r18, r24
     556:	39 23       	and	r19, r25
     558:	23 2b       	or	r18, r19
     55a:	59 f0       	breq	.+22     	; 0x572 <__vector_5+0xb0>
		  {
		  	setStopwatch2(0);			// Reset the stopwatch
     55c:	10 92 13 02 	sts	0x0213, r1
     560:	10 92 12 02 	sts	0x0212, r1
		  	startStopwatch2();			// Start the stopwatch
     564:	80 91 0f 02 	lds	r24, 0x020F
     568:	82 60       	ori	r24, 0x02	; 2
     56a:	80 93 0f 02 	sts	0x020F, r24
			Bumper1_WasPressed = false;	// Set boolean Button was pressed 
     56e:	10 92 0a 02 	sts	0x020A, r1
			// Progressing...... 
	 		//USART0_WriteString("Bumper Switch 1 Unpressed \r\n");
		  }	 
	  }	// END Of BUMPER 1

	if(BUMPER_SWITCH2) 	// If bumper switch 1 pressed
     572:	19 99       	sbic	0x03, 1	; 3
     574:	2b c0       	rjmp	.+86     	; 0x5cc <__vector_5+0x10a>
	  {	
	  	// Check of Bumper was NOT pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(!Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
     576:	80 91 0f 02 	lds	r24, 0x020F
     57a:	20 91 14 02 	lds	r18, 0x0214
     57e:	30 91 15 02 	lds	r19, 0x0215
     582:	48 2f       	mov	r20, r24
     584:	50 e0       	ldi	r21, 0x00	; 0
     586:	56 95       	lsr	r21
     588:	47 95       	ror	r20
     58a:	56 95       	lsr	r21
     58c:	47 95       	ror	r20
     58e:	40 95       	com	r20
     590:	50 95       	com	r21
     592:	41 70       	andi	r20, 0x01	; 1
     594:	50 70       	andi	r21, 0x00	; 0
     596:	80 e0       	ldi	r24, 0x00	; 0
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	25 31       	cpi	r18, 0x15	; 21
     59c:	31 05       	cpc	r19, r1
     59e:	10 f0       	brcs	.+4      	; 0x5a4 <__vector_5+0xe2>
     5a0:	81 e0       	ldi	r24, 0x01	; 1
     5a2:	90 e0       	ldi	r25, 0x00	; 0
     5a4:	48 2b       	or	r20, r24
     5a6:	59 2b       	or	r21, r25
     5a8:	80 91 0b 02 	lds	r24, 0x020B
     5ac:	91 e0       	ldi	r25, 0x01	; 1
     5ae:	89 27       	eor	r24, r25
     5b0:	84 23       	and	r24, r20
     5b2:	71 f1       	breq	.+92     	; 0x610 <__vector_5+0x14e>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
     5b4:	10 92 15 02 	sts	0x0215, r1
     5b8:	10 92 14 02 	sts	0x0214, r1
		  	startStopwatch3();			// Start the stopwatch
     5bc:	80 91 0f 02 	lds	r24, 0x020F
     5c0:	84 60       	ori	r24, 0x04	; 4
     5c2:	80 93 0f 02 	sts	0x020F, r24
			Bumper2_WasPressed = true;	// Set boolean Button was pressed 
     5c6:	90 93 0b 02 	sts	0x020B, r25
     5ca:	22 c0       	rjmp	.+68     	; 0x610 <__vector_5+0x14e>
		  }
	  }
	else // Else...
	  {	
	  	// Check of Bumper WAS pressed and if the stopwatch is not running, of the value of stopwatch is more than 20 (contact bounce)
	  	if(Bumper2_WasPressed&(!(isStopwatch3Running()) | (getStopwatch3()>20)))
     5cc:	20 91 0f 02 	lds	r18, 0x020F
     5d0:	80 91 14 02 	lds	r24, 0x0214
     5d4:	90 91 15 02 	lds	r25, 0x0215
     5d8:	26 95       	lsr	r18
     5da:	26 95       	lsr	r18
     5dc:	20 95       	com	r18
     5de:	21 70       	andi	r18, 0x01	; 1
     5e0:	30 e0       	ldi	r19, 0x00	; 0
     5e2:	45 97       	sbiw	r24, 0x15	; 21
     5e4:	08 f0       	brcs	.+2      	; 0x5e8 <__vector_5+0x126>
     5e6:	31 e0       	ldi	r19, 0x01	; 1
     5e8:	23 2b       	or	r18, r19
     5ea:	30 e0       	ldi	r19, 0x00	; 0
     5ec:	80 91 0b 02 	lds	r24, 0x020B
     5f0:	90 e0       	ldi	r25, 0x00	; 0
     5f2:	28 23       	and	r18, r24
     5f4:	39 23       	and	r19, r25
     5f6:	23 2b       	or	r18, r19
     5f8:	59 f0       	breq	.+22     	; 0x610 <__vector_5+0x14e>
		  {
		  	setStopwatch3(0);			// Reset the stopwatch
     5fa:	10 92 15 02 	sts	0x0215, r1
     5fe:	10 92 14 02 	sts	0x0214, r1
		  	startStopwatch3();			// Start the stopwatch
     602:	80 91 0f 02 	lds	r24, 0x020F
     606:	84 60       	ori	r24, 0x04	; 4
     608:	80 93 0f 02 	sts	0x020F, r24
			Bumper2_WasPressed = false;	// Set boolean Button was pressed 
     60c:	10 92 0b 02 	sts	0x020B, r1
			// Progressing...... 
	 		//USART0_WriteString("Bumper Switch 2 Unpressed \r\n");
		  }	 
	  }	// END Of BUMPER 2

  }
     610:	9f 91       	pop	r25
     612:	8f 91       	pop	r24
     614:	5f 91       	pop	r21
     616:	4f 91       	pop	r20
     618:	3f 91       	pop	r19
     61a:	2f 91       	pop	r18
     61c:	0f 90       	pop	r0
     61e:	0f be       	out	0x3f, r0	; 63
     620:	0f 90       	pop	r0
     622:	1f 90       	pop	r1
     624:	18 95       	reti

00000626 <__vector_6>:

// Interrupt PCINT16..23
ISR(PCINT2_vect)
  {
     626:	1f 92       	push	r1
     628:	0f 92       	push	r0
     62a:	0f b6       	in	r0, 0x3f	; 63
     62c:	0f 92       	push	r0
     62e:	11 24       	eor	r1, r1

  }
     630:	0f 90       	pop	r0
     632:	0f be       	out	0x3f, r0	; 63
     634:	0f 90       	pop	r0
     636:	1f 90       	pop	r1
     638:	18 95       	reti

0000063a <I2C_InterruptEventHandler_DUMMY>:

//When an interrupt occurs on PD7, the I2C slave has new data,
//When dis happend, this function handles the interrupt.  
void I2C_InterruptEventHandler_DUMMY(){}
     63a:	08 95       	ret

0000063c <I2C_setInterruptEventHandler>:
static void (*I2C_InterruptEventHandler)() = I2C_InterruptEventHandler_DUMMY;
void I2C_setInterruptEventHandler(void (*I2C_InterruptHandler)())
  {
	I2C_InterruptEventHandler = I2C_InterruptHandler;
     63c:	90 93 01 01 	sts	0x0101, r25
     640:	80 93 00 01 	sts	0x0100, r24
  }
     644:	08 95       	ret

00000646 <__vector_7>:


// Interrupt PCINT24..31
ISR(PCINT3_vect)
  {
     646:	1f 92       	push	r1
     648:	0f 92       	push	r0
     64a:	0f b6       	in	r0, 0x3f	; 63
     64c:	0f 92       	push	r0
     64e:	11 24       	eor	r1, r1
     650:	2f 93       	push	r18
     652:	3f 93       	push	r19
     654:	4f 93       	push	r20
     656:	5f 93       	push	r21
     658:	6f 93       	push	r22
     65a:	7f 93       	push	r23
     65c:	8f 93       	push	r24
     65e:	9f 93       	push	r25
     660:	af 93       	push	r26
     662:	bf 93       	push	r27
     664:	ef 93       	push	r30
     666:	ff 93       	push	r31
    // this code will be called anytime that PCINT31 switches 
    // (hi to lo, or lo to hi)
	// Only on the postive flank we want to call the I2C_interrupteventhandler
  	if( PIND & (1<< PIND7) )				//Check if PD7 (PCINT31) is high 
     668:	4f 9b       	sbis	0x09, 7	; 9
     66a:	05 c0       	rjmp	.+10     	; 0x676 <__vector_7+0x30>
  	  { 
		I2C_InterruptEventHandler();		// Call I2C_InterruptEventHandler 
     66c:	e0 91 00 01 	lds	r30, 0x0100
     670:	f0 91 01 01 	lds	r31, 0x0101
     674:	09 95       	icall
  	  }
  }
     676:	ff 91       	pop	r31
     678:	ef 91       	pop	r30
     67a:	bf 91       	pop	r27
     67c:	af 91       	pop	r26
     67e:	9f 91       	pop	r25
     680:	8f 91       	pop	r24
     682:	7f 91       	pop	r23
     684:	6f 91       	pop	r22
     686:	5f 91       	pop	r21
     688:	4f 91       	pop	r20
     68a:	3f 91       	pop	r19
     68c:	2f 91       	pop	r18
     68e:	0f 90       	pop	r0
     690:	0f be       	out	0x3f, r0	; 63
     692:	0f 90       	pop	r0
     694:	1f 90       	pop	r1
     696:	18 95       	reti

00000698 <Timer1_Init>:

// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
     698:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
     69c:	8a e0       	ldi	r24, 0x0A	; 10
     69e:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);
     6a2:	89 ef       	ldi	r24, 0xF9	; 249
     6a4:	90 e0       	ldi	r25, 0x00	; 0
     6a6:	90 93 89 00 	sts	0x0089, r25
     6aa:	80 93 88 00 	sts	0x0088, r24
  }
     6ae:	08 95       	ret

000006b0 <Timer1_Start>:

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Stop timer
     6b0:	82 e0       	ldi	r24, 0x02	; 2
     6b2:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
     6b6:	78 94       	sei
  }
     6b8:	08 95       	ret

000006ba <__vector_13>:
volatile uint16_t delay_timer;
volatile uint8_t ms_timer;
volatile stopwatches_t stopwatches;
// Timer1 Compare match Interrupt Service Routine
ISR(TIMER1_COMPA_vect)
  {
     6ba:	1f 92       	push	r1
     6bc:	0f 92       	push	r0
     6be:	0f b6       	in	r0, 0x3f	; 63
     6c0:	0f 92       	push	r0
     6c2:	11 24       	eor	r1, r1
     6c4:	8f 93       	push	r24
     6c6:	9f 93       	push	r25
  	delay_timer++;
     6c8:	80 91 22 02 	lds	r24, 0x0222
     6cc:	90 91 23 02 	lds	r25, 0x0223
     6d0:	01 96       	adiw	r24, 0x01	; 1
     6d2:	90 93 23 02 	sts	0x0223, r25
     6d6:	80 93 22 02 	sts	0x0222, r24

	if(ms_timer++ >= 10) // 10 * 100µs = 1ms
     6da:	80 91 24 02 	lds	r24, 0x0224
     6de:	8f 5f       	subi	r24, 0xFF	; 255
     6e0:	80 93 24 02 	sts	0x0224, r24
     6e4:	81 50       	subi	r24, 0x01	; 1
     6e6:	8a 30       	cpi	r24, 0x0A	; 10
     6e8:	08 f4       	brcc	.+2      	; 0x6ec <__vector_13+0x32>
     6ea:	6a c0       	rjmp	.+212    	; 0x7c0 <__vector_13+0x106>
	  { 
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
     6ec:	80 91 0f 02 	lds	r24, 0x020F
     6f0:	80 ff       	sbrs	r24, 0
     6f2:	09 c0       	rjmp	.+18     	; 0x706 <__vector_13+0x4c>
			stopwatches.watch1++;
     6f4:	80 91 10 02 	lds	r24, 0x0210
     6f8:	90 91 11 02 	lds	r25, 0x0211
     6fc:	01 96       	adiw	r24, 0x01	; 1
     6fe:	90 93 11 02 	sts	0x0211, r25
     702:	80 93 10 02 	sts	0x0210, r24
		if(stopwatches.watches & STOPWATCH2)
     706:	80 91 0f 02 	lds	r24, 0x020F
     70a:	81 ff       	sbrs	r24, 1
     70c:	09 c0       	rjmp	.+18     	; 0x720 <__vector_13+0x66>
			stopwatches.watch2++;
     70e:	80 91 12 02 	lds	r24, 0x0212
     712:	90 91 13 02 	lds	r25, 0x0213
     716:	01 96       	adiw	r24, 0x01	; 1
     718:	90 93 13 02 	sts	0x0213, r25
     71c:	80 93 12 02 	sts	0x0212, r24
		if(stopwatches.watches & STOPWATCH3)
     720:	80 91 0f 02 	lds	r24, 0x020F
     724:	82 ff       	sbrs	r24, 2
     726:	09 c0       	rjmp	.+18     	; 0x73a <__vector_13+0x80>
			stopwatches.watch3++;
     728:	80 91 14 02 	lds	r24, 0x0214
     72c:	90 91 15 02 	lds	r25, 0x0215
     730:	01 96       	adiw	r24, 0x01	; 1
     732:	90 93 15 02 	sts	0x0215, r25
     736:	80 93 14 02 	sts	0x0214, r24
		if(stopwatches.watches & STOPWATCH4)
     73a:	80 91 0f 02 	lds	r24, 0x020F
     73e:	83 ff       	sbrs	r24, 3
     740:	09 c0       	rjmp	.+18     	; 0x754 <__vector_13+0x9a>
			stopwatches.watch4++;
     742:	80 91 16 02 	lds	r24, 0x0216
     746:	90 91 17 02 	lds	r25, 0x0217
     74a:	01 96       	adiw	r24, 0x01	; 1
     74c:	90 93 17 02 	sts	0x0217, r25
     750:	80 93 16 02 	sts	0x0216, r24
		if(stopwatches.watches & STOPWATCH5)
     754:	80 91 0f 02 	lds	r24, 0x020F
     758:	84 ff       	sbrs	r24, 4
     75a:	09 c0       	rjmp	.+18     	; 0x76e <__vector_13+0xb4>
			stopwatches.watch5++;
     75c:	80 91 18 02 	lds	r24, 0x0218
     760:	90 91 19 02 	lds	r25, 0x0219
     764:	01 96       	adiw	r24, 0x01	; 1
     766:	90 93 19 02 	sts	0x0219, r25
     76a:	80 93 18 02 	sts	0x0218, r24
		if(stopwatches.watches & STOPWATCH6)
     76e:	80 91 0f 02 	lds	r24, 0x020F
     772:	85 ff       	sbrs	r24, 5
     774:	09 c0       	rjmp	.+18     	; 0x788 <__vector_13+0xce>
			stopwatches.watch6++;
     776:	80 91 1a 02 	lds	r24, 0x021A
     77a:	90 91 1b 02 	lds	r25, 0x021B
     77e:	01 96       	adiw	r24, 0x01	; 1
     780:	90 93 1b 02 	sts	0x021B, r25
     784:	80 93 1a 02 	sts	0x021A, r24
		if(stopwatches.watches & STOPWATCH7)
     788:	80 91 0f 02 	lds	r24, 0x020F
     78c:	86 ff       	sbrs	r24, 6
     78e:	09 c0       	rjmp	.+18     	; 0x7a2 <__vector_13+0xe8>
			stopwatches.watch7++;
     790:	80 91 1c 02 	lds	r24, 0x021C
     794:	90 91 1d 02 	lds	r25, 0x021D
     798:	01 96       	adiw	r24, 0x01	; 1
     79a:	90 93 1d 02 	sts	0x021D, r25
     79e:	80 93 1c 02 	sts	0x021C, r24
		if(stopwatches.watches & STOPWATCH8)
     7a2:	80 91 0f 02 	lds	r24, 0x020F
     7a6:	87 ff       	sbrs	r24, 7
     7a8:	09 c0       	rjmp	.+18     	; 0x7bc <__vector_13+0x102>
			stopwatches.watch8++;
     7aa:	80 91 1e 02 	lds	r24, 0x021E
     7ae:	90 91 1f 02 	lds	r25, 0x021F
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	90 93 1f 02 	sts	0x021F, r25
     7b8:	80 93 1e 02 	sts	0x021E, r24

		ms_timer=0;
     7bc:	10 92 24 02 	sts	0x0224, r1
	  }
  } 
     7c0:	9f 91       	pop	r25
     7c2:	8f 91       	pop	r24
     7c4:	0f 90       	pop	r0
     7c6:	0f be       	out	0x3f, r0	; 63
     7c8:	0f 90       	pop	r0
     7ca:	1f 90       	pop	r1
     7cc:	18 95       	reti

000007ce <sleep>:
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     7ce:	10 92 23 02 	sts	0x0223, r1
     7d2:	10 92 22 02 	sts	0x0222, r1
     7d6:	28 2f       	mov	r18, r24
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	80 91 22 02 	lds	r24, 0x0222
     7de:	90 91 23 02 	lds	r25, 0x0223
     7e2:	82 17       	cp	r24, r18
     7e4:	93 07       	cpc	r25, r19
     7e6:	c8 f3       	brcs	.-14     	; 0x7da <sleep+0xc>
  }
     7e8:	08 95       	ret

000007ea <mSleep>:


void mSleep(uint16_t time)
  {
     7ea:	9c 01       	movw	r18, r24
     7ec:	0c c0       	rjmp	.+24     	; 0x806 <mSleep+0x1c>
// 		The maximum delay is:
// 		msleep(65535); // delay 65535 * 1ms = 65535ms = 1 min. 5s     

void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     7ee:	10 92 23 02 	sts	0x0223, r1
     7f2:	10 92 22 02 	sts	0x0222, r1
     7f6:	80 91 22 02 	lds	r24, 0x0222
     7fa:	90 91 23 02 	lds	r25, 0x0223
     7fe:	0a 97       	sbiw	r24, 0x0a	; 10
     800:	d0 f3       	brcs	.-12     	; 0x7f6 <mSleep+0xc>
     802:	21 50       	subi	r18, 0x01	; 1
     804:	30 40       	sbci	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     806:	21 15       	cp	r18, r1
     808:	31 05       	cpc	r19, r1
     80a:	89 f7       	brne	.-30     	; 0x7ee <mSleep+0x4>
  }
     80c:	08 95       	ret

0000080e <WT_Main_Init_All>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void WT_Main_Init_All (void)
  {
	portInit();					//Instellen Input Outputs
     80e:	12 b8       	out	0x02, r1	; 2
     810:	8b e1       	ldi	r24, 0x1B	; 27
     812:	85 b9       	out	0x05, r24	; 5
     814:	8c ef       	ldi	r24, 0xFC	; 252
     816:	88 b9       	out	0x08, r24	; 8
     818:	81 e7       	ldi	r24, 0x71	; 113
     81a:	8b b9       	out	0x0b, r24	; 11
     81c:	11 b8       	out	0x01, r1	; 1
     81e:	8b eb       	ldi	r24, 0xBB	; 187
     820:	84 b9       	out	0x04, r24	; 4
     822:	80 ec       	ldi	r24, 0xC0	; 192
     824:	87 b9       	out	0x07, r24	; 7
     826:	8a e7       	ldi	r24, 0x7A	; 122
     828:	8a b9       	out	0x0a, r24	; 10

	APC220_SET_1;				// Enable the SetLine
     82a:	5c 9a       	sbi	0x0b, 4	; 11

// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
     82c:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
     830:	8a e0       	ldi	r24, 0x0A	; 10
     832:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);
     836:	89 ef       	ldi	r24, 0xF9	; 249
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	90 93 89 00 	sts	0x0089, r25
     83e:	80 93 88 00 	sts	0x0088, r24
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     842:	80 e2       	ldi	r24, 0x20	; 32
     844:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(1<<ADPS2)|(0<<ADPS1)|(0<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     848:	84 ee       	ldi	r24, 0xE4	; 228
     84a:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     84e:	10 92 7b 00 	sts	0x007B, r1
	
	Timer1_Init();				// Init Timer 1

	ADC_Init();					// ADC Init

	PCI_Init();					// Pin Change Interrupt init
     852:	0e 94 2d 02 	call	0x45a	; 0x45a <PCI_Init>

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Stop timer
     856:	82 e0       	ldi	r24, 0x02	; 2
     858:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
     85c:	78 94       	sei

	PCI_Init();					// Pin Change Interrupt init

	Timer1_Start();				// Start Timer 1

	sei();						// Interrupt Enable 
     85e:	78 94       	sei
  }
     860:	08 95       	ret

00000862 <main>:
//  Main loop																		//
//																					//
//////////////////////////////////////////////////////////////////////////////////////

int main (void)
  {
     862:	1f 93       	push	r17
	//////////////////////////////
	//   Configuration          //
	//////////////////////////////
	
	portInit();							//Set Input and Outputs
     864:	12 b8       	out	0x02, r1	; 2
     866:	8b e1       	ldi	r24, 0x1B	; 27
     868:	85 b9       	out	0x05, r24	; 5
     86a:	8c ef       	ldi	r24, 0xFC	; 252
     86c:	88 b9       	out	0x08, r24	; 8
     86e:	81 e7       	ldi	r24, 0x71	; 113
     870:	8b b9       	out	0x0b, r24	; 11
     872:	11 b8       	out	0x01, r1	; 1
     874:	8b eb       	ldi	r24, 0xBB	; 187
     876:	84 b9       	out	0x04, r24	; 4
     878:	80 ec       	ldi	r24, 0xC0	; 192
     87a:	87 b9       	out	0x07, r24	; 7
     87c:	8a e7       	ldi	r24, 0x7A	; 122
     87e:	8a b9       	out	0x0a, r24	; 10

	Timer1_Init();						//Init Timer1
     880:	0e 94 4c 03 	call	0x698	; 0x698 <Timer1_Init>
	
	/////////////////////////////
	//   Start_Up functions    //
	/////////////////////////////
	
	Timer1_Start();		//Start Timer 1 (Enable Stopwatches and delay functions)
     884:	0e 94 58 03 	call	0x6b0	; 0x6b0 <Timer1_Start>

	sei();				// Start interrupt check
     888:	78 94       	sei

	// ---------------------------------------
	// LEDs:

	LedOnOff(0b00111111); // Turn all LEDs on!
     88a:	8f e3       	ldi	r24, 0x3F	; 63
     88c:	0e 94 bc 00 	call	0x178	; 0x178 <LedOnOff>
	// LedOnOff(0b00000100); LED3
	// LedOnOff(0b00101001); LED6, LED4, LED1 - and so on!
	// the first two bits are used for Q7 and Q8
	// see also the WT mainboard schematics

	mSleep(1000); // delay 1000ms = 1s
     890:	88 ee       	ldi	r24, 0xE8	; 232
     892:	93 e0       	ldi	r25, 0x03	; 3
     894:	0e 94 f5 03 	call	0x7ea	; 0x7ea <mSleep>
	LedOnOff(0b00000000); // All LEDs off!
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	0e 94 bc 00 	call	0x178	; 0x178 <LedOnOff>
	mSleep(500); // delay 500ms = 0.5s
     89e:	84 ef       	ldi	r24, 0xF4	; 244
     8a0:	91 e0       	ldi	r25, 0x01	; 1
     8a2:	0e 94 f5 03 	call	0x7ea	; 0x7ea <mSleep>
     8a6:	11 e0       	ldi	r17, 0x01	; 1

	while(1==1)			
	  {
		// Here we do a small LED test:
		// ---------------------------------------
		LedOnOff(runningLight); 	// Set status LEDs to the value of the variable
     8a8:	81 2f       	mov	r24, r17
     8aa:	0e 94 bc 00 	call	0x178	; 0x178 <LedOnOff>
							// runningLight.
							// In the first loop iteration it has the value 1,
							// and thus the LED8 will be switched on.

		runningLight <<= 1; // shift the bits of "runningLight" one step to the left.
     8ae:	11 0f       	add	r17, r17

		// When we have reached a value > 32 (32 means Status LED6 is on), 
		// we need to reset the value of runningLight to 1 to start again
		// from the beginning...
		// Instead of "32" we could also write "0b00100000".
		if(runningLight > 32)
     8b0:	11 32       	cpi	r17, 0x21	; 33
     8b2:	08 f0       	brcs	.+2      	; 0x8b6 <main+0x54>
     8b4:	11 e0       	ldi	r17, 0x01	; 1
			runningLight = 1; 	// reset runningLight to 1 (LED8) 

		// If we want to see the running Light, we need to
		// add a delay here - otherwise our human eyes would not see
		// the moving light dot: 
		mSleep(100); // delay 100ms = 0.1s 
     8b6:	84 e6       	ldi	r24, 0x64	; 100
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	0e 94 f5 03 	call	0x7ea	; 0x7ea <mSleep>
     8be:	f4 cf       	rjmp	.-24     	; 0x8a8 <main+0x46>

000008c0 <__fixunssfsi>:
     8c0:	ef 92       	push	r14
     8c2:	ff 92       	push	r15
     8c4:	0f 93       	push	r16
     8c6:	1f 93       	push	r17
     8c8:	7b 01       	movw	r14, r22
     8ca:	8c 01       	movw	r16, r24
     8cc:	20 e0       	ldi	r18, 0x00	; 0
     8ce:	30 e0       	ldi	r19, 0x00	; 0
     8d0:	40 e0       	ldi	r20, 0x00	; 0
     8d2:	5f e4       	ldi	r21, 0x4F	; 79
     8d4:	0e 94 30 07 	call	0xe60	; 0xe60 <__gesf2>
     8d8:	88 23       	and	r24, r24
     8da:	8c f0       	brlt	.+34     	; 0x8fe <__fixunssfsi+0x3e>
     8dc:	c8 01       	movw	r24, r16
     8de:	b7 01       	movw	r22, r14
     8e0:	20 e0       	ldi	r18, 0x00	; 0
     8e2:	30 e0       	ldi	r19, 0x00	; 0
     8e4:	40 e0       	ldi	r20, 0x00	; 0
     8e6:	5f e4       	ldi	r21, 0x4F	; 79
     8e8:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <__subsf3>
     8ec:	0e 94 be 07 	call	0xf7c	; 0xf7c <__fixsfsi>
     8f0:	9b 01       	movw	r18, r22
     8f2:	ac 01       	movw	r20, r24
     8f4:	20 50       	subi	r18, 0x00	; 0
     8f6:	30 40       	sbci	r19, 0x00	; 0
     8f8:	40 40       	sbci	r20, 0x00	; 0
     8fa:	50 48       	sbci	r21, 0x80	; 128
     8fc:	06 c0       	rjmp	.+12     	; 0x90a <__fixunssfsi+0x4a>
     8fe:	c8 01       	movw	r24, r16
     900:	b7 01       	movw	r22, r14
     902:	0e 94 be 07 	call	0xf7c	; 0xf7c <__fixsfsi>
     906:	9b 01       	movw	r18, r22
     908:	ac 01       	movw	r20, r24
     90a:	b9 01       	movw	r22, r18
     90c:	ca 01       	movw	r24, r20
     90e:	1f 91       	pop	r17
     910:	0f 91       	pop	r16
     912:	ff 90       	pop	r15
     914:	ef 90       	pop	r14
     916:	08 95       	ret

00000918 <_fpadd_parts>:
     918:	a0 e0       	ldi	r26, 0x00	; 0
     91a:	b0 e0       	ldi	r27, 0x00	; 0
     91c:	e2 e9       	ldi	r30, 0x92	; 146
     91e:	f4 e0       	ldi	r31, 0x04	; 4
     920:	0c 94 07 0a 	jmp	0x140e	; 0x140e <__prologue_saves__>
     924:	dc 01       	movw	r26, r24
     926:	2b 01       	movw	r4, r22
     928:	fa 01       	movw	r30, r20
     92a:	9c 91       	ld	r25, X
     92c:	92 30       	cpi	r25, 0x02	; 2
     92e:	08 f4       	brcc	.+2      	; 0x932 <_fpadd_parts+0x1a>
     930:	39 c1       	rjmp	.+626    	; 0xba4 <_fpadd_parts+0x28c>
     932:	eb 01       	movw	r28, r22
     934:	88 81       	ld	r24, Y
     936:	82 30       	cpi	r24, 0x02	; 2
     938:	08 f4       	brcc	.+2      	; 0x93c <_fpadd_parts+0x24>
     93a:	33 c1       	rjmp	.+614    	; 0xba2 <_fpadd_parts+0x28a>
     93c:	94 30       	cpi	r25, 0x04	; 4
     93e:	69 f4       	brne	.+26     	; 0x95a <_fpadd_parts+0x42>
     940:	84 30       	cpi	r24, 0x04	; 4
     942:	09 f0       	breq	.+2      	; 0x946 <_fpadd_parts+0x2e>
     944:	2f c1       	rjmp	.+606    	; 0xba4 <_fpadd_parts+0x28c>
     946:	11 96       	adiw	r26, 0x01	; 1
     948:	9c 91       	ld	r25, X
     94a:	11 97       	sbiw	r26, 0x01	; 1
     94c:	89 81       	ldd	r24, Y+1	; 0x01
     94e:	98 17       	cp	r25, r24
     950:	09 f4       	brne	.+2      	; 0x954 <_fpadd_parts+0x3c>
     952:	28 c1       	rjmp	.+592    	; 0xba4 <_fpadd_parts+0x28c>
     954:	a2 e0       	ldi	r26, 0x02	; 2
     956:	b1 e0       	ldi	r27, 0x01	; 1
     958:	25 c1       	rjmp	.+586    	; 0xba4 <_fpadd_parts+0x28c>
     95a:	84 30       	cpi	r24, 0x04	; 4
     95c:	09 f4       	brne	.+2      	; 0x960 <_fpadd_parts+0x48>
     95e:	21 c1       	rjmp	.+578    	; 0xba2 <_fpadd_parts+0x28a>
     960:	82 30       	cpi	r24, 0x02	; 2
     962:	a9 f4       	brne	.+42     	; 0x98e <_fpadd_parts+0x76>
     964:	92 30       	cpi	r25, 0x02	; 2
     966:	09 f0       	breq	.+2      	; 0x96a <_fpadd_parts+0x52>
     968:	1d c1       	rjmp	.+570    	; 0xba4 <_fpadd_parts+0x28c>
     96a:	9a 01       	movw	r18, r20
     96c:	ad 01       	movw	r20, r26
     96e:	88 e0       	ldi	r24, 0x08	; 8
     970:	ea 01       	movw	r28, r20
     972:	09 90       	ld	r0, Y+
     974:	ae 01       	movw	r20, r28
     976:	e9 01       	movw	r28, r18
     978:	09 92       	st	Y+, r0
     97a:	9e 01       	movw	r18, r28
     97c:	81 50       	subi	r24, 0x01	; 1
     97e:	c1 f7       	brne	.-16     	; 0x970 <_fpadd_parts+0x58>
     980:	e2 01       	movw	r28, r4
     982:	89 81       	ldd	r24, Y+1	; 0x01
     984:	11 96       	adiw	r26, 0x01	; 1
     986:	9c 91       	ld	r25, X
     988:	89 23       	and	r24, r25
     98a:	81 83       	std	Z+1, r24	; 0x01
     98c:	08 c1       	rjmp	.+528    	; 0xb9e <_fpadd_parts+0x286>
     98e:	92 30       	cpi	r25, 0x02	; 2
     990:	09 f4       	brne	.+2      	; 0x994 <_fpadd_parts+0x7c>
     992:	07 c1       	rjmp	.+526    	; 0xba2 <_fpadd_parts+0x28a>
     994:	12 96       	adiw	r26, 0x02	; 2
     996:	2d 90       	ld	r2, X+
     998:	3c 90       	ld	r3, X
     99a:	13 97       	sbiw	r26, 0x03	; 3
     99c:	eb 01       	movw	r28, r22
     99e:	8a 81       	ldd	r24, Y+2	; 0x02
     9a0:	9b 81       	ldd	r25, Y+3	; 0x03
     9a2:	14 96       	adiw	r26, 0x04	; 4
     9a4:	ad 90       	ld	r10, X+
     9a6:	bd 90       	ld	r11, X+
     9a8:	cd 90       	ld	r12, X+
     9aa:	dc 90       	ld	r13, X
     9ac:	17 97       	sbiw	r26, 0x07	; 7
     9ae:	ec 80       	ldd	r14, Y+4	; 0x04
     9b0:	fd 80       	ldd	r15, Y+5	; 0x05
     9b2:	0e 81       	ldd	r16, Y+6	; 0x06
     9b4:	1f 81       	ldd	r17, Y+7	; 0x07
     9b6:	91 01       	movw	r18, r2
     9b8:	28 1b       	sub	r18, r24
     9ba:	39 0b       	sbc	r19, r25
     9bc:	b9 01       	movw	r22, r18
     9be:	37 ff       	sbrs	r19, 7
     9c0:	04 c0       	rjmp	.+8      	; 0x9ca <_fpadd_parts+0xb2>
     9c2:	66 27       	eor	r22, r22
     9c4:	77 27       	eor	r23, r23
     9c6:	62 1b       	sub	r22, r18
     9c8:	73 0b       	sbc	r23, r19
     9ca:	60 32       	cpi	r22, 0x20	; 32
     9cc:	71 05       	cpc	r23, r1
     9ce:	0c f0       	brlt	.+2      	; 0x9d2 <_fpadd_parts+0xba>
     9d0:	61 c0       	rjmp	.+194    	; 0xa94 <_fpadd_parts+0x17c>
     9d2:	12 16       	cp	r1, r18
     9d4:	13 06       	cpc	r1, r19
     9d6:	6c f5       	brge	.+90     	; 0xa32 <_fpadd_parts+0x11a>
     9d8:	37 01       	movw	r6, r14
     9da:	48 01       	movw	r8, r16
     9dc:	06 2e       	mov	r0, r22
     9de:	04 c0       	rjmp	.+8      	; 0x9e8 <_fpadd_parts+0xd0>
     9e0:	96 94       	lsr	r9
     9e2:	87 94       	ror	r8
     9e4:	77 94       	ror	r7
     9e6:	67 94       	ror	r6
     9e8:	0a 94       	dec	r0
     9ea:	d2 f7       	brpl	.-12     	; 0x9e0 <_fpadd_parts+0xc8>
     9ec:	21 e0       	ldi	r18, 0x01	; 1
     9ee:	30 e0       	ldi	r19, 0x00	; 0
     9f0:	40 e0       	ldi	r20, 0x00	; 0
     9f2:	50 e0       	ldi	r21, 0x00	; 0
     9f4:	04 c0       	rjmp	.+8      	; 0x9fe <_fpadd_parts+0xe6>
     9f6:	22 0f       	add	r18, r18
     9f8:	33 1f       	adc	r19, r19
     9fa:	44 1f       	adc	r20, r20
     9fc:	55 1f       	adc	r21, r21
     9fe:	6a 95       	dec	r22
     a00:	d2 f7       	brpl	.-12     	; 0x9f6 <_fpadd_parts+0xde>
     a02:	21 50       	subi	r18, 0x01	; 1
     a04:	30 40       	sbci	r19, 0x00	; 0
     a06:	40 40       	sbci	r20, 0x00	; 0
     a08:	50 40       	sbci	r21, 0x00	; 0
     a0a:	2e 21       	and	r18, r14
     a0c:	3f 21       	and	r19, r15
     a0e:	40 23       	and	r20, r16
     a10:	51 23       	and	r21, r17
     a12:	21 15       	cp	r18, r1
     a14:	31 05       	cpc	r19, r1
     a16:	41 05       	cpc	r20, r1
     a18:	51 05       	cpc	r21, r1
     a1a:	21 f0       	breq	.+8      	; 0xa24 <_fpadd_parts+0x10c>
     a1c:	21 e0       	ldi	r18, 0x01	; 1
     a1e:	30 e0       	ldi	r19, 0x00	; 0
     a20:	40 e0       	ldi	r20, 0x00	; 0
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	79 01       	movw	r14, r18
     a26:	8a 01       	movw	r16, r20
     a28:	e6 28       	or	r14, r6
     a2a:	f7 28       	or	r15, r7
     a2c:	08 29       	or	r16, r8
     a2e:	19 29       	or	r17, r9
     a30:	3c c0       	rjmp	.+120    	; 0xaaa <_fpadd_parts+0x192>
     a32:	23 2b       	or	r18, r19
     a34:	d1 f1       	breq	.+116    	; 0xaaa <_fpadd_parts+0x192>
     a36:	26 0e       	add	r2, r22
     a38:	37 1e       	adc	r3, r23
     a3a:	35 01       	movw	r6, r10
     a3c:	46 01       	movw	r8, r12
     a3e:	06 2e       	mov	r0, r22
     a40:	04 c0       	rjmp	.+8      	; 0xa4a <_fpadd_parts+0x132>
     a42:	96 94       	lsr	r9
     a44:	87 94       	ror	r8
     a46:	77 94       	ror	r7
     a48:	67 94       	ror	r6
     a4a:	0a 94       	dec	r0
     a4c:	d2 f7       	brpl	.-12     	; 0xa42 <_fpadd_parts+0x12a>
     a4e:	21 e0       	ldi	r18, 0x01	; 1
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	40 e0       	ldi	r20, 0x00	; 0
     a54:	50 e0       	ldi	r21, 0x00	; 0
     a56:	04 c0       	rjmp	.+8      	; 0xa60 <_fpadd_parts+0x148>
     a58:	22 0f       	add	r18, r18
     a5a:	33 1f       	adc	r19, r19
     a5c:	44 1f       	adc	r20, r20
     a5e:	55 1f       	adc	r21, r21
     a60:	6a 95       	dec	r22
     a62:	d2 f7       	brpl	.-12     	; 0xa58 <_fpadd_parts+0x140>
     a64:	21 50       	subi	r18, 0x01	; 1
     a66:	30 40       	sbci	r19, 0x00	; 0
     a68:	40 40       	sbci	r20, 0x00	; 0
     a6a:	50 40       	sbci	r21, 0x00	; 0
     a6c:	2a 21       	and	r18, r10
     a6e:	3b 21       	and	r19, r11
     a70:	4c 21       	and	r20, r12
     a72:	5d 21       	and	r21, r13
     a74:	21 15       	cp	r18, r1
     a76:	31 05       	cpc	r19, r1
     a78:	41 05       	cpc	r20, r1
     a7a:	51 05       	cpc	r21, r1
     a7c:	21 f0       	breq	.+8      	; 0xa86 <_fpadd_parts+0x16e>
     a7e:	21 e0       	ldi	r18, 0x01	; 1
     a80:	30 e0       	ldi	r19, 0x00	; 0
     a82:	40 e0       	ldi	r20, 0x00	; 0
     a84:	50 e0       	ldi	r21, 0x00	; 0
     a86:	59 01       	movw	r10, r18
     a88:	6a 01       	movw	r12, r20
     a8a:	a6 28       	or	r10, r6
     a8c:	b7 28       	or	r11, r7
     a8e:	c8 28       	or	r12, r8
     a90:	d9 28       	or	r13, r9
     a92:	0b c0       	rjmp	.+22     	; 0xaaa <_fpadd_parts+0x192>
     a94:	82 15       	cp	r24, r2
     a96:	93 05       	cpc	r25, r3
     a98:	2c f0       	brlt	.+10     	; 0xaa4 <_fpadd_parts+0x18c>
     a9a:	1c 01       	movw	r2, r24
     a9c:	aa 24       	eor	r10, r10
     a9e:	bb 24       	eor	r11, r11
     aa0:	65 01       	movw	r12, r10
     aa2:	03 c0       	rjmp	.+6      	; 0xaaa <_fpadd_parts+0x192>
     aa4:	ee 24       	eor	r14, r14
     aa6:	ff 24       	eor	r15, r15
     aa8:	87 01       	movw	r16, r14
     aaa:	11 96       	adiw	r26, 0x01	; 1
     aac:	9c 91       	ld	r25, X
     aae:	d2 01       	movw	r26, r4
     ab0:	11 96       	adiw	r26, 0x01	; 1
     ab2:	8c 91       	ld	r24, X
     ab4:	98 17       	cp	r25, r24
     ab6:	09 f4       	brne	.+2      	; 0xaba <_fpadd_parts+0x1a2>
     ab8:	45 c0       	rjmp	.+138    	; 0xb44 <_fpadd_parts+0x22c>
     aba:	99 23       	and	r25, r25
     abc:	39 f0       	breq	.+14     	; 0xacc <_fpadd_parts+0x1b4>
     abe:	a8 01       	movw	r20, r16
     ac0:	97 01       	movw	r18, r14
     ac2:	2a 19       	sub	r18, r10
     ac4:	3b 09       	sbc	r19, r11
     ac6:	4c 09       	sbc	r20, r12
     ac8:	5d 09       	sbc	r21, r13
     aca:	06 c0       	rjmp	.+12     	; 0xad8 <_fpadd_parts+0x1c0>
     acc:	a6 01       	movw	r20, r12
     ace:	95 01       	movw	r18, r10
     ad0:	2e 19       	sub	r18, r14
     ad2:	3f 09       	sbc	r19, r15
     ad4:	40 0b       	sbc	r20, r16
     ad6:	51 0b       	sbc	r21, r17
     ad8:	57 fd       	sbrc	r21, 7
     ada:	08 c0       	rjmp	.+16     	; 0xaec <_fpadd_parts+0x1d4>
     adc:	11 82       	std	Z+1, r1	; 0x01
     ade:	33 82       	std	Z+3, r3	; 0x03
     ae0:	22 82       	std	Z+2, r2	; 0x02
     ae2:	24 83       	std	Z+4, r18	; 0x04
     ae4:	35 83       	std	Z+5, r19	; 0x05
     ae6:	46 83       	std	Z+6, r20	; 0x06
     ae8:	57 83       	std	Z+7, r21	; 0x07
     aea:	1d c0       	rjmp	.+58     	; 0xb26 <_fpadd_parts+0x20e>
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	81 83       	std	Z+1, r24	; 0x01
     af0:	33 82       	std	Z+3, r3	; 0x03
     af2:	22 82       	std	Z+2, r2	; 0x02
     af4:	88 27       	eor	r24, r24
     af6:	99 27       	eor	r25, r25
     af8:	dc 01       	movw	r26, r24
     afa:	82 1b       	sub	r24, r18
     afc:	93 0b       	sbc	r25, r19
     afe:	a4 0b       	sbc	r26, r20
     b00:	b5 0b       	sbc	r27, r21
     b02:	84 83       	std	Z+4, r24	; 0x04
     b04:	95 83       	std	Z+5, r25	; 0x05
     b06:	a6 83       	std	Z+6, r26	; 0x06
     b08:	b7 83       	std	Z+7, r27	; 0x07
     b0a:	0d c0       	rjmp	.+26     	; 0xb26 <_fpadd_parts+0x20e>
     b0c:	22 0f       	add	r18, r18
     b0e:	33 1f       	adc	r19, r19
     b10:	44 1f       	adc	r20, r20
     b12:	55 1f       	adc	r21, r21
     b14:	24 83       	std	Z+4, r18	; 0x04
     b16:	35 83       	std	Z+5, r19	; 0x05
     b18:	46 83       	std	Z+6, r20	; 0x06
     b1a:	57 83       	std	Z+7, r21	; 0x07
     b1c:	82 81       	ldd	r24, Z+2	; 0x02
     b1e:	93 81       	ldd	r25, Z+3	; 0x03
     b20:	01 97       	sbiw	r24, 0x01	; 1
     b22:	93 83       	std	Z+3, r25	; 0x03
     b24:	82 83       	std	Z+2, r24	; 0x02
     b26:	24 81       	ldd	r18, Z+4	; 0x04
     b28:	35 81       	ldd	r19, Z+5	; 0x05
     b2a:	46 81       	ldd	r20, Z+6	; 0x06
     b2c:	57 81       	ldd	r21, Z+7	; 0x07
     b2e:	da 01       	movw	r26, r20
     b30:	c9 01       	movw	r24, r18
     b32:	01 97       	sbiw	r24, 0x01	; 1
     b34:	a1 09       	sbc	r26, r1
     b36:	b1 09       	sbc	r27, r1
     b38:	8f 5f       	subi	r24, 0xFF	; 255
     b3a:	9f 4f       	sbci	r25, 0xFF	; 255
     b3c:	af 4f       	sbci	r26, 0xFF	; 255
     b3e:	bf 43       	sbci	r27, 0x3F	; 63
     b40:	28 f3       	brcs	.-54     	; 0xb0c <_fpadd_parts+0x1f4>
     b42:	0b c0       	rjmp	.+22     	; 0xb5a <_fpadd_parts+0x242>
     b44:	91 83       	std	Z+1, r25	; 0x01
     b46:	33 82       	std	Z+3, r3	; 0x03
     b48:	22 82       	std	Z+2, r2	; 0x02
     b4a:	ea 0c       	add	r14, r10
     b4c:	fb 1c       	adc	r15, r11
     b4e:	0c 1d       	adc	r16, r12
     b50:	1d 1d       	adc	r17, r13
     b52:	e4 82       	std	Z+4, r14	; 0x04
     b54:	f5 82       	std	Z+5, r15	; 0x05
     b56:	06 83       	std	Z+6, r16	; 0x06
     b58:	17 83       	std	Z+7, r17	; 0x07
     b5a:	83 e0       	ldi	r24, 0x03	; 3
     b5c:	80 83       	st	Z, r24
     b5e:	24 81       	ldd	r18, Z+4	; 0x04
     b60:	35 81       	ldd	r19, Z+5	; 0x05
     b62:	46 81       	ldd	r20, Z+6	; 0x06
     b64:	57 81       	ldd	r21, Z+7	; 0x07
     b66:	57 ff       	sbrs	r21, 7
     b68:	1a c0       	rjmp	.+52     	; 0xb9e <_fpadd_parts+0x286>
     b6a:	c9 01       	movw	r24, r18
     b6c:	aa 27       	eor	r26, r26
     b6e:	97 fd       	sbrc	r25, 7
     b70:	a0 95       	com	r26
     b72:	ba 2f       	mov	r27, r26
     b74:	81 70       	andi	r24, 0x01	; 1
     b76:	90 70       	andi	r25, 0x00	; 0
     b78:	a0 70       	andi	r26, 0x00	; 0
     b7a:	b0 70       	andi	r27, 0x00	; 0
     b7c:	56 95       	lsr	r21
     b7e:	47 95       	ror	r20
     b80:	37 95       	ror	r19
     b82:	27 95       	ror	r18
     b84:	82 2b       	or	r24, r18
     b86:	93 2b       	or	r25, r19
     b88:	a4 2b       	or	r26, r20
     b8a:	b5 2b       	or	r27, r21
     b8c:	84 83       	std	Z+4, r24	; 0x04
     b8e:	95 83       	std	Z+5, r25	; 0x05
     b90:	a6 83       	std	Z+6, r26	; 0x06
     b92:	b7 83       	std	Z+7, r27	; 0x07
     b94:	82 81       	ldd	r24, Z+2	; 0x02
     b96:	93 81       	ldd	r25, Z+3	; 0x03
     b98:	01 96       	adiw	r24, 0x01	; 1
     b9a:	93 83       	std	Z+3, r25	; 0x03
     b9c:	82 83       	std	Z+2, r24	; 0x02
     b9e:	df 01       	movw	r26, r30
     ba0:	01 c0       	rjmp	.+2      	; 0xba4 <_fpadd_parts+0x28c>
     ba2:	d2 01       	movw	r26, r4
     ba4:	cd 01       	movw	r24, r26
     ba6:	cd b7       	in	r28, 0x3d	; 61
     ba8:	de b7       	in	r29, 0x3e	; 62
     baa:	e2 e1       	ldi	r30, 0x12	; 18
     bac:	0c 94 23 0a 	jmp	0x1446	; 0x1446 <__epilogue_restores__>

00000bb0 <__subsf3>:
     bb0:	a0 e2       	ldi	r26, 0x20	; 32
     bb2:	b0 e0       	ldi	r27, 0x00	; 0
     bb4:	ee ed       	ldi	r30, 0xDE	; 222
     bb6:	f5 e0       	ldi	r31, 0x05	; 5
     bb8:	0c 94 13 0a 	jmp	0x1426	; 0x1426 <__prologue_saves__+0x18>
     bbc:	69 83       	std	Y+1, r22	; 0x01
     bbe:	7a 83       	std	Y+2, r23	; 0x02
     bc0:	8b 83       	std	Y+3, r24	; 0x03
     bc2:	9c 83       	std	Y+4, r25	; 0x04
     bc4:	2d 83       	std	Y+5, r18	; 0x05
     bc6:	3e 83       	std	Y+6, r19	; 0x06
     bc8:	4f 83       	std	Y+7, r20	; 0x07
     bca:	58 87       	std	Y+8, r21	; 0x08
     bcc:	e9 e0       	ldi	r30, 0x09	; 9
     bce:	ee 2e       	mov	r14, r30
     bd0:	f1 2c       	mov	r15, r1
     bd2:	ec 0e       	add	r14, r28
     bd4:	fd 1e       	adc	r15, r29
     bd6:	ce 01       	movw	r24, r28
     bd8:	01 96       	adiw	r24, 0x01	; 1
     bda:	b7 01       	movw	r22, r14
     bdc:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     be0:	8e 01       	movw	r16, r28
     be2:	0f 5e       	subi	r16, 0xEF	; 239
     be4:	1f 4f       	sbci	r17, 0xFF	; 255
     be6:	ce 01       	movw	r24, r28
     be8:	05 96       	adiw	r24, 0x05	; 5
     bea:	b8 01       	movw	r22, r16
     bec:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     bf0:	8a 89       	ldd	r24, Y+18	; 0x12
     bf2:	91 e0       	ldi	r25, 0x01	; 1
     bf4:	89 27       	eor	r24, r25
     bf6:	8a 8b       	std	Y+18, r24	; 0x12
     bf8:	c7 01       	movw	r24, r14
     bfa:	b8 01       	movw	r22, r16
     bfc:	ae 01       	movw	r20, r28
     bfe:	47 5e       	subi	r20, 0xE7	; 231
     c00:	5f 4f       	sbci	r21, 0xFF	; 255
     c02:	0e 94 8c 04 	call	0x918	; 0x918 <_fpadd_parts>
     c06:	0e 94 61 08 	call	0x10c2	; 0x10c2 <__pack_f>
     c0a:	a0 96       	adiw	r28, 0x20	; 32
     c0c:	e6 e0       	ldi	r30, 0x06	; 6
     c0e:	0c 94 2f 0a 	jmp	0x145e	; 0x145e <__epilogue_restores__+0x18>

00000c12 <__addsf3>:
     c12:	a0 e2       	ldi	r26, 0x20	; 32
     c14:	b0 e0       	ldi	r27, 0x00	; 0
     c16:	ef e0       	ldi	r30, 0x0F	; 15
     c18:	f6 e0       	ldi	r31, 0x06	; 6
     c1a:	0c 94 13 0a 	jmp	0x1426	; 0x1426 <__prologue_saves__+0x18>
     c1e:	69 83       	std	Y+1, r22	; 0x01
     c20:	7a 83       	std	Y+2, r23	; 0x02
     c22:	8b 83       	std	Y+3, r24	; 0x03
     c24:	9c 83       	std	Y+4, r25	; 0x04
     c26:	2d 83       	std	Y+5, r18	; 0x05
     c28:	3e 83       	std	Y+6, r19	; 0x06
     c2a:	4f 83       	std	Y+7, r20	; 0x07
     c2c:	58 87       	std	Y+8, r21	; 0x08
     c2e:	f9 e0       	ldi	r31, 0x09	; 9
     c30:	ef 2e       	mov	r14, r31
     c32:	f1 2c       	mov	r15, r1
     c34:	ec 0e       	add	r14, r28
     c36:	fd 1e       	adc	r15, r29
     c38:	ce 01       	movw	r24, r28
     c3a:	01 96       	adiw	r24, 0x01	; 1
     c3c:	b7 01       	movw	r22, r14
     c3e:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     c42:	8e 01       	movw	r16, r28
     c44:	0f 5e       	subi	r16, 0xEF	; 239
     c46:	1f 4f       	sbci	r17, 0xFF	; 255
     c48:	ce 01       	movw	r24, r28
     c4a:	05 96       	adiw	r24, 0x05	; 5
     c4c:	b8 01       	movw	r22, r16
     c4e:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     c52:	c7 01       	movw	r24, r14
     c54:	b8 01       	movw	r22, r16
     c56:	ae 01       	movw	r20, r28
     c58:	47 5e       	subi	r20, 0xE7	; 231
     c5a:	5f 4f       	sbci	r21, 0xFF	; 255
     c5c:	0e 94 8c 04 	call	0x918	; 0x918 <_fpadd_parts>
     c60:	0e 94 61 08 	call	0x10c2	; 0x10c2 <__pack_f>
     c64:	a0 96       	adiw	r28, 0x20	; 32
     c66:	e6 e0       	ldi	r30, 0x06	; 6
     c68:	0c 94 2f 0a 	jmp	0x145e	; 0x145e <__epilogue_restores__+0x18>

00000c6c <__mulsf3>:
     c6c:	a0 e2       	ldi	r26, 0x20	; 32
     c6e:	b0 e0       	ldi	r27, 0x00	; 0
     c70:	ec e3       	ldi	r30, 0x3C	; 60
     c72:	f6 e0       	ldi	r31, 0x06	; 6
     c74:	0c 94 07 0a 	jmp	0x140e	; 0x140e <__prologue_saves__>
     c78:	69 83       	std	Y+1, r22	; 0x01
     c7a:	7a 83       	std	Y+2, r23	; 0x02
     c7c:	8b 83       	std	Y+3, r24	; 0x03
     c7e:	9c 83       	std	Y+4, r25	; 0x04
     c80:	2d 83       	std	Y+5, r18	; 0x05
     c82:	3e 83       	std	Y+6, r19	; 0x06
     c84:	4f 83       	std	Y+7, r20	; 0x07
     c86:	58 87       	std	Y+8, r21	; 0x08
     c88:	ce 01       	movw	r24, r28
     c8a:	01 96       	adiw	r24, 0x01	; 1
     c8c:	be 01       	movw	r22, r28
     c8e:	67 5f       	subi	r22, 0xF7	; 247
     c90:	7f 4f       	sbci	r23, 0xFF	; 255
     c92:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     c96:	ce 01       	movw	r24, r28
     c98:	05 96       	adiw	r24, 0x05	; 5
     c9a:	be 01       	movw	r22, r28
     c9c:	6f 5e       	subi	r22, 0xEF	; 239
     c9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ca0:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     ca4:	99 85       	ldd	r25, Y+9	; 0x09
     ca6:	92 30       	cpi	r25, 0x02	; 2
     ca8:	88 f0       	brcs	.+34     	; 0xccc <__mulsf3+0x60>
     caa:	89 89       	ldd	r24, Y+17	; 0x11
     cac:	82 30       	cpi	r24, 0x02	; 2
     cae:	c8 f0       	brcs	.+50     	; 0xce2 <__mulsf3+0x76>
     cb0:	94 30       	cpi	r25, 0x04	; 4
     cb2:	19 f4       	brne	.+6      	; 0xcba <__mulsf3+0x4e>
     cb4:	82 30       	cpi	r24, 0x02	; 2
     cb6:	51 f4       	brne	.+20     	; 0xccc <__mulsf3+0x60>
     cb8:	04 c0       	rjmp	.+8      	; 0xcc2 <__mulsf3+0x56>
     cba:	84 30       	cpi	r24, 0x04	; 4
     cbc:	29 f4       	brne	.+10     	; 0xcc8 <__mulsf3+0x5c>
     cbe:	92 30       	cpi	r25, 0x02	; 2
     cc0:	81 f4       	brne	.+32     	; 0xce2 <__mulsf3+0x76>
     cc2:	82 e0       	ldi	r24, 0x02	; 2
     cc4:	91 e0       	ldi	r25, 0x01	; 1
     cc6:	c6 c0       	rjmp	.+396    	; 0xe54 <__mulsf3+0x1e8>
     cc8:	92 30       	cpi	r25, 0x02	; 2
     cca:	49 f4       	brne	.+18     	; 0xcde <__mulsf3+0x72>
     ccc:	20 e0       	ldi	r18, 0x00	; 0
     cce:	9a 85       	ldd	r25, Y+10	; 0x0a
     cd0:	8a 89       	ldd	r24, Y+18	; 0x12
     cd2:	98 13       	cpse	r25, r24
     cd4:	21 e0       	ldi	r18, 0x01	; 1
     cd6:	2a 87       	std	Y+10, r18	; 0x0a
     cd8:	ce 01       	movw	r24, r28
     cda:	09 96       	adiw	r24, 0x09	; 9
     cdc:	bb c0       	rjmp	.+374    	; 0xe54 <__mulsf3+0x1e8>
     cde:	82 30       	cpi	r24, 0x02	; 2
     ce0:	49 f4       	brne	.+18     	; 0xcf4 <__mulsf3+0x88>
     ce2:	20 e0       	ldi	r18, 0x00	; 0
     ce4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ce6:	8a 89       	ldd	r24, Y+18	; 0x12
     ce8:	98 13       	cpse	r25, r24
     cea:	21 e0       	ldi	r18, 0x01	; 1
     cec:	2a 8b       	std	Y+18, r18	; 0x12
     cee:	ce 01       	movw	r24, r28
     cf0:	41 96       	adiw	r24, 0x11	; 17
     cf2:	b0 c0       	rjmp	.+352    	; 0xe54 <__mulsf3+0x1e8>
     cf4:	2d 84       	ldd	r2, Y+13	; 0x0d
     cf6:	3e 84       	ldd	r3, Y+14	; 0x0e
     cf8:	4f 84       	ldd	r4, Y+15	; 0x0f
     cfa:	58 88       	ldd	r5, Y+16	; 0x10
     cfc:	6d 88       	ldd	r6, Y+21	; 0x15
     cfe:	7e 88       	ldd	r7, Y+22	; 0x16
     d00:	8f 88       	ldd	r8, Y+23	; 0x17
     d02:	98 8c       	ldd	r9, Y+24	; 0x18
     d04:	ee 24       	eor	r14, r14
     d06:	ff 24       	eor	r15, r15
     d08:	87 01       	movw	r16, r14
     d0a:	aa 24       	eor	r10, r10
     d0c:	bb 24       	eor	r11, r11
     d0e:	65 01       	movw	r12, r10
     d10:	40 e0       	ldi	r20, 0x00	; 0
     d12:	50 e0       	ldi	r21, 0x00	; 0
     d14:	60 e0       	ldi	r22, 0x00	; 0
     d16:	70 e0       	ldi	r23, 0x00	; 0
     d18:	e0 e0       	ldi	r30, 0x00	; 0
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	c1 01       	movw	r24, r2
     d1e:	81 70       	andi	r24, 0x01	; 1
     d20:	90 70       	andi	r25, 0x00	; 0
     d22:	89 2b       	or	r24, r25
     d24:	e9 f0       	breq	.+58     	; 0xd60 <__mulsf3+0xf4>
     d26:	e6 0c       	add	r14, r6
     d28:	f7 1c       	adc	r15, r7
     d2a:	08 1d       	adc	r16, r8
     d2c:	19 1d       	adc	r17, r9
     d2e:	9a 01       	movw	r18, r20
     d30:	ab 01       	movw	r20, r22
     d32:	2a 0d       	add	r18, r10
     d34:	3b 1d       	adc	r19, r11
     d36:	4c 1d       	adc	r20, r12
     d38:	5d 1d       	adc	r21, r13
     d3a:	80 e0       	ldi	r24, 0x00	; 0
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	a0 e0       	ldi	r26, 0x00	; 0
     d40:	b0 e0       	ldi	r27, 0x00	; 0
     d42:	e6 14       	cp	r14, r6
     d44:	f7 04       	cpc	r15, r7
     d46:	08 05       	cpc	r16, r8
     d48:	19 05       	cpc	r17, r9
     d4a:	20 f4       	brcc	.+8      	; 0xd54 <__mulsf3+0xe8>
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	a0 e0       	ldi	r26, 0x00	; 0
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	ba 01       	movw	r22, r20
     d56:	a9 01       	movw	r20, r18
     d58:	48 0f       	add	r20, r24
     d5a:	59 1f       	adc	r21, r25
     d5c:	6a 1f       	adc	r22, r26
     d5e:	7b 1f       	adc	r23, r27
     d60:	aa 0c       	add	r10, r10
     d62:	bb 1c       	adc	r11, r11
     d64:	cc 1c       	adc	r12, r12
     d66:	dd 1c       	adc	r13, r13
     d68:	97 fe       	sbrs	r9, 7
     d6a:	08 c0       	rjmp	.+16     	; 0xd7c <__mulsf3+0x110>
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	a0 e0       	ldi	r26, 0x00	; 0
     d72:	b0 e0       	ldi	r27, 0x00	; 0
     d74:	a8 2a       	or	r10, r24
     d76:	b9 2a       	or	r11, r25
     d78:	ca 2a       	or	r12, r26
     d7a:	db 2a       	or	r13, r27
     d7c:	31 96       	adiw	r30, 0x01	; 1
     d7e:	e0 32       	cpi	r30, 0x20	; 32
     d80:	f1 05       	cpc	r31, r1
     d82:	49 f0       	breq	.+18     	; 0xd96 <__mulsf3+0x12a>
     d84:	66 0c       	add	r6, r6
     d86:	77 1c       	adc	r7, r7
     d88:	88 1c       	adc	r8, r8
     d8a:	99 1c       	adc	r9, r9
     d8c:	56 94       	lsr	r5
     d8e:	47 94       	ror	r4
     d90:	37 94       	ror	r3
     d92:	27 94       	ror	r2
     d94:	c3 cf       	rjmp	.-122    	; 0xd1c <__mulsf3+0xb0>
     d96:	fa 85       	ldd	r31, Y+10	; 0x0a
     d98:	ea 89       	ldd	r30, Y+18	; 0x12
     d9a:	2b 89       	ldd	r18, Y+19	; 0x13
     d9c:	3c 89       	ldd	r19, Y+20	; 0x14
     d9e:	8b 85       	ldd	r24, Y+11	; 0x0b
     da0:	9c 85       	ldd	r25, Y+12	; 0x0c
     da2:	28 0f       	add	r18, r24
     da4:	39 1f       	adc	r19, r25
     da6:	2e 5f       	subi	r18, 0xFE	; 254
     da8:	3f 4f       	sbci	r19, 0xFF	; 255
     daa:	17 c0       	rjmp	.+46     	; 0xdda <__mulsf3+0x16e>
     dac:	ca 01       	movw	r24, r20
     dae:	81 70       	andi	r24, 0x01	; 1
     db0:	90 70       	andi	r25, 0x00	; 0
     db2:	89 2b       	or	r24, r25
     db4:	61 f0       	breq	.+24     	; 0xdce <__mulsf3+0x162>
     db6:	16 95       	lsr	r17
     db8:	07 95       	ror	r16
     dba:	f7 94       	ror	r15
     dbc:	e7 94       	ror	r14
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	a0 e0       	ldi	r26, 0x00	; 0
     dc4:	b0 e8       	ldi	r27, 0x80	; 128
     dc6:	e8 2a       	or	r14, r24
     dc8:	f9 2a       	or	r15, r25
     dca:	0a 2b       	or	r16, r26
     dcc:	1b 2b       	or	r17, r27
     dce:	76 95       	lsr	r23
     dd0:	67 95       	ror	r22
     dd2:	57 95       	ror	r21
     dd4:	47 95       	ror	r20
     dd6:	2f 5f       	subi	r18, 0xFF	; 255
     dd8:	3f 4f       	sbci	r19, 0xFF	; 255
     dda:	77 fd       	sbrc	r23, 7
     ddc:	e7 cf       	rjmp	.-50     	; 0xdac <__mulsf3+0x140>
     dde:	0c c0       	rjmp	.+24     	; 0xdf8 <__mulsf3+0x18c>
     de0:	44 0f       	add	r20, r20
     de2:	55 1f       	adc	r21, r21
     de4:	66 1f       	adc	r22, r22
     de6:	77 1f       	adc	r23, r23
     de8:	17 fd       	sbrc	r17, 7
     dea:	41 60       	ori	r20, 0x01	; 1
     dec:	ee 0c       	add	r14, r14
     dee:	ff 1c       	adc	r15, r15
     df0:	00 1f       	adc	r16, r16
     df2:	11 1f       	adc	r17, r17
     df4:	21 50       	subi	r18, 0x01	; 1
     df6:	30 40       	sbci	r19, 0x00	; 0
     df8:	40 30       	cpi	r20, 0x00	; 0
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	59 07       	cpc	r21, r25
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	69 07       	cpc	r22, r25
     e02:	90 e4       	ldi	r25, 0x40	; 64
     e04:	79 07       	cpc	r23, r25
     e06:	60 f3       	brcs	.-40     	; 0xde0 <__mulsf3+0x174>
     e08:	2b 8f       	std	Y+27, r18	; 0x1b
     e0a:	3c 8f       	std	Y+28, r19	; 0x1c
     e0c:	db 01       	movw	r26, r22
     e0e:	ca 01       	movw	r24, r20
     e10:	8f 77       	andi	r24, 0x7F	; 127
     e12:	90 70       	andi	r25, 0x00	; 0
     e14:	a0 70       	andi	r26, 0x00	; 0
     e16:	b0 70       	andi	r27, 0x00	; 0
     e18:	80 34       	cpi	r24, 0x40	; 64
     e1a:	91 05       	cpc	r25, r1
     e1c:	a1 05       	cpc	r26, r1
     e1e:	b1 05       	cpc	r27, r1
     e20:	61 f4       	brne	.+24     	; 0xe3a <__mulsf3+0x1ce>
     e22:	47 fd       	sbrc	r20, 7
     e24:	0a c0       	rjmp	.+20     	; 0xe3a <__mulsf3+0x1ce>
     e26:	e1 14       	cp	r14, r1
     e28:	f1 04       	cpc	r15, r1
     e2a:	01 05       	cpc	r16, r1
     e2c:	11 05       	cpc	r17, r1
     e2e:	29 f0       	breq	.+10     	; 0xe3a <__mulsf3+0x1ce>
     e30:	40 5c       	subi	r20, 0xC0	; 192
     e32:	5f 4f       	sbci	r21, 0xFF	; 255
     e34:	6f 4f       	sbci	r22, 0xFF	; 255
     e36:	7f 4f       	sbci	r23, 0xFF	; 255
     e38:	40 78       	andi	r20, 0x80	; 128
     e3a:	1a 8e       	std	Y+26, r1	; 0x1a
     e3c:	fe 17       	cp	r31, r30
     e3e:	11 f0       	breq	.+4      	; 0xe44 <__mulsf3+0x1d8>
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	8a 8f       	std	Y+26, r24	; 0x1a
     e44:	4d 8f       	std	Y+29, r20	; 0x1d
     e46:	5e 8f       	std	Y+30, r21	; 0x1e
     e48:	6f 8f       	std	Y+31, r22	; 0x1f
     e4a:	78 a3       	std	Y+32, r23	; 0x20
     e4c:	83 e0       	ldi	r24, 0x03	; 3
     e4e:	89 8f       	std	Y+25, r24	; 0x19
     e50:	ce 01       	movw	r24, r28
     e52:	49 96       	adiw	r24, 0x19	; 25
     e54:	0e 94 61 08 	call	0x10c2	; 0x10c2 <__pack_f>
     e58:	a0 96       	adiw	r28, 0x20	; 32
     e5a:	e2 e1       	ldi	r30, 0x12	; 18
     e5c:	0c 94 23 0a 	jmp	0x1446	; 0x1446 <__epilogue_restores__>

00000e60 <__gesf2>:
     e60:	a8 e1       	ldi	r26, 0x18	; 24
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e6 e3       	ldi	r30, 0x36	; 54
     e66:	f7 e0       	ldi	r31, 0x07	; 7
     e68:	0c 94 13 0a 	jmp	0x1426	; 0x1426 <__prologue_saves__+0x18>
     e6c:	69 83       	std	Y+1, r22	; 0x01
     e6e:	7a 83       	std	Y+2, r23	; 0x02
     e70:	8b 83       	std	Y+3, r24	; 0x03
     e72:	9c 83       	std	Y+4, r25	; 0x04
     e74:	2d 83       	std	Y+5, r18	; 0x05
     e76:	3e 83       	std	Y+6, r19	; 0x06
     e78:	4f 83       	std	Y+7, r20	; 0x07
     e7a:	58 87       	std	Y+8, r21	; 0x08
     e7c:	89 e0       	ldi	r24, 0x09	; 9
     e7e:	e8 2e       	mov	r14, r24
     e80:	f1 2c       	mov	r15, r1
     e82:	ec 0e       	add	r14, r28
     e84:	fd 1e       	adc	r15, r29
     e86:	ce 01       	movw	r24, r28
     e88:	01 96       	adiw	r24, 0x01	; 1
     e8a:	b7 01       	movw	r22, r14
     e8c:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     e90:	8e 01       	movw	r16, r28
     e92:	0f 5e       	subi	r16, 0xEF	; 239
     e94:	1f 4f       	sbci	r17, 0xFF	; 255
     e96:	ce 01       	movw	r24, r28
     e98:	05 96       	adiw	r24, 0x05	; 5
     e9a:	b8 01       	movw	r22, r16
     e9c:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     ea0:	89 85       	ldd	r24, Y+9	; 0x09
     ea2:	82 30       	cpi	r24, 0x02	; 2
     ea4:	40 f0       	brcs	.+16     	; 0xeb6 <__gesf2+0x56>
     ea6:	89 89       	ldd	r24, Y+17	; 0x11
     ea8:	82 30       	cpi	r24, 0x02	; 2
     eaa:	28 f0       	brcs	.+10     	; 0xeb6 <__gesf2+0x56>
     eac:	c7 01       	movw	r24, r14
     eae:	b8 01       	movw	r22, r16
     eb0:	0e 94 ae 09 	call	0x135c	; 0x135c <__fpcmp_parts_f>
     eb4:	01 c0       	rjmp	.+2      	; 0xeb8 <__gesf2+0x58>
     eb6:	8f ef       	ldi	r24, 0xFF	; 255
     eb8:	68 96       	adiw	r28, 0x18	; 24
     eba:	e6 e0       	ldi	r30, 0x06	; 6
     ebc:	0c 94 2f 0a 	jmp	0x145e	; 0x145e <__epilogue_restores__+0x18>

00000ec0 <__floatsisf>:
     ec0:	a8 e0       	ldi	r26, 0x08	; 8
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	e6 e6       	ldi	r30, 0x66	; 102
     ec6:	f7 e0       	ldi	r31, 0x07	; 7
     ec8:	0c 94 10 0a 	jmp	0x1420	; 0x1420 <__prologue_saves__+0x12>
     ecc:	9b 01       	movw	r18, r22
     ece:	ac 01       	movw	r20, r24
     ed0:	83 e0       	ldi	r24, 0x03	; 3
     ed2:	89 83       	std	Y+1, r24	; 0x01
     ed4:	da 01       	movw	r26, r20
     ed6:	c9 01       	movw	r24, r18
     ed8:	88 27       	eor	r24, r24
     eda:	b7 fd       	sbrc	r27, 7
     edc:	83 95       	inc	r24
     ede:	99 27       	eor	r25, r25
     ee0:	aa 27       	eor	r26, r26
     ee2:	bb 27       	eor	r27, r27
     ee4:	b8 2e       	mov	r11, r24
     ee6:	21 15       	cp	r18, r1
     ee8:	31 05       	cpc	r19, r1
     eea:	41 05       	cpc	r20, r1
     eec:	51 05       	cpc	r21, r1
     eee:	19 f4       	brne	.+6      	; 0xef6 <__floatsisf+0x36>
     ef0:	82 e0       	ldi	r24, 0x02	; 2
     ef2:	89 83       	std	Y+1, r24	; 0x01
     ef4:	3a c0       	rjmp	.+116    	; 0xf6a <__floatsisf+0xaa>
     ef6:	88 23       	and	r24, r24
     ef8:	a9 f0       	breq	.+42     	; 0xf24 <__floatsisf+0x64>
     efa:	20 30       	cpi	r18, 0x00	; 0
     efc:	80 e0       	ldi	r24, 0x00	; 0
     efe:	38 07       	cpc	r19, r24
     f00:	80 e0       	ldi	r24, 0x00	; 0
     f02:	48 07       	cpc	r20, r24
     f04:	80 e8       	ldi	r24, 0x80	; 128
     f06:	58 07       	cpc	r21, r24
     f08:	29 f4       	brne	.+10     	; 0xf14 <__floatsisf+0x54>
     f0a:	60 e0       	ldi	r22, 0x00	; 0
     f0c:	70 e0       	ldi	r23, 0x00	; 0
     f0e:	80 e0       	ldi	r24, 0x00	; 0
     f10:	9f ec       	ldi	r25, 0xCF	; 207
     f12:	30 c0       	rjmp	.+96     	; 0xf74 <__floatsisf+0xb4>
     f14:	ee 24       	eor	r14, r14
     f16:	ff 24       	eor	r15, r15
     f18:	87 01       	movw	r16, r14
     f1a:	e2 1a       	sub	r14, r18
     f1c:	f3 0a       	sbc	r15, r19
     f1e:	04 0b       	sbc	r16, r20
     f20:	15 0b       	sbc	r17, r21
     f22:	02 c0       	rjmp	.+4      	; 0xf28 <__floatsisf+0x68>
     f24:	79 01       	movw	r14, r18
     f26:	8a 01       	movw	r16, r20
     f28:	8e e1       	ldi	r24, 0x1E	; 30
     f2a:	c8 2e       	mov	r12, r24
     f2c:	d1 2c       	mov	r13, r1
     f2e:	dc 82       	std	Y+4, r13	; 0x04
     f30:	cb 82       	std	Y+3, r12	; 0x03
     f32:	ed 82       	std	Y+5, r14	; 0x05
     f34:	fe 82       	std	Y+6, r15	; 0x06
     f36:	0f 83       	std	Y+7, r16	; 0x07
     f38:	18 87       	std	Y+8, r17	; 0x08
     f3a:	c8 01       	movw	r24, r16
     f3c:	b7 01       	movw	r22, r14
     f3e:	0e 94 12 08 	call	0x1024	; 0x1024 <__clzsi2>
     f42:	01 97       	sbiw	r24, 0x01	; 1
     f44:	18 16       	cp	r1, r24
     f46:	19 06       	cpc	r1, r25
     f48:	84 f4       	brge	.+32     	; 0xf6a <__floatsisf+0xaa>
     f4a:	08 2e       	mov	r0, r24
     f4c:	04 c0       	rjmp	.+8      	; 0xf56 <__floatsisf+0x96>
     f4e:	ee 0c       	add	r14, r14
     f50:	ff 1c       	adc	r15, r15
     f52:	00 1f       	adc	r16, r16
     f54:	11 1f       	adc	r17, r17
     f56:	0a 94       	dec	r0
     f58:	d2 f7       	brpl	.-12     	; 0xf4e <__floatsisf+0x8e>
     f5a:	ed 82       	std	Y+5, r14	; 0x05
     f5c:	fe 82       	std	Y+6, r15	; 0x06
     f5e:	0f 83       	std	Y+7, r16	; 0x07
     f60:	18 87       	std	Y+8, r17	; 0x08
     f62:	c8 1a       	sub	r12, r24
     f64:	d9 0a       	sbc	r13, r25
     f66:	dc 82       	std	Y+4, r13	; 0x04
     f68:	cb 82       	std	Y+3, r12	; 0x03
     f6a:	ba 82       	std	Y+2, r11	; 0x02
     f6c:	ce 01       	movw	r24, r28
     f6e:	01 96       	adiw	r24, 0x01	; 1
     f70:	0e 94 61 08 	call	0x10c2	; 0x10c2 <__pack_f>
     f74:	28 96       	adiw	r28, 0x08	; 8
     f76:	e9 e0       	ldi	r30, 0x09	; 9
     f78:	0c 94 2c 0a 	jmp	0x1458	; 0x1458 <__epilogue_restores__+0x12>

00000f7c <__fixsfsi>:
     f7c:	ac e0       	ldi	r26, 0x0C	; 12
     f7e:	b0 e0       	ldi	r27, 0x00	; 0
     f80:	e4 ec       	ldi	r30, 0xC4	; 196
     f82:	f7 e0       	ldi	r31, 0x07	; 7
     f84:	0c 94 17 0a 	jmp	0x142e	; 0x142e <__prologue_saves__+0x20>
     f88:	69 83       	std	Y+1, r22	; 0x01
     f8a:	7a 83       	std	Y+2, r23	; 0x02
     f8c:	8b 83       	std	Y+3, r24	; 0x03
     f8e:	9c 83       	std	Y+4, r25	; 0x04
     f90:	ce 01       	movw	r24, r28
     f92:	01 96       	adiw	r24, 0x01	; 1
     f94:	be 01       	movw	r22, r28
     f96:	6b 5f       	subi	r22, 0xFB	; 251
     f98:	7f 4f       	sbci	r23, 0xFF	; 255
     f9a:	0e 94 36 09 	call	0x126c	; 0x126c <__unpack_f>
     f9e:	8d 81       	ldd	r24, Y+5	; 0x05
     fa0:	82 30       	cpi	r24, 0x02	; 2
     fa2:	61 f1       	breq	.+88     	; 0xffc <__fixsfsi+0x80>
     fa4:	82 30       	cpi	r24, 0x02	; 2
     fa6:	50 f1       	brcs	.+84     	; 0xffc <__fixsfsi+0x80>
     fa8:	84 30       	cpi	r24, 0x04	; 4
     faa:	21 f4       	brne	.+8      	; 0xfb4 <__fixsfsi+0x38>
     fac:	8e 81       	ldd	r24, Y+6	; 0x06
     fae:	88 23       	and	r24, r24
     fb0:	51 f1       	breq	.+84     	; 0x1006 <__fixsfsi+0x8a>
     fb2:	2e c0       	rjmp	.+92     	; 0x1010 <__fixsfsi+0x94>
     fb4:	2f 81       	ldd	r18, Y+7	; 0x07
     fb6:	38 85       	ldd	r19, Y+8	; 0x08
     fb8:	37 fd       	sbrc	r19, 7
     fba:	20 c0       	rjmp	.+64     	; 0xffc <__fixsfsi+0x80>
     fbc:	6e 81       	ldd	r22, Y+6	; 0x06
     fbe:	2f 31       	cpi	r18, 0x1F	; 31
     fc0:	31 05       	cpc	r19, r1
     fc2:	1c f0       	brlt	.+6      	; 0xfca <__fixsfsi+0x4e>
     fc4:	66 23       	and	r22, r22
     fc6:	f9 f0       	breq	.+62     	; 0x1006 <__fixsfsi+0x8a>
     fc8:	23 c0       	rjmp	.+70     	; 0x1010 <__fixsfsi+0x94>
     fca:	8e e1       	ldi	r24, 0x1E	; 30
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	82 1b       	sub	r24, r18
     fd0:	93 0b       	sbc	r25, r19
     fd2:	29 85       	ldd	r18, Y+9	; 0x09
     fd4:	3a 85       	ldd	r19, Y+10	; 0x0a
     fd6:	4b 85       	ldd	r20, Y+11	; 0x0b
     fd8:	5c 85       	ldd	r21, Y+12	; 0x0c
     fda:	04 c0       	rjmp	.+8      	; 0xfe4 <__fixsfsi+0x68>
     fdc:	56 95       	lsr	r21
     fde:	47 95       	ror	r20
     fe0:	37 95       	ror	r19
     fe2:	27 95       	ror	r18
     fe4:	8a 95       	dec	r24
     fe6:	d2 f7       	brpl	.-12     	; 0xfdc <__fixsfsi+0x60>
     fe8:	66 23       	and	r22, r22
     fea:	b1 f0       	breq	.+44     	; 0x1018 <__fixsfsi+0x9c>
     fec:	50 95       	com	r21
     fee:	40 95       	com	r20
     ff0:	30 95       	com	r19
     ff2:	21 95       	neg	r18
     ff4:	3f 4f       	sbci	r19, 0xFF	; 255
     ff6:	4f 4f       	sbci	r20, 0xFF	; 255
     ff8:	5f 4f       	sbci	r21, 0xFF	; 255
     ffa:	0e c0       	rjmp	.+28     	; 0x1018 <__fixsfsi+0x9c>
     ffc:	20 e0       	ldi	r18, 0x00	; 0
     ffe:	30 e0       	ldi	r19, 0x00	; 0
    1000:	40 e0       	ldi	r20, 0x00	; 0
    1002:	50 e0       	ldi	r21, 0x00	; 0
    1004:	09 c0       	rjmp	.+18     	; 0x1018 <__fixsfsi+0x9c>
    1006:	2f ef       	ldi	r18, 0xFF	; 255
    1008:	3f ef       	ldi	r19, 0xFF	; 255
    100a:	4f ef       	ldi	r20, 0xFF	; 255
    100c:	5f e7       	ldi	r21, 0x7F	; 127
    100e:	04 c0       	rjmp	.+8      	; 0x1018 <__fixsfsi+0x9c>
    1010:	20 e0       	ldi	r18, 0x00	; 0
    1012:	30 e0       	ldi	r19, 0x00	; 0
    1014:	40 e0       	ldi	r20, 0x00	; 0
    1016:	50 e8       	ldi	r21, 0x80	; 128
    1018:	b9 01       	movw	r22, r18
    101a:	ca 01       	movw	r24, r20
    101c:	2c 96       	adiw	r28, 0x0c	; 12
    101e:	e2 e0       	ldi	r30, 0x02	; 2
    1020:	0c 94 33 0a 	jmp	0x1466	; 0x1466 <__epilogue_restores__+0x20>

00001024 <__clzsi2>:
    1024:	ef 92       	push	r14
    1026:	ff 92       	push	r15
    1028:	0f 93       	push	r16
    102a:	1f 93       	push	r17
    102c:	7b 01       	movw	r14, r22
    102e:	8c 01       	movw	r16, r24
    1030:	80 e0       	ldi	r24, 0x00	; 0
    1032:	e8 16       	cp	r14, r24
    1034:	80 e0       	ldi	r24, 0x00	; 0
    1036:	f8 06       	cpc	r15, r24
    1038:	81 e0       	ldi	r24, 0x01	; 1
    103a:	08 07       	cpc	r16, r24
    103c:	80 e0       	ldi	r24, 0x00	; 0
    103e:	18 07       	cpc	r17, r24
    1040:	88 f4       	brcc	.+34     	; 0x1064 <__clzsi2+0x40>
    1042:	8f ef       	ldi	r24, 0xFF	; 255
    1044:	e8 16       	cp	r14, r24
    1046:	f1 04       	cpc	r15, r1
    1048:	01 05       	cpc	r16, r1
    104a:	11 05       	cpc	r17, r1
    104c:	31 f0       	breq	.+12     	; 0x105a <__clzsi2+0x36>
    104e:	28 f0       	brcs	.+10     	; 0x105a <__clzsi2+0x36>
    1050:	88 e0       	ldi	r24, 0x08	; 8
    1052:	90 e0       	ldi	r25, 0x00	; 0
    1054:	a0 e0       	ldi	r26, 0x00	; 0
    1056:	b0 e0       	ldi	r27, 0x00	; 0
    1058:	17 c0       	rjmp	.+46     	; 0x1088 <__clzsi2+0x64>
    105a:	80 e0       	ldi	r24, 0x00	; 0
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	a0 e0       	ldi	r26, 0x00	; 0
    1060:	b0 e0       	ldi	r27, 0x00	; 0
    1062:	12 c0       	rjmp	.+36     	; 0x1088 <__clzsi2+0x64>
    1064:	80 e0       	ldi	r24, 0x00	; 0
    1066:	e8 16       	cp	r14, r24
    1068:	80 e0       	ldi	r24, 0x00	; 0
    106a:	f8 06       	cpc	r15, r24
    106c:	80 e0       	ldi	r24, 0x00	; 0
    106e:	08 07       	cpc	r16, r24
    1070:	81 e0       	ldi	r24, 0x01	; 1
    1072:	18 07       	cpc	r17, r24
    1074:	28 f0       	brcs	.+10     	; 0x1080 <__clzsi2+0x5c>
    1076:	88 e1       	ldi	r24, 0x18	; 24
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	a0 e0       	ldi	r26, 0x00	; 0
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	04 c0       	rjmp	.+8      	; 0x1088 <__clzsi2+0x64>
    1080:	80 e1       	ldi	r24, 0x10	; 16
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	a0 e0       	ldi	r26, 0x00	; 0
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	20 e2       	ldi	r18, 0x20	; 32
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	40 e0       	ldi	r20, 0x00	; 0
    108e:	50 e0       	ldi	r21, 0x00	; 0
    1090:	28 1b       	sub	r18, r24
    1092:	39 0b       	sbc	r19, r25
    1094:	4a 0b       	sbc	r20, r26
    1096:	5b 0b       	sbc	r21, r27
    1098:	04 c0       	rjmp	.+8      	; 0x10a2 <__clzsi2+0x7e>
    109a:	16 95       	lsr	r17
    109c:	07 95       	ror	r16
    109e:	f7 94       	ror	r15
    10a0:	e7 94       	ror	r14
    10a2:	8a 95       	dec	r24
    10a4:	d2 f7       	brpl	.-12     	; 0x109a <__clzsi2+0x76>
    10a6:	f7 01       	movw	r30, r14
    10a8:	e6 5f       	subi	r30, 0xF6	; 246
    10aa:	fe 4f       	sbci	r31, 0xFE	; 254
    10ac:	80 81       	ld	r24, Z
    10ae:	28 1b       	sub	r18, r24
    10b0:	31 09       	sbc	r19, r1
    10b2:	41 09       	sbc	r20, r1
    10b4:	51 09       	sbc	r21, r1
    10b6:	c9 01       	movw	r24, r18
    10b8:	1f 91       	pop	r17
    10ba:	0f 91       	pop	r16
    10bc:	ff 90       	pop	r15
    10be:	ef 90       	pop	r14
    10c0:	08 95       	ret

000010c2 <__pack_f>:
    10c2:	df 92       	push	r13
    10c4:	ef 92       	push	r14
    10c6:	ff 92       	push	r15
    10c8:	0f 93       	push	r16
    10ca:	1f 93       	push	r17
    10cc:	fc 01       	movw	r30, r24
    10ce:	e4 80       	ldd	r14, Z+4	; 0x04
    10d0:	f5 80       	ldd	r15, Z+5	; 0x05
    10d2:	06 81       	ldd	r16, Z+6	; 0x06
    10d4:	17 81       	ldd	r17, Z+7	; 0x07
    10d6:	d1 80       	ldd	r13, Z+1	; 0x01
    10d8:	80 81       	ld	r24, Z
    10da:	82 30       	cpi	r24, 0x02	; 2
    10dc:	48 f4       	brcc	.+18     	; 0x10f0 <__pack_f+0x2e>
    10de:	80 e0       	ldi	r24, 0x00	; 0
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	a0 e1       	ldi	r26, 0x10	; 16
    10e4:	b0 e0       	ldi	r27, 0x00	; 0
    10e6:	e8 2a       	or	r14, r24
    10e8:	f9 2a       	or	r15, r25
    10ea:	0a 2b       	or	r16, r26
    10ec:	1b 2b       	or	r17, r27
    10ee:	a5 c0       	rjmp	.+330    	; 0x123a <__stack+0x13b>
    10f0:	84 30       	cpi	r24, 0x04	; 4
    10f2:	09 f4       	brne	.+2      	; 0x10f6 <__pack_f+0x34>
    10f4:	9f c0       	rjmp	.+318    	; 0x1234 <__stack+0x135>
    10f6:	82 30       	cpi	r24, 0x02	; 2
    10f8:	21 f4       	brne	.+8      	; 0x1102 <__stack+0x3>
    10fa:	ee 24       	eor	r14, r14
    10fc:	ff 24       	eor	r15, r15
    10fe:	87 01       	movw	r16, r14
    1100:	05 c0       	rjmp	.+10     	; 0x110c <__stack+0xd>
    1102:	e1 14       	cp	r14, r1
    1104:	f1 04       	cpc	r15, r1
    1106:	01 05       	cpc	r16, r1
    1108:	11 05       	cpc	r17, r1
    110a:	19 f4       	brne	.+6      	; 0x1112 <__stack+0x13>
    110c:	e0 e0       	ldi	r30, 0x00	; 0
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	96 c0       	rjmp	.+300    	; 0x123e <__stack+0x13f>
    1112:	62 81       	ldd	r22, Z+2	; 0x02
    1114:	73 81       	ldd	r23, Z+3	; 0x03
    1116:	9f ef       	ldi	r25, 0xFF	; 255
    1118:	62 38       	cpi	r22, 0x82	; 130
    111a:	79 07       	cpc	r23, r25
    111c:	0c f0       	brlt	.+2      	; 0x1120 <__stack+0x21>
    111e:	5b c0       	rjmp	.+182    	; 0x11d6 <__stack+0xd7>
    1120:	22 e8       	ldi	r18, 0x82	; 130
    1122:	3f ef       	ldi	r19, 0xFF	; 255
    1124:	26 1b       	sub	r18, r22
    1126:	37 0b       	sbc	r19, r23
    1128:	2a 31       	cpi	r18, 0x1A	; 26
    112a:	31 05       	cpc	r19, r1
    112c:	2c f0       	brlt	.+10     	; 0x1138 <__stack+0x39>
    112e:	20 e0       	ldi	r18, 0x00	; 0
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	40 e0       	ldi	r20, 0x00	; 0
    1134:	50 e0       	ldi	r21, 0x00	; 0
    1136:	2a c0       	rjmp	.+84     	; 0x118c <__stack+0x8d>
    1138:	b8 01       	movw	r22, r16
    113a:	a7 01       	movw	r20, r14
    113c:	02 2e       	mov	r0, r18
    113e:	04 c0       	rjmp	.+8      	; 0x1148 <__stack+0x49>
    1140:	76 95       	lsr	r23
    1142:	67 95       	ror	r22
    1144:	57 95       	ror	r21
    1146:	47 95       	ror	r20
    1148:	0a 94       	dec	r0
    114a:	d2 f7       	brpl	.-12     	; 0x1140 <__stack+0x41>
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	a0 e0       	ldi	r26, 0x00	; 0
    1152:	b0 e0       	ldi	r27, 0x00	; 0
    1154:	04 c0       	rjmp	.+8      	; 0x115e <__stack+0x5f>
    1156:	88 0f       	add	r24, r24
    1158:	99 1f       	adc	r25, r25
    115a:	aa 1f       	adc	r26, r26
    115c:	bb 1f       	adc	r27, r27
    115e:	2a 95       	dec	r18
    1160:	d2 f7       	brpl	.-12     	; 0x1156 <__stack+0x57>
    1162:	01 97       	sbiw	r24, 0x01	; 1
    1164:	a1 09       	sbc	r26, r1
    1166:	b1 09       	sbc	r27, r1
    1168:	8e 21       	and	r24, r14
    116a:	9f 21       	and	r25, r15
    116c:	a0 23       	and	r26, r16
    116e:	b1 23       	and	r27, r17
    1170:	00 97       	sbiw	r24, 0x00	; 0
    1172:	a1 05       	cpc	r26, r1
    1174:	b1 05       	cpc	r27, r1
    1176:	21 f0       	breq	.+8      	; 0x1180 <__stack+0x81>
    1178:	81 e0       	ldi	r24, 0x01	; 1
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	a0 e0       	ldi	r26, 0x00	; 0
    117e:	b0 e0       	ldi	r27, 0x00	; 0
    1180:	9a 01       	movw	r18, r20
    1182:	ab 01       	movw	r20, r22
    1184:	28 2b       	or	r18, r24
    1186:	39 2b       	or	r19, r25
    1188:	4a 2b       	or	r20, r26
    118a:	5b 2b       	or	r21, r27
    118c:	da 01       	movw	r26, r20
    118e:	c9 01       	movw	r24, r18
    1190:	8f 77       	andi	r24, 0x7F	; 127
    1192:	90 70       	andi	r25, 0x00	; 0
    1194:	a0 70       	andi	r26, 0x00	; 0
    1196:	b0 70       	andi	r27, 0x00	; 0
    1198:	80 34       	cpi	r24, 0x40	; 64
    119a:	91 05       	cpc	r25, r1
    119c:	a1 05       	cpc	r26, r1
    119e:	b1 05       	cpc	r27, r1
    11a0:	39 f4       	brne	.+14     	; 0x11b0 <__stack+0xb1>
    11a2:	27 ff       	sbrs	r18, 7
    11a4:	09 c0       	rjmp	.+18     	; 0x11b8 <__stack+0xb9>
    11a6:	20 5c       	subi	r18, 0xC0	; 192
    11a8:	3f 4f       	sbci	r19, 0xFF	; 255
    11aa:	4f 4f       	sbci	r20, 0xFF	; 255
    11ac:	5f 4f       	sbci	r21, 0xFF	; 255
    11ae:	04 c0       	rjmp	.+8      	; 0x11b8 <__stack+0xb9>
    11b0:	21 5c       	subi	r18, 0xC1	; 193
    11b2:	3f 4f       	sbci	r19, 0xFF	; 255
    11b4:	4f 4f       	sbci	r20, 0xFF	; 255
    11b6:	5f 4f       	sbci	r21, 0xFF	; 255
    11b8:	e0 e0       	ldi	r30, 0x00	; 0
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	20 30       	cpi	r18, 0x00	; 0
    11be:	a0 e0       	ldi	r26, 0x00	; 0
    11c0:	3a 07       	cpc	r19, r26
    11c2:	a0 e0       	ldi	r26, 0x00	; 0
    11c4:	4a 07       	cpc	r20, r26
    11c6:	a0 e4       	ldi	r26, 0x40	; 64
    11c8:	5a 07       	cpc	r21, r26
    11ca:	10 f0       	brcs	.+4      	; 0x11d0 <__stack+0xd1>
    11cc:	e1 e0       	ldi	r30, 0x01	; 1
    11ce:	f0 e0       	ldi	r31, 0x00	; 0
    11d0:	79 01       	movw	r14, r18
    11d2:	8a 01       	movw	r16, r20
    11d4:	27 c0       	rjmp	.+78     	; 0x1224 <__stack+0x125>
    11d6:	60 38       	cpi	r22, 0x80	; 128
    11d8:	71 05       	cpc	r23, r1
    11da:	64 f5       	brge	.+88     	; 0x1234 <__stack+0x135>
    11dc:	fb 01       	movw	r30, r22
    11de:	e1 58       	subi	r30, 0x81	; 129
    11e0:	ff 4f       	sbci	r31, 0xFF	; 255
    11e2:	d8 01       	movw	r26, r16
    11e4:	c7 01       	movw	r24, r14
    11e6:	8f 77       	andi	r24, 0x7F	; 127
    11e8:	90 70       	andi	r25, 0x00	; 0
    11ea:	a0 70       	andi	r26, 0x00	; 0
    11ec:	b0 70       	andi	r27, 0x00	; 0
    11ee:	80 34       	cpi	r24, 0x40	; 64
    11f0:	91 05       	cpc	r25, r1
    11f2:	a1 05       	cpc	r26, r1
    11f4:	b1 05       	cpc	r27, r1
    11f6:	39 f4       	brne	.+14     	; 0x1206 <__stack+0x107>
    11f8:	e7 fe       	sbrs	r14, 7
    11fa:	0d c0       	rjmp	.+26     	; 0x1216 <__stack+0x117>
    11fc:	80 e4       	ldi	r24, 0x40	; 64
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	a0 e0       	ldi	r26, 0x00	; 0
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	04 c0       	rjmp	.+8      	; 0x120e <__stack+0x10f>
    1206:	8f e3       	ldi	r24, 0x3F	; 63
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	a0 e0       	ldi	r26, 0x00	; 0
    120c:	b0 e0       	ldi	r27, 0x00	; 0
    120e:	e8 0e       	add	r14, r24
    1210:	f9 1e       	adc	r15, r25
    1212:	0a 1f       	adc	r16, r26
    1214:	1b 1f       	adc	r17, r27
    1216:	17 ff       	sbrs	r17, 7
    1218:	05 c0       	rjmp	.+10     	; 0x1224 <__stack+0x125>
    121a:	16 95       	lsr	r17
    121c:	07 95       	ror	r16
    121e:	f7 94       	ror	r15
    1220:	e7 94       	ror	r14
    1222:	31 96       	adiw	r30, 0x01	; 1
    1224:	87 e0       	ldi	r24, 0x07	; 7
    1226:	16 95       	lsr	r17
    1228:	07 95       	ror	r16
    122a:	f7 94       	ror	r15
    122c:	e7 94       	ror	r14
    122e:	8a 95       	dec	r24
    1230:	d1 f7       	brne	.-12     	; 0x1226 <__stack+0x127>
    1232:	05 c0       	rjmp	.+10     	; 0x123e <__stack+0x13f>
    1234:	ee 24       	eor	r14, r14
    1236:	ff 24       	eor	r15, r15
    1238:	87 01       	movw	r16, r14
    123a:	ef ef       	ldi	r30, 0xFF	; 255
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	6e 2f       	mov	r22, r30
    1240:	67 95       	ror	r22
    1242:	66 27       	eor	r22, r22
    1244:	67 95       	ror	r22
    1246:	90 2f       	mov	r25, r16
    1248:	9f 77       	andi	r25, 0x7F	; 127
    124a:	d7 94       	ror	r13
    124c:	dd 24       	eor	r13, r13
    124e:	d7 94       	ror	r13
    1250:	8e 2f       	mov	r24, r30
    1252:	86 95       	lsr	r24
    1254:	49 2f       	mov	r20, r25
    1256:	46 2b       	or	r20, r22
    1258:	58 2f       	mov	r21, r24
    125a:	5d 29       	or	r21, r13
    125c:	b7 01       	movw	r22, r14
    125e:	ca 01       	movw	r24, r20
    1260:	1f 91       	pop	r17
    1262:	0f 91       	pop	r16
    1264:	ff 90       	pop	r15
    1266:	ef 90       	pop	r14
    1268:	df 90       	pop	r13
    126a:	08 95       	ret

0000126c <__unpack_f>:
    126c:	fc 01       	movw	r30, r24
    126e:	db 01       	movw	r26, r22
    1270:	40 81       	ld	r20, Z
    1272:	51 81       	ldd	r21, Z+1	; 0x01
    1274:	22 81       	ldd	r18, Z+2	; 0x02
    1276:	62 2f       	mov	r22, r18
    1278:	6f 77       	andi	r22, 0x7F	; 127
    127a:	70 e0       	ldi	r23, 0x00	; 0
    127c:	22 1f       	adc	r18, r18
    127e:	22 27       	eor	r18, r18
    1280:	22 1f       	adc	r18, r18
    1282:	93 81       	ldd	r25, Z+3	; 0x03
    1284:	89 2f       	mov	r24, r25
    1286:	88 0f       	add	r24, r24
    1288:	82 2b       	or	r24, r18
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	99 1f       	adc	r25, r25
    1290:	99 27       	eor	r25, r25
    1292:	99 1f       	adc	r25, r25
    1294:	11 96       	adiw	r26, 0x01	; 1
    1296:	9c 93       	st	X, r25
    1298:	11 97       	sbiw	r26, 0x01	; 1
    129a:	21 15       	cp	r18, r1
    129c:	31 05       	cpc	r19, r1
    129e:	a9 f5       	brne	.+106    	; 0x130a <__unpack_f+0x9e>
    12a0:	41 15       	cp	r20, r1
    12a2:	51 05       	cpc	r21, r1
    12a4:	61 05       	cpc	r22, r1
    12a6:	71 05       	cpc	r23, r1
    12a8:	11 f4       	brne	.+4      	; 0x12ae <__unpack_f+0x42>
    12aa:	82 e0       	ldi	r24, 0x02	; 2
    12ac:	37 c0       	rjmp	.+110    	; 0x131c <__unpack_f+0xb0>
    12ae:	82 e8       	ldi	r24, 0x82	; 130
    12b0:	9f ef       	ldi	r25, 0xFF	; 255
    12b2:	13 96       	adiw	r26, 0x03	; 3
    12b4:	9c 93       	st	X, r25
    12b6:	8e 93       	st	-X, r24
    12b8:	12 97       	sbiw	r26, 0x02	; 2
    12ba:	9a 01       	movw	r18, r20
    12bc:	ab 01       	movw	r20, r22
    12be:	67 e0       	ldi	r22, 0x07	; 7
    12c0:	22 0f       	add	r18, r18
    12c2:	33 1f       	adc	r19, r19
    12c4:	44 1f       	adc	r20, r20
    12c6:	55 1f       	adc	r21, r21
    12c8:	6a 95       	dec	r22
    12ca:	d1 f7       	brne	.-12     	; 0x12c0 <__unpack_f+0x54>
    12cc:	83 e0       	ldi	r24, 0x03	; 3
    12ce:	8c 93       	st	X, r24
    12d0:	0d c0       	rjmp	.+26     	; 0x12ec <__unpack_f+0x80>
    12d2:	22 0f       	add	r18, r18
    12d4:	33 1f       	adc	r19, r19
    12d6:	44 1f       	adc	r20, r20
    12d8:	55 1f       	adc	r21, r21
    12da:	12 96       	adiw	r26, 0x02	; 2
    12dc:	8d 91       	ld	r24, X+
    12de:	9c 91       	ld	r25, X
    12e0:	13 97       	sbiw	r26, 0x03	; 3
    12e2:	01 97       	sbiw	r24, 0x01	; 1
    12e4:	13 96       	adiw	r26, 0x03	; 3
    12e6:	9c 93       	st	X, r25
    12e8:	8e 93       	st	-X, r24
    12ea:	12 97       	sbiw	r26, 0x02	; 2
    12ec:	20 30       	cpi	r18, 0x00	; 0
    12ee:	80 e0       	ldi	r24, 0x00	; 0
    12f0:	38 07       	cpc	r19, r24
    12f2:	80 e0       	ldi	r24, 0x00	; 0
    12f4:	48 07       	cpc	r20, r24
    12f6:	80 e4       	ldi	r24, 0x40	; 64
    12f8:	58 07       	cpc	r21, r24
    12fa:	58 f3       	brcs	.-42     	; 0x12d2 <__unpack_f+0x66>
    12fc:	14 96       	adiw	r26, 0x04	; 4
    12fe:	2d 93       	st	X+, r18
    1300:	3d 93       	st	X+, r19
    1302:	4d 93       	st	X+, r20
    1304:	5c 93       	st	X, r21
    1306:	17 97       	sbiw	r26, 0x07	; 7
    1308:	08 95       	ret
    130a:	2f 3f       	cpi	r18, 0xFF	; 255
    130c:	31 05       	cpc	r19, r1
    130e:	79 f4       	brne	.+30     	; 0x132e <__unpack_f+0xc2>
    1310:	41 15       	cp	r20, r1
    1312:	51 05       	cpc	r21, r1
    1314:	61 05       	cpc	r22, r1
    1316:	71 05       	cpc	r23, r1
    1318:	19 f4       	brne	.+6      	; 0x1320 <__unpack_f+0xb4>
    131a:	84 e0       	ldi	r24, 0x04	; 4
    131c:	8c 93       	st	X, r24
    131e:	08 95       	ret
    1320:	64 ff       	sbrs	r22, 4
    1322:	03 c0       	rjmp	.+6      	; 0x132a <__unpack_f+0xbe>
    1324:	81 e0       	ldi	r24, 0x01	; 1
    1326:	8c 93       	st	X, r24
    1328:	12 c0       	rjmp	.+36     	; 0x134e <__unpack_f+0xe2>
    132a:	1c 92       	st	X, r1
    132c:	10 c0       	rjmp	.+32     	; 0x134e <__unpack_f+0xe2>
    132e:	2f 57       	subi	r18, 0x7F	; 127
    1330:	30 40       	sbci	r19, 0x00	; 0
    1332:	13 96       	adiw	r26, 0x03	; 3
    1334:	3c 93       	st	X, r19
    1336:	2e 93       	st	-X, r18
    1338:	12 97       	sbiw	r26, 0x02	; 2
    133a:	83 e0       	ldi	r24, 0x03	; 3
    133c:	8c 93       	st	X, r24
    133e:	87 e0       	ldi	r24, 0x07	; 7
    1340:	44 0f       	add	r20, r20
    1342:	55 1f       	adc	r21, r21
    1344:	66 1f       	adc	r22, r22
    1346:	77 1f       	adc	r23, r23
    1348:	8a 95       	dec	r24
    134a:	d1 f7       	brne	.-12     	; 0x1340 <__unpack_f+0xd4>
    134c:	70 64       	ori	r23, 0x40	; 64
    134e:	14 96       	adiw	r26, 0x04	; 4
    1350:	4d 93       	st	X+, r20
    1352:	5d 93       	st	X+, r21
    1354:	6d 93       	st	X+, r22
    1356:	7c 93       	st	X, r23
    1358:	17 97       	sbiw	r26, 0x07	; 7
    135a:	08 95       	ret

0000135c <__fpcmp_parts_f>:
    135c:	1f 93       	push	r17
    135e:	dc 01       	movw	r26, r24
    1360:	fb 01       	movw	r30, r22
    1362:	9c 91       	ld	r25, X
    1364:	92 30       	cpi	r25, 0x02	; 2
    1366:	08 f4       	brcc	.+2      	; 0x136a <__fpcmp_parts_f+0xe>
    1368:	47 c0       	rjmp	.+142    	; 0x13f8 <__fpcmp_parts_f+0x9c>
    136a:	80 81       	ld	r24, Z
    136c:	82 30       	cpi	r24, 0x02	; 2
    136e:	08 f4       	brcc	.+2      	; 0x1372 <__fpcmp_parts_f+0x16>
    1370:	43 c0       	rjmp	.+134    	; 0x13f8 <__fpcmp_parts_f+0x9c>
    1372:	94 30       	cpi	r25, 0x04	; 4
    1374:	51 f4       	brne	.+20     	; 0x138a <__fpcmp_parts_f+0x2e>
    1376:	11 96       	adiw	r26, 0x01	; 1
    1378:	1c 91       	ld	r17, X
    137a:	84 30       	cpi	r24, 0x04	; 4
    137c:	99 f5       	brne	.+102    	; 0x13e4 <__fpcmp_parts_f+0x88>
    137e:	81 81       	ldd	r24, Z+1	; 0x01
    1380:	68 2f       	mov	r22, r24
    1382:	70 e0       	ldi	r23, 0x00	; 0
    1384:	61 1b       	sub	r22, r17
    1386:	71 09       	sbc	r23, r1
    1388:	3f c0       	rjmp	.+126    	; 0x1408 <__fpcmp_parts_f+0xac>
    138a:	84 30       	cpi	r24, 0x04	; 4
    138c:	21 f0       	breq	.+8      	; 0x1396 <__fpcmp_parts_f+0x3a>
    138e:	92 30       	cpi	r25, 0x02	; 2
    1390:	31 f4       	brne	.+12     	; 0x139e <__fpcmp_parts_f+0x42>
    1392:	82 30       	cpi	r24, 0x02	; 2
    1394:	b9 f1       	breq	.+110    	; 0x1404 <__fpcmp_parts_f+0xa8>
    1396:	81 81       	ldd	r24, Z+1	; 0x01
    1398:	88 23       	and	r24, r24
    139a:	89 f1       	breq	.+98     	; 0x13fe <__fpcmp_parts_f+0xa2>
    139c:	2d c0       	rjmp	.+90     	; 0x13f8 <__fpcmp_parts_f+0x9c>
    139e:	11 96       	adiw	r26, 0x01	; 1
    13a0:	1c 91       	ld	r17, X
    13a2:	11 97       	sbiw	r26, 0x01	; 1
    13a4:	82 30       	cpi	r24, 0x02	; 2
    13a6:	f1 f0       	breq	.+60     	; 0x13e4 <__fpcmp_parts_f+0x88>
    13a8:	81 81       	ldd	r24, Z+1	; 0x01
    13aa:	18 17       	cp	r17, r24
    13ac:	d9 f4       	brne	.+54     	; 0x13e4 <__fpcmp_parts_f+0x88>
    13ae:	12 96       	adiw	r26, 0x02	; 2
    13b0:	2d 91       	ld	r18, X+
    13b2:	3c 91       	ld	r19, X
    13b4:	13 97       	sbiw	r26, 0x03	; 3
    13b6:	82 81       	ldd	r24, Z+2	; 0x02
    13b8:	93 81       	ldd	r25, Z+3	; 0x03
    13ba:	82 17       	cp	r24, r18
    13bc:	93 07       	cpc	r25, r19
    13be:	94 f0       	brlt	.+36     	; 0x13e4 <__fpcmp_parts_f+0x88>
    13c0:	28 17       	cp	r18, r24
    13c2:	39 07       	cpc	r19, r25
    13c4:	bc f0       	brlt	.+46     	; 0x13f4 <__fpcmp_parts_f+0x98>
    13c6:	14 96       	adiw	r26, 0x04	; 4
    13c8:	8d 91       	ld	r24, X+
    13ca:	9d 91       	ld	r25, X+
    13cc:	0d 90       	ld	r0, X+
    13ce:	bc 91       	ld	r27, X
    13d0:	a0 2d       	mov	r26, r0
    13d2:	24 81       	ldd	r18, Z+4	; 0x04
    13d4:	35 81       	ldd	r19, Z+5	; 0x05
    13d6:	46 81       	ldd	r20, Z+6	; 0x06
    13d8:	57 81       	ldd	r21, Z+7	; 0x07
    13da:	28 17       	cp	r18, r24
    13dc:	39 07       	cpc	r19, r25
    13de:	4a 07       	cpc	r20, r26
    13e0:	5b 07       	cpc	r21, r27
    13e2:	18 f4       	brcc	.+6      	; 0x13ea <__fpcmp_parts_f+0x8e>
    13e4:	11 23       	and	r17, r17
    13e6:	41 f0       	breq	.+16     	; 0x13f8 <__fpcmp_parts_f+0x9c>
    13e8:	0a c0       	rjmp	.+20     	; 0x13fe <__fpcmp_parts_f+0xa2>
    13ea:	82 17       	cp	r24, r18
    13ec:	93 07       	cpc	r25, r19
    13ee:	a4 07       	cpc	r26, r20
    13f0:	b5 07       	cpc	r27, r21
    13f2:	40 f4       	brcc	.+16     	; 0x1404 <__fpcmp_parts_f+0xa8>
    13f4:	11 23       	and	r17, r17
    13f6:	19 f0       	breq	.+6      	; 0x13fe <__fpcmp_parts_f+0xa2>
    13f8:	61 e0       	ldi	r22, 0x01	; 1
    13fa:	70 e0       	ldi	r23, 0x00	; 0
    13fc:	05 c0       	rjmp	.+10     	; 0x1408 <__fpcmp_parts_f+0xac>
    13fe:	6f ef       	ldi	r22, 0xFF	; 255
    1400:	7f ef       	ldi	r23, 0xFF	; 255
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <__fpcmp_parts_f+0xac>
    1404:	60 e0       	ldi	r22, 0x00	; 0
    1406:	70 e0       	ldi	r23, 0x00	; 0
    1408:	cb 01       	movw	r24, r22
    140a:	1f 91       	pop	r17
    140c:	08 95       	ret

0000140e <__prologue_saves__>:
    140e:	2f 92       	push	r2
    1410:	3f 92       	push	r3
    1412:	4f 92       	push	r4
    1414:	5f 92       	push	r5
    1416:	6f 92       	push	r6
    1418:	7f 92       	push	r7
    141a:	8f 92       	push	r8
    141c:	9f 92       	push	r9
    141e:	af 92       	push	r10
    1420:	bf 92       	push	r11
    1422:	cf 92       	push	r12
    1424:	df 92       	push	r13
    1426:	ef 92       	push	r14
    1428:	ff 92       	push	r15
    142a:	0f 93       	push	r16
    142c:	1f 93       	push	r17
    142e:	cf 93       	push	r28
    1430:	df 93       	push	r29
    1432:	cd b7       	in	r28, 0x3d	; 61
    1434:	de b7       	in	r29, 0x3e	; 62
    1436:	ca 1b       	sub	r28, r26
    1438:	db 0b       	sbc	r29, r27
    143a:	0f b6       	in	r0, 0x3f	; 63
    143c:	f8 94       	cli
    143e:	de bf       	out	0x3e, r29	; 62
    1440:	0f be       	out	0x3f, r0	; 63
    1442:	cd bf       	out	0x3d, r28	; 61
    1444:	09 94       	ijmp

00001446 <__epilogue_restores__>:
    1446:	2a 88       	ldd	r2, Y+18	; 0x12
    1448:	39 88       	ldd	r3, Y+17	; 0x11
    144a:	48 88       	ldd	r4, Y+16	; 0x10
    144c:	5f 84       	ldd	r5, Y+15	; 0x0f
    144e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1450:	7d 84       	ldd	r7, Y+13	; 0x0d
    1452:	8c 84       	ldd	r8, Y+12	; 0x0c
    1454:	9b 84       	ldd	r9, Y+11	; 0x0b
    1456:	aa 84       	ldd	r10, Y+10	; 0x0a
    1458:	b9 84       	ldd	r11, Y+9	; 0x09
    145a:	c8 84       	ldd	r12, Y+8	; 0x08
    145c:	df 80       	ldd	r13, Y+7	; 0x07
    145e:	ee 80       	ldd	r14, Y+6	; 0x06
    1460:	fd 80       	ldd	r15, Y+5	; 0x05
    1462:	0c 81       	ldd	r16, Y+4	; 0x04
    1464:	1b 81       	ldd	r17, Y+3	; 0x03
    1466:	aa 81       	ldd	r26, Y+2	; 0x02
    1468:	b9 81       	ldd	r27, Y+1	; 0x01
    146a:	ce 0f       	add	r28, r30
    146c:	d1 1d       	adc	r29, r1
    146e:	0f b6       	in	r0, 0x3f	; 63
    1470:	f8 94       	cli
    1472:	de bf       	out	0x3e, r29	; 62
    1474:	0f be       	out	0x3f, r0	; 63
    1476:	cd bf       	out	0x3d, r28	; 61
    1478:	ed 01       	movw	r28, r26
    147a:	08 95       	ret

0000147c <_exit>:
    147c:	f8 94       	cli

0000147e <__stop_program>:
    147e:	ff cf       	rjmp	.-2      	; 0x147e <__stop_program>
