set a(0-395) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-752 {}}} SUCCS {{258 0 0 0-389 {}} {256 0 0 0-752 {}}} CYCLES {}}
set a(0-396) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-749 {}}} SUCCS {{258 0 0 0-389 {}} {256 0 0 0-749 {}}} CYCLES {}}
set a(0-397) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:i:asn(STAGE_MAIN_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-389 {}}} SUCCS {{259 0 0 0-389 {}}} CYCLES {}}
set a(0-398) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-23 LOC {0 1.0 1 0.9677484 1 0.9677484 1 0.9677484 1 0.9677484} PREDS {{774 0 0 0-747 {}}} SUCCS {{259 0 0 0-399 {}} {130 0 0 0-390 {}} {256 0 0 0-747 {}}} CYCLES {}}
set a(0-399) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-24 LOC {1 0.0 1 0.9677484 1 0.9677484 1 0.9833733375 1 0.9833733375} PREDS {{259 0 0 0-398 {}}} SUCCS {{259 0 0 0-400 {}} {130 0 0 0-390 {}} {258 0 0 0-744 {}} {258 0 0 0-747 {}}} CYCLES {}}
set a(0-400) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_MAIN_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-25 LOC {1 0.015625 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-399 {}}} SUCCS {{258 0 0 0-402 {}} {130 0 0 0-390 {}} {258 0 0 0-391 {}}} CYCLES {}}
set a(0-401) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-26 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-402 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-402) {AREA_SCORE 1102.21 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(64,10,0) QUANTITY 1 MULTICYCLE mgc_div(64,10,0) NAME STAGE_MAIN_LOOP:div TYPE DIV DELAY {2cy+0.29 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-27 LOC {1 1.0 1 1.0 1 1.0 4 0.01839262499999994 4 0.01839262499999994} PREDS {{259 0 0 0-401 {}} {258 0 0 0-400 {}}} SUCCS {{259 0 0 0-403 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-403) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-28 LOC {4 0.018392675 4 0.018392675 4 0.018392675 4 0.018392675 4 0.9513621999999999} PREDS {{259 0 0 0-402 {}} {772 0 0 0-390 {}}} SUCCS {{258 0 0 0-405 {}} {258 0 0 0-390 {}}} CYCLES {}}
set a(0-404) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-29 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-391 {}} {772 0 0 0-390 {}}} SUCCS {{258 0 0 0-390 {}}} CYCLES {}}
set a(0-405) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-30 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-403 {}}} SUCCS {{259 0 0 0-406 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-406) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-31 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-405 {}}} SUCCS {{259 0 0 0-407 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-407) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-32 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-406 {}}} SUCCS {{259 0 0 0-408 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-408) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-33 LOC {4 0.018392675 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-407 {}}} SUCCS {{259 0 0 0-409 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-409) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-34 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-408 {}}} SUCCS {{259 0 0 0-410 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-410) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-35 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-409 {}}} SUCCS {{259 0 0 0-411 {}} {130 0 0 0-390 {}}} CYCLES {}}
set a(0-411) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-36 LOC {4 0.06703047499999999 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-410 {}} {772 0 0 0-390 {}}} SUCCS {{259 0 0 0-390 {}}} CYCLES {}}
set a(0-412) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-37 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-426 {}}} SUCCS {{259 0 0 0-413 {}} {256 0 0 0-426 {}}} CYCLES {}}
set a(0-413) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-38 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-412 {}}} SUCCS {{128 0 0 0-416 {}} {128 0 0 0-420 {}} {128 0 0 0-426 {}}} CYCLES {}}
set a(0-414) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-39 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-416 {}}} SUCCS {{259 0 0 0-415 {}} {256 0 0 0-416 {}}} CYCLES {}}
set a(0-415) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-40 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-414 {}}} SUCCS {{259 0 0 0-416 {}} {258 0 0 0-421 {}}} CYCLES {}}
set a(0-416) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-41 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-416 {}} {259 0 0 0-415 {}} {256 0 0 0-414 {}} {128 0 0 0-413 {}}} SUCCS {{774 0 0 0-414 {}} {772 0 0 0-416 {}}} CYCLES {}}
set a(0-417) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-42 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-420 {}}} SUCCS {{259 0 0 0-418 {}} {256 0 0 0-420 {}}} CYCLES {}}
set a(0-418) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-43 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-417 {}}} SUCCS {{259 0 0 0-419 {}}} CYCLES {}}
set a(0-419) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME modExp_dev:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-44 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-418 {}}} SUCCS {{259 0 0 0-420 {}}} CYCLES {}}
set a(0-420) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-45 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-420 {}} {259 0 0 0-419 {}} {256 0 0 0-417 {}} {128 0 0 0-413 {}}} SUCCS {{774 0 0 0-417 {}} {772 0 0 0-420 {}}} CYCLES {}}
set a(0-421) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-46 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-415 {}}} SUCCS {{259 0 0 0-422 {}}} CYCLES {}}
set a(0-422) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-47 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-421 {}}} SUCCS {{259 0 0 0-423 {}}} CYCLES {}}
set a(0-423) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-48 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-422 {}}} SUCCS {{259 0 0 0-424 {}}} CYCLES {}}
set a(0-424) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-49 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-423 {}}} SUCCS {{259 0 0 0-425 {}}} CYCLES {}}
set a(0-425) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-50 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-424 {}}} SUCCS {{259 0 0 0-426 {}}} CYCLES {}}
set a(0-426) {AREA_SCORE {} NAME modExp_dev:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-390 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-51 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-426 {}} {259 0 0 0-425 {}} {128 0 0 0-413 {}} {256 0 0 0-412 {}}} SUCCS {{774 0 0 0-412 {}} {772 0 0 0-426 {}}} CYCLES {}}
set a(0-390) {CHI {0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {120 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 120 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 120 NAME modExp_dev:while TYPE LOOP DELAY {2420.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-52 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-411 {}} {130 0 0 0-410 {}} {130 0 0 0-409 {}} {130 0 0 0-408 {}} {130 0 0 0-407 {}} {130 0 0 0-406 {}} {130 0 0 0-405 {}} {258 0 0 0-404 {}} {258 0 0 0-403 {}} {130 0 0 0-402 {}} {130 0 0 0-401 {}} {130 0 0 0-400 {}} {130 0 0 0-399 {}} {130 0 0 0-398 {}}} SUCCS {{772 0 0 0-403 {}} {772 0 0 0-404 {}} {772 0 0 0-411 {}} {131 0 0 0-427 {}} {258 0 0 0-391 {}}} CYCLES {}}
set a(0-427) {AREA_SCORE {} NAME STAGE_VEC_LOOP:j:asn(STAGE_VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-53 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-390 {}} {772 0 0 0-391 {}}} SUCCS {{259 0 0 0-391 {}}} CYCLES {}}
set a(0-428) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-392 {}}} SUCCS {{258 0 0 0-392 {}}} CYCLES {}}
set a(0-429) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1)#1 TYPE READSLICE PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-55 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {} SUCCS {{259 0 0 0-430 {}} {130 0 0 0-392 {}}} CYCLES {}}
set a(0-430) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not#1 TYPE NOT PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-56 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-429 {}}} SUCCS {{259 0 0 0-431 {}} {130 0 0 0-392 {}}} CYCLES {}}
set a(0-431) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc#1 TYPE CONCATENATE PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-57 LOC {0 1.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9516125999999999} PREDS {{259 0 0 0-430 {}}} SUCCS {{259 0 0 0-432 {}} {130 0 0 0-392 {}}} CYCLES {}}
set a(0-432) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,2,1,64) QUANTITY 1 NAME COMP_LOOP-1:operator<<64,false>:acc#1 TYPE ACCU DELAY {0.77 ns} PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-58 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {{259 0 0 0-431 {}}} SUCCS {{259 0 0 0-433 {}} {130 0 0 0-392 {}}} CYCLES {}}
set a(0-433) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63)#1 TYPE READSLICE PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-59 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-432 {}}} SUCCS {{259 0 0 0-434 {}} {130 0 0 0-392 {}}} CYCLES {}}
set a(0-434) {AREA_SCORE {} NAME COMP_LOOP-1:not#2 TYPE NOT PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-60 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-433 {}}} SUCCS {{259 0 0 0-435 {}} {130 0 0 0-392 {}}} CYCLES {}}
set a(0-435) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-61 LOC {1 0.0483874 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-434 {}} {772 0 0 0-392 {}}} SUCCS {{259 0 0 0-392 {}}} CYCLES {}}
set a(0-436) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-62 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-664 {}}} CYCLES {}}
set a(0-437) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-63 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-664 {}}} CYCLES {}}
set a(0-438) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-64 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-664 {}}} CYCLES {}}
set a(0-439) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-65 LOC {0 1.0 48 0.094375 48 0.094375 48 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-664 {}}} CYCLES {}}
set a(0-440) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-66 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-632 {}}} CYCLES {}}
set a(0-441) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-67 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-632 {}}} CYCLES {}}
set a(0-442) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-68 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-632 {}}} CYCLES {}}
set a(0-443) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-69 LOC {0 1.0 47 0.094375 47 0.094375 47 0.094375 48 0.5036969} PREDS {} SUCCS {{258 0 0 0-632 {}}} CYCLES {}}
set a(0-444) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-70 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-522 {}}} CYCLES {}}
set a(0-445) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-71 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-522 {}}} CYCLES {}}
set a(0-446) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-72 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-522 {}}} CYCLES {}}
set a(0-447) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-73 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-522 {}}} CYCLES {}}
set a(0-448) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-74 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-490 {}}} CYCLES {}}
set a(0-449) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-75 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-490 {}}} CYCLES {}}
set a(0-450) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-76 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-490 {}}} CYCLES {}}
set a(0-451) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-77 LOC {0 1.0 3 0.094375 3 0.094375 3 0.094375 4 0.5036969} PREDS {} SUCCS {{258 0 0 0-490 {}}} CYCLES {}}
set a(0-452) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-78 LOC {0 1.0 0 1.0 0 1.0 0 1.0 17 1.0} PREDS {{774 0 0 0-735 {}}} SUCCS {{259 0 0 0-453 {}} {256 0 0 0-735 {}}} CYCLES {}}
set a(0-453) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-79 LOC {0 1.0 0 1.0 0 1.0 17 1.0} PREDS {{259 0 0 0-452 {}}} SUCCS {{128 0 0 0-534 {}} {128 0 0 0-536 {}} {128 0 0 0-538 {}} {128 0 0 0-540 {}} {128 0 0 0-544 {}} {128 0 0 0-545 {}} {128 0 0 0-553 {}} {64 0 0 0-393 {}}} CYCLES {}}
set a(0-454) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-80 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {} SUCCS {{259 0 0 0-455 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-455) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-81 LOC {0 1.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {{259 0 0 0-454 {}}} SUCCS {{258 0 0 0-458 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-456) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {{774 0 0 0-727 {}}} SUCCS {{259 0 0 0-457 {}} {130 0 0 0-393 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-457) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-83 LOC {0 1.0 1 0.0 1 0.0 3 0.8433814249999999} PREDS {{259 0 0 0-456 {}}} SUCCS {{259 0 0 0-458 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-458) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-84 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 3 0.8779967471153846} PREDS {{259 0 0 0-457 {}} {258 0 0 0-455 {}}} SUCCS {{259 0 0 0-459 {}} {258 0 0 0-464 {}} {258 0 0 0-466 {}} {258 0 0 0-468 {}} {258 0 0 0-470 {}} {258 0 0 0-472 {}} {258 0 0 0-478 {}} {258 0 0 0-481 {}} {258 0 0 0-486 {}} {258 0 0 0-528 {}} {258 0 0 0-533 {}} {258 0 0 0-535 {}} {258 0 0 0-537 {}} {258 0 0 0-539 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-459) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-1:COMP_LOOP:conc#2.idiv(9:1))(0)#3 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-85 LOC {1 0.034615375 1 1.0 1 1.0 3 0.8779967999999999} PREDS {{259 0 0 0-458 {}}} SUCCS {{258 0 0 0-462 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-460) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-86 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8779967999999999} PREDS {} SUCCS {{259 0 0 0-461 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-461) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#2 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-87 LOC {0 1.0 1 0.0 1 0.0 3 0.8779967999999999} PREDS {{259 0 0 0-460 {}}} SUCCS {{259 0 0 0-462 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-462) {AREA_SCORE {} NAME COMP_LOOP:conc#16 TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-88 LOC {1 0.034615375 1 1.0 1 1.0 3 0.8779967999999999} PREDS {{259 0 0 0-461 {}} {258 0 0 0-459 {}}} SUCCS {{259 0 0 0-463 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-463) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-89 LOC {1 0.034615375 1 1.0 1 1.0 3 0.8779967999999999} PREDS {{259 0 0 0-462 {}}} SUCCS {{146 0 0 0-464 {}} {146 0 0 0-465 {}} {146 0 0 0-466 {}} {146 0 0 0-467 {}} {146 0 0 0-468 {}} {146 0 0 0-469 {}} {146 0 0 0-470 {}} {146 0 0 0-471 {}}} CYCLES {}}
set a(0-464) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1)#2 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-90 LOC {1 0.034615375 2 0.0 2 0.0 3 0.8779967999999999} PREDS {{146 0 0 0-463 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-465 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-465) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-91 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-464 {}} {146 0 0 0-463 {}} {774 0 0.782 0-717 {}} {774 0 0.782 0-673 {}} {774 0 0.782 0-585 {}} {774 0 0.782 0-534 {}}} SUCCS {{258 0 0 0-490 {}} {256 0 0 0-534 {}} {130 0 0 0-393 {}} {256 0 0 0-585 {}} {256 0 0 0-673 {}} {256 0 0 0-717 {}}} CYCLES {}}
set a(0-466) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1)#3 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-92 LOC {1 0.034615375 2 0.0 2 0.0 3 0.8779967999999999} PREDS {{146 0 0 0-463 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-467 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-93 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-466 {}} {146 0 0 0-463 {}} {774 0 0.782 0-719 {}} {774 0 0.782 0-675 {}} {774 0 0.782 0-587 {}} {774 0 0.782 0-536 {}}} SUCCS {{258 0 0 0-490 {}} {256 0 0 0-536 {}} {130 0 0 0-393 {}} {256 0 0 0-587 {}} {256 0 0 0-675 {}} {256 0 0 0-719 {}}} CYCLES {}}
set a(0-468) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-94 LOC {1 0.034615375 2 0.0 2 0.0 3 0.8779967999999999} PREDS {{146 0 0 0-463 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-469 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-469) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-95 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-468 {}} {146 0 0 0-463 {}} {774 0 0.782 0-721 {}} {774 0 0.782 0-677 {}} {774 0 0.782 0-589 {}} {774 0 0.782 0-538 {}}} SUCCS {{258 0 0 0-490 {}} {256 0 0 0-538 {}} {130 0 0 0-393 {}} {256 0 0 0-589 {}} {256 0 0 0-677 {}} {256 0 0 0-721 {}}} CYCLES {}}
set a(0-470) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-96 LOC {1 0.034615375 2 0.0 2 0.0 3 0.8779967999999999} PREDS {{146 0 0 0-463 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-471 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-471) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-97 LOC {1 1.0 2 0.9415 2 1.0 3 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-470 {}} {146 0 0 0-463 {}} {774 0 0.782 0-723 {}} {774 0 0.782 0-679 {}} {774 0 0.782 0-591 {}} {774 0 0.782 0-540 {}}} SUCCS {{258 0 0 0-490 {}} {256 0 0 0-540 {}} {130 0 0 0-393 {}} {256 0 0 0-591 {}} {256 0 0 0-679 {}} {256 0 0 0-723 {}}} CYCLES {}}
set a(0-472) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-1:COMP_LOOP:conc#2.idiv(9:1))(0)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-98 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{258 0 0 0-458 {}}} SUCCS {{258 0 0 0-475 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-473) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-99 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.5036969} PREDS {} SUCCS {{259 0 0 0-474 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-474) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-100 LOC {0 1.0 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-473 {}}} SUCCS {{259 0 0 0-475 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-475) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-101 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-474 {}} {258 0 0 0-472 {}}} SUCCS {{258 0 0 0-490 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-476) {AREA_SCORE {} NAME COMP_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-102 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.5036969} PREDS {} SUCCS {{259 0 0 0-477 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-477) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-103 LOC {0 1.0 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-476 {}}} SUCCS {{258 0 0 0-480 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-478) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-1:COMP_LOOP:conc#2.idiv(9:1))(0)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-104 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{258 0 0 0-458 {}}} SUCCS {{259 0 0 0-479 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-479) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-105 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-478 {}}} SUCCS {{259 0 0 0-480 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-480) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-106 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-479 {}} {258 0 0 0-477 {}}} SUCCS {{258 0 0 0-490 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-481) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-1:COMP_LOOP:conc#2.idiv(9:1))(0)#8 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-107 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{258 0 0 0-458 {}}} SUCCS {{258 0 0 0-485 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-482) {AREA_SCORE {} NAME COMP_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-108 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.5036969} PREDS {} SUCCS {{259 0 0 0-483 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-483) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#8 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-109 LOC {0 1.0 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-482 {}}} SUCCS {{259 0 0 0-484 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-484) {AREA_SCORE {} NAME COMP_LOOP:not#9 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-110 LOC {1 0.0 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-483 {}}} SUCCS {{259 0 0 0-485 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-485) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-111 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-484 {}} {258 0 0 0-481 {}}} SUCCS {{258 0 0 0-490 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-486) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-1:COMP_LOOP:conc#2.idiv(9:1))(0)#10 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-112 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{258 0 0 0-458 {}}} SUCCS {{258 0 0 0-489 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-487) {AREA_SCORE {} NAME COMP_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-113 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.5036969} PREDS {} SUCCS {{259 0 0 0-488 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-488) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-114 LOC {0 1.0 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-487 {}}} SUCCS {{259 0 0 0-489 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-489) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-115 LOC {1 0.034615375 3 0.0 3 0.0 4 0.5036969} PREDS {{259 0 0 0-488 {}} {258 0 0 0-486 {}}} SUCCS {{259 0 0 0-490 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-490) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 4 NAME COMP_LOOP:mux1h TYPE MUX1HOT DELAY {0.78 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-116 LOC {2 0.094375 3 0.5036969 3 0.5036969 3 0.5525750426282051 4 0.5525750426282051} PREDS {{259 0 0 0-489 {}} {258 0 0 0-485 {}} {258 0 0 0-480 {}} {258 0 0 0-475 {}} {258 0 0 0-471 {}} {258 0 0 0-469 {}} {258 0 0 0-467 {}} {258 0 0 0-465 {}} {258 0 0 0-451 {}} {258 0 0 0-450 {}} {258 0 0 0-449 {}} {258 0 0 0-448 {}}} SUCCS {{258 0 0 0-523 {}} {130 0 0 0-393 {}} {258 0 0 0-571 {}}} CYCLES {}}
set a(0-491) {AREA_SCORE {} NAME operator+<64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-117 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-492 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-492) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-118 LOC {0 1.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {{259 0 0 0-491 {}}} SUCCS {{258 0 0 0-497 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-493) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-119 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {{774 0 0 0-727 {}}} SUCCS {{259 0 0 0-494 {}} {130 0 0 0-393 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-494) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-120 LOC {0 1.0 1 0.0 1 0.0 3 0.8258072999999999} PREDS {{259 0 0 0-493 {}}} SUCCS {{259 0 0 0-495 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-495) {AREA_SCORE {} NAME COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-121 LOC {0 1.0 1 0.8258072999999999 1 0.8258072999999999 3 0.8258072999999999} PREDS {{259 0 0 0-494 {}}} SUCCS {{258 0 0 0-497 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-496) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-122 LOC {0 1.0 1 0.8258072999999999 1 0.8258072999999999 3 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-497 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-497) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-1:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-123 LOC {1 0.0 1 0.8258072999999999 1 0.8258072999999999 1 0.8779967407051281 3 0.8779967407051281} PREDS {{259 0 0 0-496 {}} {258 0 0 0-495 {}} {258 0 0 0-492 {}}} SUCCS {{259 0 0 0-498 {}} {258 0 0 0-500 {}} {258 0 0 0-502 {}} {258 0 0 0-504 {}} {258 0 0 0-506 {}} {258 0 0 0-508 {}} {258 0 0 0-509 {}} {258 0 0 0-511 {}} {258 0 0 0-512 {}} {258 0 0 0-515 {}} {258 0 0 0-516 {}} {258 0 0 0-519 {}} {258 0 0 0-520 {}} {130 0 0 0-393 {}} {258 0 0 0-582 {}} {258 0 0 0-584 {}} {258 0 0 0-586 {}} {258 0 0 0-588 {}} {258 0 0 0-590 {}}} CYCLES {}}
set a(0-498) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-124 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-497 {}}} SUCCS {{259 0 0 0-499 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-499) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-125 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-498 {}}} SUCCS {{146 0 0 0-500 {}} {146 0 0 0-501 {}} {146 0 0 0-502 {}} {146 0 0 0-503 {}} {146 0 0 0-504 {}} {146 0 0 0-505 {}} {146 0 0 0-506 {}} {146 0 0 0-507 {}}} CYCLES {}}
set a(0-500) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#2 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-126 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-499 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-501 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-501) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-127 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-500 {}} {146 0 0 0-499 {}} {774 0 0.782 0-717 {}} {774 0 0.782 0-673 {}} {774 0 0.782 0-585 {}} {774 0 0.782 0-534 {}}} SUCCS {{258 0 0 0-522 {}} {256 0 0 0-534 {}} {130 0 0 0-393 {}} {256 0 0 0-585 {}} {256 0 0 0-673 {}} {256 0 0 0-717 {}}} CYCLES {}}
set a(0-502) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#3 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-128 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-499 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-503 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-503) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-129 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-502 {}} {146 0 0 0-499 {}} {774 0 0.782 0-719 {}} {774 0 0.782 0-675 {}} {774 0 0.782 0-587 {}} {774 0 0.782 0-536 {}}} SUCCS {{258 0 0 0-522 {}} {256 0 0 0-536 {}} {130 0 0 0-393 {}} {256 0 0 0-587 {}} {256 0 0 0-675 {}} {256 0 0 0-719 {}}} CYCLES {}}
set a(0-504) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-130 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-499 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-505 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-505) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-131 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-504 {}} {146 0 0 0-499 {}} {774 0 0.782 0-721 {}} {774 0 0.782 0-677 {}} {774 0 0.782 0-589 {}} {774 0 0.782 0-538 {}}} SUCCS {{258 0 0 0-522 {}} {256 0 0 0-538 {}} {130 0 0 0-393 {}} {256 0 0 0-589 {}} {256 0 0 0-677 {}} {256 0 0 0-721 {}}} CYCLES {}}
set a(0-506) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-132 LOC {1 0.0521895 1 0.8779967999999999 1 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-499 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-507 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-507) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-133 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-506 {}} {146 0 0 0-499 {}} {774 0 0.782 0-723 {}} {774 0 0.782 0-679 {}} {774 0 0.782 0-591 {}} {774 0 0.782 0-540 {}}} SUCCS {{258 0 0 0-522 {}} {256 0 0 0-540 {}} {130 0 0 0-393 {}} {256 0 0 0-591 {}} {256 0 0 0-679 {}} {256 0 0 0-723 {}}} CYCLES {}}
set a(0-508) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-134 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{258 0 0 0-510 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-509) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-135 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{259 0 0 0-510 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-510) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-136 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{259 0 0 0-509 {}} {258 0 0 0-508 {}}} SUCCS {{258 0 0 0-522 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-511) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-137 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{258 0 0 0-514 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-512) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-138 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{259 0 0 0-513 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-513) {AREA_SCORE {} NAME COMP_LOOP:not#10 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-139 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{259 0 0 0-512 {}}} SUCCS {{259 0 0 0-514 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-514) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-140 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{259 0 0 0-513 {}} {258 0 0 0-511 {}}} SUCCS {{258 0 0 0-522 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-515) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#8 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-141 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{258 0 0 0-518 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-516) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#9 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-142 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{259 0 0 0-517 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-517) {AREA_SCORE {} NAME COMP_LOOP:not#11 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-143 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{259 0 0 0-516 {}}} SUCCS {{259 0 0 0-518 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-518) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-144 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{259 0 0 0-517 {}} {258 0 0 0-515 {}}} SUCCS {{258 0 0 0-522 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-519) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#10 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-145 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{258 0 0 0-521 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-520) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#11 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-146 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{258 0 0 0-497 {}}} SUCCS {{259 0 0 0-521 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-521) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-147 LOC {1 0.0521895 2 0.0 2 0.0 4 0.5036969} PREDS {{259 0 0 0-520 {}} {258 0 0 0-519 {}}} SUCCS {{259 0 0 0-522 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-522) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 4 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-148 LOC {2 0.094375 2 0.9511217999999999 2 0.9511217999999999 2 0.999999942628205 4 0.5525750426282051} PREDS {{259 0 0 0-521 {}} {258 0 0 0-518 {}} {258 0 0 0-514 {}} {258 0 0 0-510 {}} {258 0 0 0-507 {}} {258 0 0 0-505 {}} {258 0 0 0-503 {}} {258 0 0 0-501 {}} {258 0 0 0-447 {}} {258 0 0 0-446 {}} {258 0 0 0-445 {}} {258 0 0 0-444 {}}} SUCCS {{259 0 0 0-523 {}} {130 0 0 0-393 {}} {258 0 0 0-570 {}}} CYCLES {}}
set a(0-523) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-149 LOC {2 0.1432532 3 0.5525751 3 0.5525751 3 0.6009624573717949 4 0.6009624573717949} PREDS {{259 0 0 0-522 {}} {258 0 0 0-490 {}}} SUCCS {{259 0 0 0-524 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-524) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-150 LOC {2 0.1916406 3 0.6009625 3 0.6009625 4 0.6009625} PREDS {{259 0 0 0-523 {}} {128 0 0 0-526 {}}} SUCCS {{258 0 0 0-526 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-525) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-151 LOC {2 0.0 3 0.6009625 3 0.6009625 4 0.6009625} PREDS {{128 0 0 0-526 {}}} SUCCS {{259 0 0 0-526 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-526) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-152 LOC {2 1.0 3 0.681 3 1.0 16 0.0064061875000001045 17 0.0064061875000001045} PREDS {{259 0 0 0-525 {}} {258 0 0 0-524 {}}} SUCCS {{128 0 0 0-524 {}} {128 0 0 0-525 {}} {259 0 0 0-527 {}}} CYCLES {}}
set a(0-527) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-153 LOC {15 0.006406225 16 0.8779967999999999 16 0.8779967999999999 17 0.8779967999999999} PREDS {{259 0 0 0-526 {}}} SUCCS {{258 0 0.782 0-534 {}} {258 0 0.782 0-536 {}} {258 0 0.782 0-538 {}} {258 0 0.782 0-540 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-528) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-1:COMP_LOOP:conc.idiv(9:1))(0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-154 LOC {1 0.034615375 1 1.0 1 1.0 17 0.8779967999999999} PREDS {{258 0 0 0-458 {}}} SUCCS {{258 0 0 0-531 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-529) {AREA_SCORE {} NAME COMP_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-155 LOC {0 1.0 1 0.0 1 0.0 1 0.0 17 0.8779967999999999} PREDS {} SUCCS {{259 0 0 0-530 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-530) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-156 LOC {0 1.0 1 0.0 1 0.0 17 0.8779967999999999} PREDS {{259 0 0 0-529 {}}} SUCCS {{259 0 0 0-531 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-531) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-157 LOC {1 0.034615375 1 1.0 1 1.0 17 0.8779967999999999} PREDS {{259 0 0 0-530 {}} {258 0 0 0-528 {}}} SUCCS {{259 0 0 0-532 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-532) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-158 LOC {1 0.034615375 1 1.0 1 1.0 17 0.8779967999999999} PREDS {{259 0 0 0-531 {}}} SUCCS {{146 0 0 0-533 {}} {130 0 0 0-534 {}} {146 0 0 0-535 {}} {130 0 0 0-536 {}} {146 0 0 0-537 {}} {130 0 0 0-538 {}} {146 0 0 0-539 {}} {130 0 0 0-540 {}}} CYCLES {}}
set a(0-533) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-159 LOC {1 0.034615375 16 0.0 16 0.0 17 0.8779967999999999} PREDS {{146 0 0 0-532 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-534 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-534) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-160 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-534 {}} {259 0 0.782 0-533 {}} {130 0 0 0-532 {}} {258 0 0.782 0-527 {}} {256 0 0 0-501 {}} {256 0 0 0-465 {}} {128 0 0 0-453 {}} {774 0 0 0-717 {}} {774 0 0 0-673 {}} {772 0 0 0-643 {}} {772 0 0 0-611 {}} {774 0 0 0-585 {}}} SUCCS {{774 0 0.782 0-465 {}} {774 0 0.782 0-501 {}} {774 0 0 0-534 {}} {130 0 0 0-393 {}} {258 0 0 0-585 {}} {258 0 0.782 0-611 {}} {258 0 0.782 0-643 {}} {258 0 0 0-673 {}} {258 0 0 0-717 {}}} CYCLES {}}
set a(0-535) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-161 LOC {1 0.034615375 16 0.0 16 0.0 17 0.8779967999999999} PREDS {{146 0 0 0-532 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-536 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-536) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-162 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-536 {}} {259 0 0.782 0-535 {}} {130 0 0 0-532 {}} {258 0 0.782 0-527 {}} {256 0 0 0-503 {}} {256 0 0 0-467 {}} {128 0 0 0-453 {}} {774 0 0 0-719 {}} {774 0 0 0-675 {}} {772 0 0 0-645 {}} {772 0 0 0-613 {}} {774 0 0 0-587 {}}} SUCCS {{774 0 0.782 0-467 {}} {774 0 0.782 0-503 {}} {774 0 0 0-536 {}} {130 0 0 0-393 {}} {258 0 0 0-587 {}} {258 0 0.782 0-613 {}} {258 0 0.782 0-645 {}} {258 0 0 0-675 {}} {258 0 0 0-719 {}}} CYCLES {}}
set a(0-537) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-163 LOC {1 0.034615375 16 0.0 16 0.0 17 0.8779967999999999} PREDS {{146 0 0 0-532 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-538 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-538) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-164 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-538 {}} {259 0 0.782 0-537 {}} {130 0 0 0-532 {}} {258 0 0.782 0-527 {}} {256 0 0 0-505 {}} {256 0 0 0-469 {}} {128 0 0 0-453 {}} {774 0 0 0-721 {}} {774 0 0 0-677 {}} {772 0 0 0-647 {}} {772 0 0 0-615 {}} {774 0 0 0-589 {}}} SUCCS {{774 0 0.782 0-469 {}} {774 0 0.782 0-505 {}} {774 0 0 0-538 {}} {130 0 0 0-393 {}} {258 0 0 0-589 {}} {258 0 0.782 0-615 {}} {258 0 0.782 0-647 {}} {258 0 0 0-677 {}} {258 0 0 0-721 {}}} CYCLES {}}
set a(0-539) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.psp)(8-1)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-165 LOC {1 0.034615375 16 0.0 16 0.0 17 0.8779967999999999} PREDS {{146 0 0 0-532 {}} {258 0 0 0-458 {}}} SUCCS {{259 0 0.782 0-540 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-166 LOC {15 1.0 16 0.9415 16 1.0 17 0.006249937500000025 18 0.006249937500000025} PREDS {{774 0 0 0-540 {}} {259 0 0.782 0-539 {}} {130 0 0 0-532 {}} {258 0 0.782 0-527 {}} {256 0 0 0-507 {}} {256 0 0 0-471 {}} {128 0 0 0-453 {}} {774 0 0 0-723 {}} {774 0 0 0-679 {}} {772 0 0 0-649 {}} {772 0 0 0-617 {}} {774 0 0 0-591 {}}} SUCCS {{774 0 0.782 0-471 {}} {774 0 0.782 0-507 {}} {774 0 0 0-540 {}} {130 0 0 0-393 {}} {258 0 0 0-591 {}} {258 0 0.782 0-617 {}} {258 0 0.782 0-649 {}} {258 0 0 0-679 {}} {258 0 0 0-723 {}}} CYCLES {}}
set a(0-541) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-167 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{774 0 0 0-727 {}}} SUCCS {{259 0 0 0-542 {}} {130 0 0 0-393 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-542) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#2 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-168 LOC {0 1.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-541 {}}} SUCCS {{259 0 0 0-543 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-543) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-169 LOC {0 1.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-542 {}}} SUCCS {{259 0 0 0-544 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-544) {AREA_SCORE {} NAME COMP_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-170 LOC {0 1.0 17 0.0 17 0.0 17 0.0 18 1.0} PREDS {{259 0 0 0-543 {}} {128 0 0 0-453 {}} {772 0 0 0-393 {}}} SUCCS {{258 0 0 0-393 {}}} CYCLES {}}
set a(0-545) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-171 LOC {0 1.0 17 1.0 17 1.0 17 1.0 18 1.0} PREDS {{128 0 0 0-453 {}} {772 0 0 0-576 {}} {772 0 0 0-393 {}}} SUCCS {{258 0 0 0-393 {}}} CYCLES {}}
set a(0-546) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.965384625} PREDS {{774 0 0 0-727 {}}} SUCCS {{259 0 0 0-547 {}} {130 0 0 0-393 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-547) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#8 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-173 LOC {0 1.0 1 0.0 1 0.0 18 0.965384625} PREDS {{259 0 0 0-546 {}}} SUCCS {{259 0 0 0-548 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-548) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-174 LOC {0 1.0 1 0.965384625 1 0.965384625 18 0.965384625} PREDS {{259 0 0 0-547 {}}} SUCCS {{259 0 0 0-549 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-549) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-175 LOC {0 1.0 1 0.965384625 1 0.965384625 18 0.965384625} PREDS {{259 0 0 0-548 {}}} SUCCS {{259 0 0 0-550 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-550) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,2,1,9) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-176 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 18 0.9999999471153846} PREDS {{259 0 0 0-549 {}}} SUCCS {{259 0 0 0-551 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-551) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(8) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-177 LOC {1 0.034615375 1 1.0 1 1.0 18 1.0} PREDS {{259 0 0 0-550 {}}} SUCCS {{259 0 0 0-552 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-552) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-178 LOC {1 0.034615375 11 0.0 11 0.0 18 1.0} PREDS {{259 0 0 0-551 {}}} SUCCS {{259 0 0 0-553 {}} {130 0 0 0-393 {}}} CYCLES {}}
set a(0-553) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-179 LOC {1 0.034615375 15 0.0 15 0.0 15 0.0 18 1.0} PREDS {{259 0 0 0-552 {}} {128 0 0 0-453 {}} {772 0 0 0-393 {}}} SUCCS {{259 0 0 0-393 {}}} CYCLES {}}
set a(0-554) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-180 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-569 {}}} SUCCS {{259 0 0 0-555 {}} {256 0 0 0-569 {}}} CYCLES {}}
set a(0-555) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-181 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-554 {}}} SUCCS {{128 0 0 0-558 {}} {128 0 0 0-563 {}} {128 0 0 0-569 {}}} CYCLES {}}
set a(0-556) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-182 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-558 {}}} SUCCS {{259 0 0 0-557 {}} {256 0 0 0-558 {}}} CYCLES {}}
set a(0-557) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-183 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-556 {}}} SUCCS {{259 0 0 0-558 {}} {258 0 0 0-564 {}}} CYCLES {}}
set a(0-558) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-184 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-558 {}} {259 0 0 0-557 {}} {256 0 0 0-556 {}} {128 0 0 0-555 {}}} SUCCS {{774 0 0 0-556 {}} {772 0 0 0-558 {}}} CYCLES {}}
set a(0-559) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-185 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-563 {}}} SUCCS {{258 0 0 0-561 {}} {256 0 0 0-563 {}}} CYCLES {}}
set a(0-560) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-186 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-561 {}}} CYCLES {}}
set a(0-561) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-187 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-560 {}} {258 0 0 0-559 {}}} SUCCS {{259 0 0 0-562 {}}} CYCLES {}}
set a(0-562) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-1:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-188 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-561 {}}} SUCCS {{259 0 0 0-563 {}}} CYCLES {}}
set a(0-563) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-189 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-563 {}} {259 0 0 0-562 {}} {256 0 0 0-559 {}} {128 0 0 0-555 {}}} SUCCS {{774 0 0 0-559 {}} {772 0 0 0-563 {}}} CYCLES {}}
set a(0-564) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-190 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-557 {}}} SUCCS {{259 0 0 0-565 {}}} CYCLES {}}
set a(0-565) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-191 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-564 {}}} SUCCS {{259 0 0 0-566 {}}} CYCLES {}}
set a(0-566) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-192 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-565 {}}} SUCCS {{259 0 0 0-567 {}}} CYCLES {}}
set a(0-567) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-193 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-566 {}}} SUCCS {{259 0 0 0-568 {}}} CYCLES {}}
set a(0-568) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-194 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-567 {}}} SUCCS {{259 0 0 0-569 {}}} CYCLES {}}
set a(0-569) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-393 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-195 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-569 {}} {259 0 0 0-568 {}} {128 0 0 0-555 {}} {256 0 0 0-554 {}}} SUCCS {{774 0 0 0-554 {}} {772 0 0 0-569 {}}} CYCLES {}}
set a(0-393) {CHI {0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {30840 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 30840 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30840 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {616820.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-196 LOC {16 1.0 17 1.0 17 1.0 18 1.0} PREDS {{259 0 0 0-553 {}} {130 0 0 0-552 {}} {130 0 0 0-551 {}} {130 0 0 0-550 {}} {130 0 0 0-549 {}} {130 0 0 0-548 {}} {130 0 0 0-547 {}} {130 0 0 0-546 {}} {258 0 0 0-545 {}} {258 0 0 0-544 {}} {130 0 0 0-543 {}} {130 0 0 0-542 {}} {130 0 0 0-541 {}} {130 0 0 0-540 {}} {130 0 0 0-539 {}} {130 0 0 0-538 {}} {130 0 0 0-537 {}} {130 0 0 0-536 {}} {130 0 0 0-535 {}} {130 0 0 0-534 {}} {130 0 0 0-533 {}} {130 0 0 0-531 {}} {130 0 0 0-530 {}} {130 0 0 0-529 {}} {130 0 0 0-528 {}} {130 0 0 0-527 {}} {130 0 0 0-525 {}} {130 0 0 0-524 {}} {130 0 0 0-523 {}} {130 0 0 0-522 {}} {130 0 0 0-521 {}} {130 0 0 0-520 {}} {130 0 0 0-519 {}} {130 0 0 0-518 {}} {130 0 0 0-517 {}} {130 0 0 0-516 {}} {130 0 0 0-515 {}} {130 0 0 0-514 {}} {130 0 0 0-513 {}} {130 0 0 0-512 {}} {130 0 0 0-511 {}} {130 0 0 0-510 {}} {130 0 0 0-509 {}} {130 0 0 0-508 {}} {130 0 0 0-507 {}} {130 0 0 0-506 {}} {130 0 0 0-505 {}} {130 0 0 0-504 {}} {130 0 0 0-503 {}} {130 0 0 0-502 {}} {130 0 0 0-501 {}} {130 0 0 0-500 {}} {130 0 0 0-498 {}} {130 0 0 0-497 {}} {130 0 0 0-496 {}} {130 0 0 0-495 {}} {130 0 0 0-494 {}} {130 0 0 0-493 {}} {130 0 0 0-492 {}} {130 0 0 0-491 {}} {130 0 0 0-490 {}} {130 0 0 0-489 {}} {130 0 0 0-488 {}} {130 0 0 0-487 {}} {130 0 0 0-486 {}} {130 0 0 0-485 {}} {130 0 0 0-484 {}} {130 0 0 0-483 {}} {130 0 0 0-482 {}} {130 0 0 0-481 {}} {130 0 0 0-480 {}} {130 0 0 0-479 {}} {130 0 0 0-478 {}} {130 0 0 0-477 {}} {130 0 0 0-476 {}} {130 0 0 0-475 {}} {130 0 0 0-474 {}} {130 0 0 0-473 {}} {130 0 0 0-472 {}} {130 0 0 0-471 {}} {130 0 0 0-470 {}} {130 0 0 0-469 {}} {130 0 0 0-468 {}} {130 0 0 0-467 {}} {130 0 0 0-466 {}} {130 0 0 0-465 {}} {130 0 0 0-464 {}} {130 0 0 0-462 {}} {130 0 0 0-461 {}} {130 0 0 0-460 {}} {130 0 0 0-459 {}} {130 0 0 0-458 {}} {130 0 0 0-457 {}} {130 0 0 0-456 {}} {130 0 0 0-455 {}} {130 0 0 0-454 {}} {64 0 0 0-453 {}}} SUCCS {{772 0 0 0-544 {}} {772 0 0 0-545 {}} {772 0 0 0-553 {}} {131 0 0 0-570 {}} {130 0 0 0-571 {}} {130 0 0 0-572 {}} {130 0 0 0-573 {}} {130 0 0 0-575 {}} {258 0 0 0-576 {}} {130 0 0 0-577 {}} {130 0 0 0-578 {}} {130 0 0 0-579 {}} {130 0 0 0-581 {}} {130 0 0 0-582 {}} {130 0 0 0-584 {}} {130 0 0 0-585 {}} {130 0 0 0-586 {}} {130 0 0 0-587 {}} {130 0 0 0-588 {}} {130 0 0 0-589 {}} {130 0 0 0-590 {}} {130 0 0 0-591 {}} {130 0 0 0-592 {}} {130 0 0 0-593 {}} {130 0 0 0-594 {}} {130 0 0 0-595 {}} {130 0 0 0-596 {}} {130 0 0 0-597 {}} {130 0 0 0-598 {}} {130 0 0 0-599 {}} {130 0 0 0-600 {}} {130 0 0 0-601 {}} {64 0 0 0-394 {}}} CYCLES {}}
set a(0-570) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-197 LOC {16 1.0 18 0.5525751 18 0.5525751 19 0.5525751} PREDS {{131 0 0 0-393 {}} {258 0 0 0-522 {}}} SUCCS {{259 0 0 0-571 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-571) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-198 LOC {17 0.0 18 0.5525751 18 0.5525751 18 0.6009624573717949 19 0.6009624573717949} PREDS {{259 0 0 0-570 {}} {130 0 0 0-393 {}} {258 0 0 0-490 {}}} SUCCS {{259 0 0 0-572 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-572) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-199 LOC {17 0.0483874 18 0.6009625 18 0.6009625 19 0.6009625} PREDS {{259 0 0 0-571 {}} {130 0 0 0-393 {}} {128 0 0 0-574 {}}} SUCCS {{258 0 0 0-574 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-573) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-200 LOC {17 0.0 18 0.6009625 18 0.6009625 19 0.6009625} PREDS {{130 0 0 0-393 {}} {128 0 0 0-574 {}}} SUCCS {{259 0 0 0-574 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-574) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-201 LOC {17 1.0 18 0.681 18 1.0 31 0.0064061875000001045 32 0.0064061875000001045} PREDS {{259 0 0 0-573 {}} {258 0 0 0-572 {}}} SUCCS {{128 0 0 0-572 {}} {128 0 0 0-573 {}} {259 0 0 0-575 {}}} CYCLES {}}
set a(0-575) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-202 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 32 0.21615332499999998} PREDS {{259 0 0 0-574 {}} {130 0 0 0-393 {}}} SUCCS {{258 0 0 0-577 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-576) {AREA_SCORE {} NAME COMP_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-203 LOC {16 1.0 31 0.21615332499999998 31 0.21615332499999998 31 0.21615332499999998 32 0.21615332499999998} PREDS {{258 0 0 0-393 {}}} SUCCS {{772 0 0 0-545 {}} {259 0 0 0-577 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-577) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-204 LOC {30 0.006406225 31 0.21615332499999998 31 0.21615332499999998 31 0.9999999388496399 32 0.9999999388496399} PREDS {{259 0 0 0-576 {}} {258 0 0 0-575 {}} {130 0 0 0-393 {}}} SUCCS {{259 0 0 0-578 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-578) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-205 LOC {31 0.0 32 0.6009625 32 0.6009625 33 0.6009625} PREDS {{259 0 0 0-577 {}} {130 0 0 0-393 {}} {128 0 0 0-580 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-579) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-206 LOC {31 0.0 32 0.6009625 32 0.6009625 33 0.6009625} PREDS {{130 0 0 0-393 {}} {128 0 0 0-580 {}}} SUCCS {{259 0 0 0-580 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-580) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-207 LOC {31 1.0 32 0.681 32 1.0 45 0.0064061875000001045 46 0.0064061875000001045} PREDS {{259 0 0 0-579 {}} {258 0 0 0-578 {}}} SUCCS {{128 0 0 0-578 {}} {128 0 0 0-579 {}} {259 0 0 0-581 {}}} CYCLES {}}
set a(0-581) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-208 LOC {44 0.006406225 45 0.8779967999999999 45 0.8779967999999999 46 0.8779967999999999} PREDS {{259 0 0 0-580 {}} {130 0 0 0-393 {}}} SUCCS {{258 0 0.782 0-585 {}} {258 0 0.782 0-587 {}} {258 0 0.782 0-589 {}} {258 0 0.782 0-591 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-582) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-209 LOC {16 1.0 17 1.0 17 1.0 46 0.8779967999999999} PREDS {{130 0 0 0-393 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0 0-583 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-583) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-210 LOC {16 1.0 17 1.0 17 1.0 46 0.8779967999999999} PREDS {{259 0 0 0-582 {}}} SUCCS {{146 0 0 0-584 {}} {130 0 0 0-585 {}} {146 0 0 0-586 {}} {130 0 0 0-587 {}} {146 0 0 0-588 {}} {130 0 0 0-589 {}} {146 0 0 0-590 {}} {130 0 0 0-591 {}}} CYCLES {}}
set a(0-584) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-211 LOC {16 1.0 45 0.0 45 0.0 46 0.8779967999999999} PREDS {{146 0 0 0-583 {}} {130 0 0 0-393 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-585 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-212 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 47 0.006249937500000025} PREDS {{774 0 0 0-585 {}} {259 0 0.782 0-584 {}} {130 0 0 0-583 {}} {258 0 0.782 0-581 {}} {130 0 0 0-393 {}} {258 0 0 0-534 {}} {256 0 0 0-501 {}} {256 0 0 0-465 {}} {774 0 0 0-717 {}} {774 0 0 0-673 {}} {772 0 0 0-643 {}} {772 0 0 0-611 {}}} SUCCS {{774 0 0.782 0-465 {}} {774 0 0.782 0-501 {}} {774 0 0 0-534 {}} {774 0 0 0-585 {}} {130 0 0 0-601 {}} {258 0 0.782 0-611 {}} {258 0 0.782 0-643 {}} {258 0 0 0-673 {}} {258 0 0 0-717 {}}} CYCLES {}}
set a(0-586) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-213 LOC {16 1.0 45 0.0 45 0.0 46 0.8779967999999999} PREDS {{146 0 0 0-583 {}} {130 0 0 0-393 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-587 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-214 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 47 0.006249937500000025} PREDS {{774 0 0 0-587 {}} {259 0 0.782 0-586 {}} {130 0 0 0-583 {}} {258 0 0.782 0-581 {}} {130 0 0 0-393 {}} {258 0 0 0-536 {}} {256 0 0 0-503 {}} {256 0 0 0-467 {}} {774 0 0 0-719 {}} {774 0 0 0-675 {}} {772 0 0 0-645 {}} {772 0 0 0-613 {}}} SUCCS {{774 0 0.782 0-467 {}} {774 0 0.782 0-503 {}} {774 0 0 0-536 {}} {774 0 0 0-587 {}} {130 0 0 0-601 {}} {258 0 0.782 0-613 {}} {258 0 0.782 0-645 {}} {258 0 0 0-675 {}} {258 0 0 0-719 {}}} CYCLES {}}
set a(0-588) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-215 LOC {16 1.0 45 0.0 45 0.0 46 0.8779967999999999} PREDS {{146 0 0 0-583 {}} {130 0 0 0-393 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-589 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-589) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-216 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 47 0.006249937500000025} PREDS {{774 0 0 0-589 {}} {259 0 0.782 0-588 {}} {130 0 0 0-583 {}} {258 0 0.782 0-581 {}} {130 0 0 0-393 {}} {258 0 0 0-538 {}} {256 0 0 0-505 {}} {256 0 0 0-469 {}} {774 0 0 0-721 {}} {774 0 0 0-677 {}} {772 0 0 0-647 {}} {772 0 0 0-615 {}}} SUCCS {{774 0 0.782 0-469 {}} {774 0 0.782 0-505 {}} {774 0 0 0-538 {}} {774 0 0 0-589 {}} {130 0 0 0-601 {}} {258 0 0.782 0-615 {}} {258 0 0.782 0-647 {}} {258 0 0 0-677 {}} {258 0 0 0-721 {}}} CYCLES {}}
set a(0-590) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-217 LOC {16 1.0 45 0.0 45 0.0 46 0.8779967999999999} PREDS {{146 0 0 0-583 {}} {130 0 0 0-393 {}} {258 0 0 0-497 {}}} SUCCS {{259 0 0.782 0-591 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-591) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-218 LOC {44 1.0 45 0.9415 45 1.0 46 0.006249937500000025 47 0.006249937500000025} PREDS {{774 0 0 0-591 {}} {259 0 0.782 0-590 {}} {130 0 0 0-583 {}} {258 0 0.782 0-581 {}} {130 0 0 0-393 {}} {258 0 0 0-540 {}} {256 0 0 0-507 {}} {256 0 0 0-471 {}} {774 0 0 0-723 {}} {774 0 0 0-679 {}} {772 0 0 0-649 {}} {772 0 0 0-617 {}}} SUCCS {{774 0 0.782 0-471 {}} {774 0 0.782 0-507 {}} {774 0 0 0-540 {}} {774 0 0 0-591 {}} {130 0 0 0-601 {}} {258 0 0.782 0-617 {}} {258 0 0.782 0-649 {}} {258 0 0 0-679 {}} {258 0 0 0-723 {}}} CYCLES {}}
set a(0-592) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-219 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{130 0 0 0-393 {}}} SUCCS {{259 0 0 0-593 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-593) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:not TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-220 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{259 0 0 0-592 {}} {130 0 0 0-393 {}}} SUCCS {{259 0 0 0-594 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-594) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:conc TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-221 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{259 0 0 0-593 {}} {130 0 0 0-393 {}}} SUCCS {{258 0 0 0-598 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-595) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-222 LOC {16 1.0 18 0.0 18 0.0 18 0.0 61 0.9516125999999999} PREDS {{130 0 0 0-393 {}} {774 0 0 0-727 {}}} SUCCS {{259 0 0 0-596 {}} {130 0 0 0-601 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-596) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-223 LOC {16 1.0 18 0.0 18 0.0 61 0.9516125999999999} PREDS {{259 0 0 0-595 {}} {130 0 0 0-393 {}}} SUCCS {{259 0 0 0-597 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-597) {AREA_SCORE {} NAME operator<<64,false>:conc#1 TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-224 LOC {16 1.0 18 0.9516125999999999 18 0.9516125999999999 61 0.9516125999999999} PREDS {{259 0 0 0-596 {}} {130 0 0 0-393 {}}} SUCCS {{259 0 0 0-598 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-598) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-225 LOC {17 0.0 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 61 0.9999999573717948} PREDS {{259 0 0 0-597 {}} {258 0 0 0-594 {}} {130 0 0 0-393 {}}} SUCCS {{259 0 0 0-599 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-599) {AREA_SCORE {} NAME COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-226 LOC {17 0.0483874 18 1.0 18 1.0 61 1.0} PREDS {{259 0 0 0-598 {}} {130 0 0 0-393 {}}} SUCCS {{259 0 0 0-600 {}} {130 0 0 0-601 {}}} CYCLES {}}
set a(0-600) {AREA_SCORE {} NAME COMP_LOOP-2:not#1 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-227 LOC {17 0.0483874 46 1.0 46 1.0 61 1.0} PREDS {{259 0 0 0-599 {}} {130 0 0 0-393 {}}} SUCCS {{259 0 0 0-601 {}}} CYCLES {}}
set a(0-601) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-228 LOC {45 0.0062499999999999995 46 1.0 46 1.0 61 1.0} PREDS {{259 0 0 0-600 {}} {130 0 0 0-599 {}} {130 0 0 0-598 {}} {130 0 0 0-597 {}} {130 0 0 0-596 {}} {130 0 0 0-595 {}} {130 0 0 0-594 {}} {130 0 0 0-593 {}} {130 0 0 0-592 {}} {130 0 0 0-591 {}} {130 0 0 0-590 {}} {130 0 0 0-589 {}} {130 0 0 0-588 {}} {130 0 0 0-587 {}} {130 0 0 0-586 {}} {130 0 0 0-585 {}} {130 0 0 0-584 {}} {130 0 0 0-582 {}} {130 0 0 0-581 {}} {130 0 0 0-579 {}} {130 0 0 0-578 {}} {130 0 0 0-577 {}} {130 0 0 0-576 {}} {130 0 0 0-575 {}} {130 0 0 0-573 {}} {130 0 0 0-572 {}} {130 0 0 0-571 {}} {130 0 0 0-570 {}} {130 0 0 0-393 {}}} SUCCS {{128 0 0 0-673 {}} {128 0 0 0-675 {}} {128 0 0 0-677 {}} {128 0 0 0-679 {}} {128 0 0 0-683 {}} {128 0 0 0-684 {}} {128 0 0 0-685 {}} {64 0 0 0-394 {}}} CYCLES {}}
set a(0-602) {AREA_SCORE {} NAME COMP_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-229 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {} SUCCS {{259 0 0 0-603 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-603) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-230 LOC {0 1.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {{259 0 0 0-602 {}}} SUCCS {{258 0 0 0-607 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-604) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-231 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {{774 0 0 0-727 {}}} SUCCS {{259 0 0 0-605 {}} {130 0 0 0-394 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-605) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-232 LOC {0 1.0 1 0.0 1 0.0 47 0.8431310249999999} PREDS {{259 0 0 0-604 {}}} SUCCS {{259 0 0 0-606 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-606) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-233 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 47 0.8431310249999999} PREDS {{259 0 0 0-605 {}}} SUCCS {{259 0 0 0-607 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-607) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 1 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-234 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 47 0.8779967477564101} PREDS {{259 0 0 0-606 {}} {258 0 0 0-603 {}}} SUCCS {{259 0 0 0-608 {}} {258 0 0 0-610 {}} {258 0 0 0-612 {}} {258 0 0 0-614 {}} {258 0 0 0-616 {}} {258 0 0 0-618 {}} {258 0 0 0-619 {}} {258 0 0 0-621 {}} {258 0 0 0-622 {}} {258 0 0 0-625 {}} {258 0 0 0-626 {}} {258 0 0 0-629 {}} {258 0 0 0-630 {}} {258 0 0 0-670 {}} {258 0 0 0-672 {}} {258 0 0 0-674 {}} {258 0 0 0-676 {}} {258 0 0 0-678 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-608) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-235 LOC {1 0.034865775 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-607 {}}} SUCCS {{259 0 0 0-609 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-609) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-236 LOC {1 0.034865775 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-608 {}}} SUCCS {{146 0 0 0-610 {}} {146 0 0 0-611 {}} {146 0 0 0-612 {}} {146 0 0 0-613 {}} {146 0 0 0-614 {}} {146 0 0 0-615 {}} {146 0 0 0-616 {}} {146 0 0 0-617 {}}} CYCLES {}}
set a(0-610) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#2 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-237 LOC {1 0.034865775 46 0.0 46 0.0 47 0.8779967999999999} PREDS {{146 0 0 0-609 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-611 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-611) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-238 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-610 {}} {146 0 0 0-609 {}} {258 0 0.782 0-585 {}} {258 0 0.782 0-534 {}} {774 0 0.782 0-717 {}} {774 0 0.782 0-673 {}}} SUCCS {{772 0 0 0-534 {}} {772 0 0 0-585 {}} {258 0 0 0-632 {}} {256 0 0 0-673 {}} {130 0 0 0-394 {}} {256 0 0 0-717 {}}} CYCLES {}}
set a(0-612) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#3 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-239 LOC {1 0.034865775 46 0.0 46 0.0 47 0.8779967999999999} PREDS {{146 0 0 0-609 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-613 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-613) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-240 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-612 {}} {146 0 0 0-609 {}} {258 0 0.782 0-587 {}} {258 0 0.782 0-536 {}} {774 0 0.782 0-719 {}} {774 0 0.782 0-675 {}}} SUCCS {{772 0 0 0-536 {}} {772 0 0 0-587 {}} {258 0 0 0-632 {}} {256 0 0 0-675 {}} {130 0 0 0-394 {}} {256 0 0 0-719 {}}} CYCLES {}}
set a(0-614) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-241 LOC {1 0.034865775 46 0.0 46 0.0 47 0.8779967999999999} PREDS {{146 0 0 0-609 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-615 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-615) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-242 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-614 {}} {146 0 0 0-609 {}} {258 0 0.782 0-589 {}} {258 0 0.782 0-538 {}} {774 0 0.782 0-721 {}} {774 0 0.782 0-677 {}}} SUCCS {{772 0 0 0-538 {}} {772 0 0 0-589 {}} {258 0 0 0-632 {}} {256 0 0 0-677 {}} {130 0 0 0-394 {}} {256 0 0 0-721 {}}} CYCLES {}}
set a(0-616) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-243 LOC {1 0.034865775 46 0.0 46 0.0 47 0.8779967999999999} PREDS {{146 0 0 0-609 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-617 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-617) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-244 LOC {45 1.0 46 0.9415 46 1.0 47 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-616 {}} {146 0 0 0-609 {}} {258 0 0.782 0-591 {}} {258 0 0.782 0-540 {}} {774 0 0.782 0-723 {}} {774 0 0.782 0-679 {}}} SUCCS {{772 0 0 0-540 {}} {772 0 0 0-591 {}} {258 0 0 0-632 {}} {256 0 0 0-679 {}} {130 0 0 0-394 {}} {256 0 0 0-723 {}}} CYCLES {}}
set a(0-618) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-245 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{258 0 0 0-620 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-619) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-246 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{259 0 0 0-620 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-620) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-247 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{259 0 0 0-619 {}} {258 0 0 0-618 {}}} SUCCS {{258 0 0 0-632 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-621) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-248 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{258 0 0 0-624 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-622) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-249 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{259 0 0 0-623 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-623) {AREA_SCORE {} NAME COMP_LOOP:not#16 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-250 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{259 0 0 0-622 {}}} SUCCS {{259 0 0 0-624 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-624) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-251 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{259 0 0 0-623 {}} {258 0 0 0-621 {}}} SUCCS {{258 0 0 0-632 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-625) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#8 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-252 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{258 0 0 0-628 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-626) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#9 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-253 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{259 0 0 0-627 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-627) {AREA_SCORE {} NAME COMP_LOOP:not#17 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-254 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{259 0 0 0-626 {}}} SUCCS {{259 0 0 0-628 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-628) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-255 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{259 0 0 0-627 {}} {258 0 0 0-625 {}}} SUCCS {{258 0 0 0-632 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-629) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#10 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-256 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{258 0 0 0-631 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-630) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#11 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-257 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{258 0 0 0-607 {}}} SUCCS {{259 0 0 0-631 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-631) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#14 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-258 LOC {1 0.034865775 47 0.0 47 0.0 48 0.5036969} PREDS {{259 0 0 0-630 {}} {258 0 0 0-629 {}}} SUCCS {{259 0 0 0-632 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-632) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 4 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-259 LOC {46 0.094375 47 0.9511217999999999 47 0.9511217999999999 47 0.999999942628205 48 0.5525750426282051} PREDS {{259 0 0 0-631 {}} {258 0 0 0-628 {}} {258 0 0 0-624 {}} {258 0 0 0-620 {}} {258 0 0 0-617 {}} {258 0 0 0-615 {}} {258 0 0 0-613 {}} {258 0 0 0-611 {}} {258 0 0 0-443 {}} {258 0 0 0-442 {}} {258 0 0 0-441 {}} {258 0 0 0-440 {}}} SUCCS {{258 0 0 0-665 {}} {130 0 0 0-394 {}} {258 0 0 0-703 {}}} CYCLES {}}
set a(0-633) {AREA_SCORE {} NAME operator+<64,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-260 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-634 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-634) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-261 LOC {0 1.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {{259 0 0 0-633 {}}} SUCCS {{258 0 0 0-639 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-635) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-262 LOC {0 1.0 1 0.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {{774 0 0 0-727 {}}} SUCCS {{259 0 0 0-636 {}} {130 0 0 0-394 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-636) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-263 LOC {0 1.0 1 0.0 1 0.0 47 0.8258072999999999} PREDS {{259 0 0 0-635 {}}} SUCCS {{259 0 0 0-637 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-637) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-264 LOC {0 1.0 1 0.9478105 1 0.9478105 47 0.8258072999999999} PREDS {{259 0 0 0-636 {}}} SUCCS {{258 0 0 0-639 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-638) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-265 LOC {0 1.0 1 0.9478105 1 0.9478105 47 0.8258072999999999} PREDS {} SUCCS {{259 0 0 0-639 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-639) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(10,0,9,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-2:operator+<64,false>:acc TYPE ACCU DELAY {0.84 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-266 LOC {1 0.0 1 0.9478105 1 0.9478105 1 0.9999999407051282 47 0.8779967407051281} PREDS {{259 0 0 0-638 {}} {258 0 0 0-637 {}} {258 0 0 0-634 {}}} SUCCS {{259 0 0 0-640 {}} {258 0 0 0-642 {}} {258 0 0 0-644 {}} {258 0 0 0-646 {}} {258 0 0 0-648 {}} {258 0 0 0-650 {}} {258 0 0 0-651 {}} {258 0 0 0-653 {}} {258 0 0 0-654 {}} {258 0 0 0-657 {}} {258 0 0 0-658 {}} {258 0 0 0-661 {}} {258 0 0 0-662 {}} {130 0 0 0-394 {}} {258 0 0 0-714 {}} {258 0 0 0-716 {}} {258 0 0 0-718 {}} {258 0 0 0-720 {}} {258 0 0 0-722 {}}} CYCLES {}}
set a(0-640) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-267 LOC {1 0.0521895 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-639 {}}} SUCCS {{259 0 0 0-641 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-641) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-268 LOC {1 0.0521895 1 1.0 1 1.0 47 0.8779967999999999} PREDS {{259 0 0 0-640 {}}} SUCCS {{146 0 0 0-642 {}} {146 0 0 0-643 {}} {146 0 0 0-644 {}} {146 0 0 0-645 {}} {146 0 0 0-646 {}} {146 0 0 0-647 {}} {146 0 0 0-648 {}} {146 0 0 0-649 {}}} CYCLES {}}
set a(0-642) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#2 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-269 LOC {1 0.0521895 47 0.8779967999999999 47 0.8779967999999999 47 0.8779967999999999} PREDS {{146 0 0 0-641 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-643 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-643) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-270 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-642 {}} {146 0 0 0-641 {}} {258 0 0.782 0-585 {}} {258 0 0.782 0-534 {}} {774 0 0.782 0-717 {}} {774 0 0.782 0-673 {}}} SUCCS {{772 0 0 0-534 {}} {772 0 0 0-585 {}} {258 0 0 0-664 {}} {256 0 0 0-673 {}} {130 0 0 0-394 {}} {256 0 0 0-717 {}}} CYCLES {}}
set a(0-644) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#3 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-271 LOC {1 0.0521895 47 0.8779967999999999 47 0.8779967999999999 47 0.8779967999999999} PREDS {{146 0 0 0-641 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-645 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-645) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-272 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-644 {}} {146 0 0 0-641 {}} {258 0 0.782 0-587 {}} {258 0 0.782 0-536 {}} {774 0 0.782 0-719 {}} {774 0 0.782 0-675 {}}} SUCCS {{772 0 0 0-536 {}} {772 0 0 0-587 {}} {258 0 0 0-664 {}} {256 0 0 0-675 {}} {130 0 0 0-394 {}} {256 0 0 0-719 {}}} CYCLES {}}
set a(0-646) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-273 LOC {1 0.0521895 47 0.8779967999999999 47 0.8779967999999999 47 0.8779967999999999} PREDS {{146 0 0 0-641 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-647 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-647) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-274 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-646 {}} {146 0 0 0-641 {}} {258 0 0.782 0-589 {}} {258 0 0.782 0-538 {}} {774 0 0.782 0-721 {}} {774 0 0.782 0-677 {}}} SUCCS {{772 0 0 0-538 {}} {772 0 0 0-589 {}} {258 0 0 0-664 {}} {256 0 0 0-677 {}} {130 0 0 0-394 {}} {256 0 0 0-721 {}}} CYCLES {}}
set a(0-648) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-275 LOC {1 0.0521895 47 0.8779967999999999 47 0.8779967999999999 47 0.8779967999999999} PREDS {{146 0 0 0-641 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-649 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-649) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-276 LOC {45 1.0 47 0.9415 47 1.0 48 0.09437493750000003 48 0.09437493750000003} PREDS {{259 0 0.782 0-648 {}} {146 0 0 0-641 {}} {258 0 0.782 0-591 {}} {258 0 0.782 0-540 {}} {774 0 0.782 0-723 {}} {774 0 0.782 0-679 {}}} SUCCS {{772 0 0 0-540 {}} {772 0 0 0-591 {}} {258 0 0 0-664 {}} {256 0 0 0-679 {}} {130 0 0 0-394 {}} {256 0 0 0-723 {}}} CYCLES {}}
set a(0-650) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#4 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-277 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{258 0 0 0-652 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-651) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-278 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{259 0 0 0-652 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-652) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-279 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{259 0 0 0-651 {}} {258 0 0 0-650 {}}} SUCCS {{258 0 0 0-664 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-653) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-280 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{258 0 0 0-656 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-654) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-281 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{259 0 0 0-655 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-655) {AREA_SCORE {} NAME COMP_LOOP:not#18 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-282 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{259 0 0 0-654 {}}} SUCCS {{259 0 0 0-656 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-656) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#15 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-283 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{259 0 0 0-655 {}} {258 0 0 0-653 {}}} SUCCS {{258 0 0 0-664 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-657) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#8 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-284 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{258 0 0 0-660 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-658) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#9 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-285 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{259 0 0 0-659 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-659) {AREA_SCORE {} NAME COMP_LOOP:not#19 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-286 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{259 0 0 0-658 {}}} SUCCS {{259 0 0 0-660 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-660) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#16 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-287 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{259 0 0 0-659 {}} {258 0 0 0-657 {}}} SUCCS {{258 0 0 0-664 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-661) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#10 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-288 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{258 0 0 0-663 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-662) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#11 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-289 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{258 0 0 0-639 {}}} SUCCS {{259 0 0 0-663 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-663) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#17 TYPE AND PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-290 LOC {1 0.0521895 48 0.0 48 0.0 48 0.5036969} PREDS {{259 0 0 0-662 {}} {258 0 0 0-661 {}}} SUCCS {{259 0 0 0-664 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-664) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 4 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-291 LOC {46 0.094375 48 0.5036969 48 0.5036969 48 0.5525750426282051 48 0.5525750426282051} PREDS {{259 0 0 0-663 {}} {258 0 0 0-660 {}} {258 0 0 0-656 {}} {258 0 0 0-652 {}} {258 0 0 0-649 {}} {258 0 0 0-647 {}} {258 0 0 0-645 {}} {258 0 0 0-643 {}} {258 0 0 0-439 {}} {258 0 0 0-438 {}} {258 0 0 0-437 {}} {258 0 0 0-436 {}}} SUCCS {{259 0 0 0-665 {}} {130 0 0 0-394 {}} {258 0 0 0-702 {}}} CYCLES {}}
set a(0-665) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:acc#3 TYPE ACCU DELAY {0.77 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-292 LOC {46 0.1432532 48 0.5525751 48 0.5525751 48 0.6009624573717949 48 0.6009624573717949} PREDS {{259 0 0 0-664 {}} {258 0 0 0-632 {}}} SUCCS {{259 0 0 0-666 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-666) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-293 LOC {46 0.1916406 48 0.6009625 48 0.6009625 48 0.6009625} PREDS {{259 0 0 0-665 {}} {128 0 0 0-668 {}}} SUCCS {{258 0 0 0-668 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-667) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-294 LOC {46 0.0 48 0.6009625 48 0.6009625 48 0.6009625} PREDS {{128 0 0 0-668 {}}} SUCCS {{259 0 0 0-668 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-668) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-295 LOC {46 1.0 48 0.681 48 1.0 61 0.0064061875000001045 61 0.0064061875000001045} PREDS {{259 0 0 0-667 {}} {258 0 0 0-666 {}}} SUCCS {{128 0 0 0-666 {}} {128 0 0 0-667 {}} {259 0 0 0-669 {}}} CYCLES {}}
set a(0-669) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-296 LOC {59 0.006406225 61 0.8779967999999999 61 0.8779967999999999 61 0.8779967999999999} PREDS {{259 0 0 0-668 {}}} SUCCS {{258 0 0.782 0-673 {}} {258 0 0.782 0-675 {}} {258 0 0.782 0-677 {}} {258 0 0.782 0-679 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-670) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-297 LOC {1 0.034865775 1 1.0 1 1.0 61 0.8779967999999999} PREDS {{258 0 0 0-607 {}}} SUCCS {{259 0 0 0-671 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-671) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-298 LOC {1 0.034865775 1 1.0 1 1.0 61 0.8779967999999999} PREDS {{259 0 0 0-670 {}}} SUCCS {{146 0 0 0-672 {}} {130 0 0 0-673 {}} {146 0 0 0-674 {}} {130 0 0 0-675 {}} {146 0 0 0-676 {}} {130 0 0 0-677 {}} {146 0 0 0-678 {}} {130 0 0 0-679 {}}} CYCLES {}}
set a(0-672) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-299 LOC {1 0.034865775 61 0.0 61 0.0 61 0.8779967999999999} PREDS {{146 0 0 0-671 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-673 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-673) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-300 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-673 {}} {259 0 0.782 0-672 {}} {130 0 0 0-671 {}} {258 0 0.782 0-669 {}} {256 0 0 0-643 {}} {256 0 0 0-611 {}} {128 0 0 0-601 {}} {258 0 0 0-585 {}} {258 0 0 0-534 {}} {256 0 0 0-501 {}} {256 0 0 0-465 {}} {774 0 0 0-717 {}}} SUCCS {{774 0 0.782 0-465 {}} {774 0 0.782 0-501 {}} {774 0 0 0-534 {}} {774 0 0 0-585 {}} {774 0 0.782 0-611 {}} {774 0 0.782 0-643 {}} {774 0 0 0-673 {}} {130 0 0 0-394 {}} {258 0 0 0-717 {}}} CYCLES {}}
set a(0-674) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-301 LOC {1 0.034865775 61 0.0 61 0.0 61 0.8779967999999999} PREDS {{146 0 0 0-671 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-675 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-675) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-302 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-675 {}} {259 0 0.782 0-674 {}} {130 0 0 0-671 {}} {258 0 0.782 0-669 {}} {256 0 0 0-645 {}} {256 0 0 0-613 {}} {128 0 0 0-601 {}} {258 0 0 0-587 {}} {258 0 0 0-536 {}} {256 0 0 0-503 {}} {256 0 0 0-467 {}} {774 0 0 0-719 {}}} SUCCS {{774 0 0.782 0-467 {}} {774 0 0.782 0-503 {}} {774 0 0 0-536 {}} {774 0 0 0-587 {}} {774 0 0.782 0-613 {}} {774 0 0.782 0-645 {}} {774 0 0 0-675 {}} {130 0 0 0-394 {}} {258 0 0 0-719 {}}} CYCLES {}}
set a(0-676) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-303 LOC {1 0.034865775 61 0.0 61 0.0 61 0.8779967999999999} PREDS {{146 0 0 0-671 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-677 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-677) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-304 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-677 {}} {259 0 0.782 0-676 {}} {130 0 0 0-671 {}} {258 0 0.782 0-669 {}} {256 0 0 0-647 {}} {256 0 0 0-615 {}} {128 0 0 0-601 {}} {258 0 0 0-589 {}} {258 0 0 0-538 {}} {256 0 0 0-505 {}} {256 0 0 0-469 {}} {774 0 0 0-721 {}}} SUCCS {{774 0 0.782 0-469 {}} {774 0 0.782 0-505 {}} {774 0 0 0-538 {}} {774 0 0 0-589 {}} {774 0 0.782 0-615 {}} {774 0 0.782 0-647 {}} {774 0 0 0-677 {}} {130 0 0 0-394 {}} {258 0 0 0-721 {}}} CYCLES {}}
set a(0-678) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-305 LOC {1 0.034865775 61 0.0 61 0.0 61 0.8779967999999999} PREDS {{146 0 0 0-671 {}} {258 0 0 0-607 {}}} SUCCS {{259 0 0.782 0-679 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-679) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-306 LOC {59 1.0 61 0.9415 61 1.0 62 0.006249937500000025 62 0.006249937500000025} PREDS {{774 0 0 0-679 {}} {259 0 0.782 0-678 {}} {130 0 0 0-671 {}} {258 0 0.782 0-669 {}} {256 0 0 0-649 {}} {256 0 0 0-617 {}} {128 0 0 0-601 {}} {258 0 0 0-591 {}} {258 0 0 0-540 {}} {256 0 0 0-507 {}} {256 0 0 0-471 {}} {774 0 0 0-723 {}}} SUCCS {{774 0 0.782 0-471 {}} {774 0 0.782 0-507 {}} {774 0 0 0-540 {}} {774 0 0 0-591 {}} {774 0 0.782 0-617 {}} {774 0 0.782 0-649 {}} {774 0 0 0-679 {}} {130 0 0 0-394 {}} {258 0 0 0-723 {}}} CYCLES {}}
set a(0-680) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-307 LOC {0 1.0 62 0.0 62 0.0 62 0.0 62 1.0} PREDS {{774 0 0 0-727 {}}} SUCCS {{259 0 0 0-681 {}} {130 0 0 0-394 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-681) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-308 LOC {0 1.0 62 0.0 62 0.0 62 1.0} PREDS {{259 0 0 0-680 {}}} SUCCS {{259 0 0 0-682 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-682) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-309 LOC {0 1.0 62 0.0 62 0.0 62 1.0} PREDS {{259 0 0 0-681 {}}} SUCCS {{259 0 0 0-683 {}} {130 0 0 0-394 {}}} CYCLES {}}
set a(0-683) {AREA_SCORE {} NAME COMP_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-310 LOC {45 0.0 62 0.0 62 0.0 62 0.0 62 1.0} PREDS {{259 0 0 0-682 {}} {128 0 0 0-601 {}} {772 0 0 0-394 {}}} SUCCS {{258 0 0 0-394 {}}} CYCLES {}}
set a(0-684) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-311 LOC {45 0.0 62 1.0 62 1.0 62 1.0 62 1.0} PREDS {{128 0 0 0-601 {}} {772 0 0 0-708 {}} {772 0 0 0-394 {}}} SUCCS {{258 0 0 0-394 {}}} CYCLES {}}
set a(0-685) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-312 LOC {45 0.0 62 1.0 62 1.0 62 1.0 62 1.0} PREDS {{128 0 0 0-601 {}} {772 0 0 0-394 {}}} SUCCS {{259 0 0 0-394 {}}} CYCLES {}}
set a(0-686) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-313 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-701 {}}} SUCCS {{259 0 0 0-687 {}} {256 0 0 0-701 {}}} CYCLES {}}
set a(0-687) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-314 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-686 {}}} SUCCS {{128 0 0 0-690 {}} {128 0 0 0-695 {}} {128 0 0 0-701 {}}} CYCLES {}}
set a(0-688) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-315 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 12 0.9029748} PREDS {{774 0 0 0-690 {}}} SUCCS {{259 0 0 0-689 {}} {256 0 0 0-690 {}}} CYCLES {}}
set a(0-689) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-316 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 12 0.9513621573717949} PREDS {{259 0 0 0-688 {}}} SUCCS {{259 0 0 0-690 {}} {258 0 0 0-696 {}}} CYCLES {}}
set a(0-690) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-317 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 12 1.0} PREDS {{772 0 0 0-690 {}} {259 0 0 0-689 {}} {256 0 0 0-688 {}} {128 0 0 0-687 {}}} SUCCS {{774 0 0 0-688 {}} {772 0 0 0-690 {}}} CYCLES {}}
set a(0-691) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-318 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-695 {}}} SUCCS {{258 0 0 0-693 {}} {256 0 0 0-695 {}}} CYCLES {}}
set a(0-692) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-319 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-693 {}}} CYCLES {}}
set a(0-693) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-320 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-692 {}} {258 0 0 0-691 {}}} SUCCS {{259 0 0 0-694 {}}} CYCLES {}}
set a(0-694) {AREA_SCORE 5068.82 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-2:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.67 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-321 LOC {1 1.0 1 1.0 1 1.0 12 0.041920157499999666 12 0.041920157499999666} PREDS {{259 0 0 0-693 {}}} SUCCS {{259 0 0 0-695 {}}} CYCLES {}}
set a(0-695) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-322 LOC {12 0.0419202 12 0.0419202 12 0.0419202 12 0.0419202 12 1.0} PREDS {{772 0 0 0-695 {}} {259 0 0 0-694 {}} {256 0 0 0-691 {}} {128 0 0 0-687 {}}} SUCCS {{774 0 0 0-691 {}} {772 0 0 0-695 {}}} CYCLES {}}
set a(0-696) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-323 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{258 0 0 0-689 {}}} SUCCS {{259 0 0 0-697 {}}} CYCLES {}}
set a(0-697) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-324 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 12 0.9513621999999999} PREDS {{259 0 0 0-696 {}}} SUCCS {{259 0 0 0-698 {}}} CYCLES {}}
set a(0-698) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-325 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 12 0.9999999580128205} PREDS {{259 0 0 0-697 {}}} SUCCS {{259 0 0 0-699 {}}} CYCLES {}}
set a(0-699) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-326 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-698 {}}} SUCCS {{259 0 0 0-700 {}}} CYCLES {}}
set a(0-700) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-327 LOC {1 0.09702519999999999 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-699 {}}} SUCCS {{259 0 0 0-701 {}}} CYCLES {}}
set a(0-701) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-394 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-328 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-701 {}} {259 0 0 0-700 {}} {128 0 0 0-687 {}} {256 0 0 0-686 {}}} SUCCS {{774 0 0 0-686 {}} {772 0 0 0-701 {}}} CYCLES {}}
set a(0-394) {CHI {0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {30840 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 30840 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 30840 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {616820.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-329 LOC {60 1.0 62 1.0 62 1.0 62 1.0} PREDS {{259 0 0 0-685 {}} {258 0 0 0-684 {}} {258 0 0 0-683 {}} {130 0 0 0-682 {}} {130 0 0 0-681 {}} {130 0 0 0-680 {}} {130 0 0 0-679 {}} {130 0 0 0-678 {}} {130 0 0 0-677 {}} {130 0 0 0-676 {}} {130 0 0 0-675 {}} {130 0 0 0-674 {}} {130 0 0 0-673 {}} {130 0 0 0-672 {}} {130 0 0 0-670 {}} {130 0 0 0-669 {}} {130 0 0 0-667 {}} {130 0 0 0-666 {}} {130 0 0 0-665 {}} {130 0 0 0-664 {}} {130 0 0 0-663 {}} {130 0 0 0-662 {}} {130 0 0 0-661 {}} {130 0 0 0-660 {}} {130 0 0 0-659 {}} {130 0 0 0-658 {}} {130 0 0 0-657 {}} {130 0 0 0-656 {}} {130 0 0 0-655 {}} {130 0 0 0-654 {}} {130 0 0 0-653 {}} {130 0 0 0-652 {}} {130 0 0 0-651 {}} {130 0 0 0-650 {}} {130 0 0 0-649 {}} {130 0 0 0-648 {}} {130 0 0 0-647 {}} {130 0 0 0-646 {}} {130 0 0 0-645 {}} {130 0 0 0-644 {}} {130 0 0 0-643 {}} {130 0 0 0-642 {}} {130 0 0 0-640 {}} {130 0 0 0-639 {}} {130 0 0 0-638 {}} {130 0 0 0-637 {}} {130 0 0 0-636 {}} {130 0 0 0-635 {}} {130 0 0 0-634 {}} {130 0 0 0-633 {}} {130 0 0 0-632 {}} {130 0 0 0-631 {}} {130 0 0 0-630 {}} {130 0 0 0-629 {}} {130 0 0 0-628 {}} {130 0 0 0-627 {}} {130 0 0 0-626 {}} {130 0 0 0-625 {}} {130 0 0 0-624 {}} {130 0 0 0-623 {}} {130 0 0 0-622 {}} {130 0 0 0-621 {}} {130 0 0 0-620 {}} {130 0 0 0-619 {}} {130 0 0 0-618 {}} {130 0 0 0-617 {}} {130 0 0 0-616 {}} {130 0 0 0-615 {}} {130 0 0 0-614 {}} {130 0 0 0-613 {}} {130 0 0 0-612 {}} {130 0 0 0-611 {}} {130 0 0 0-610 {}} {130 0 0 0-608 {}} {130 0 0 0-607 {}} {130 0 0 0-606 {}} {130 0 0 0-605 {}} {130 0 0 0-604 {}} {130 0 0 0-603 {}} {130 0 0 0-602 {}} {64 0 0 0-601 {}} {64 0 0 0-393 {}}} SUCCS {{772 0 0 0-683 {}} {772 0 0 0-684 {}} {772 0 0 0-685 {}} {131 0 0 0-702 {}} {130 0 0 0-703 {}} {130 0 0 0-704 {}} {130 0 0 0-705 {}} {130 0 0 0-707 {}} {258 0 0 0-708 {}} {130 0 0 0-709 {}} {130 0 0 0-710 {}} {130 0 0 0-711 {}} {130 0 0 0-713 {}} {130 0 0 0-714 {}} {130 0 0 0-716 {}} {130 0 0 0-717 {}} {130 0 0 0-718 {}} {130 0 0 0-719 {}} {130 0 0 0-720 {}} {130 0 0 0-721 {}} {130 0 0 0-722 {}} {130 0 0 0-723 {}} {130 0 0 0-724 {}} {130 0 0 0-725 {}} {130 0 0 0-726 {}} {130 0 0 0-727 {}} {130 0 0 0-728 {}} {130 0 0 0-729 {}} {130 0 0 0-730 {}} {130 0 0 0-731 {}} {130 0 0 0-732 {}} {130 0 0 0-733 {}} {130 0 0 0-734 {}} {130 0 0 0-735 {}}} CYCLES {}}
set a(0-702) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-330 LOC {60 1.0 63 0.5525751 63 0.5525751 63 0.5525751} PREDS {{131 0 0 0-394 {}} {258 0 0 0-664 {}}} SUCCS {{259 0 0 0-703 {}}} CYCLES {}}
set a(0-703) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-331 LOC {61 0.0 63 0.5525751 63 0.5525751 63 0.6009624573717949 63 0.6009624573717949} PREDS {{259 0 0 0-702 {}} {130 0 0 0-394 {}} {258 0 0 0-632 {}}} SUCCS {{259 0 0 0-704 {}}} CYCLES {}}
set a(0-704) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-332 LOC {61 0.0483874 63 0.6009625 63 0.6009625 63 0.6009625} PREDS {{259 0 0 0-703 {}} {130 0 0 0-394 {}} {128 0 0 0-706 {}}} SUCCS {{258 0 0 0-706 {}}} CYCLES {}}
set a(0-705) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-333 LOC {61 0.0 63 0.6009625 63 0.6009625 63 0.6009625} PREDS {{130 0 0 0-394 {}} {128 0 0 0-706 {}}} SUCCS {{259 0 0 0-706 {}}} CYCLES {}}
set a(0-706) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-334 LOC {61 1.0 63 0.681 63 1.0 76 0.0064061875000001045 76 0.0064061875000001045} PREDS {{259 0 0 0-705 {}} {258 0 0 0-704 {}}} SUCCS {{128 0 0 0-704 {}} {128 0 0 0-705 {}} {259 0 0 0-707 {}}} CYCLES {}}
set a(0-707) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-335 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998} PREDS {{259 0 0 0-706 {}} {130 0 0 0-394 {}}} SUCCS {{258 0 0 0-709 {}}} CYCLES {}}
set a(0-708) {AREA_SCORE {} NAME COMP_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-336 LOC {60 1.0 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998 76 0.21615332499999998} PREDS {{258 0 0 0-394 {}}} SUCCS {{772 0 0 0-684 {}} {259 0 0 0-709 {}}} CYCLES {}}
set a(0-709) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-337 LOC {74 0.006406225 76 0.21615332499999998 76 0.21615332499999998 76 0.9999999388496399 76 0.9999999388496399} PREDS {{259 0 0 0-708 {}} {258 0 0 0-707 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-710 {}}} CYCLES {}}
set a(0-710) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-338 LOC {75 0.0 77 0.6009625 77 0.6009625 77 0.6009625} PREDS {{259 0 0 0-709 {}} {130 0 0 0-394 {}} {128 0 0 0-712 {}}} SUCCS {{258 0 0 0-712 {}}} CYCLES {}}
set a(0-711) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-339 LOC {75 0.0 77 0.6009625 77 0.6009625 77 0.6009625} PREDS {{130 0 0 0-394 {}} {128 0 0 0-712 {}}} SUCCS {{259 0 0 0-712 {}}} CYCLES {}}
set a(0-712) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-340 LOC {75 1.0 77 0.681 77 1.0 90 0.0064061875000001045 90 0.0064061875000001045} PREDS {{259 0 0 0-711 {}} {258 0 0 0-710 {}}} SUCCS {{128 0 0 0-710 {}} {128 0 0 0-711 {}} {259 0 0 0-713 {}}} CYCLES {}}
set a(0-713) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-341 LOC {88 0.006406225 90 0.8779967999999999 90 0.8779967999999999 90 0.8779967999999999} PREDS {{259 0 0 0-712 {}} {130 0 0 0-394 {}}} SUCCS {{258 0 0.782 0-717 {}} {258 0 0.782 0-719 {}} {258 0 0.782 0-721 {}} {258 0 0.782 0-723 {}}} CYCLES {}}
set a(0-714) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-342 LOC {60 1.0 62 1.0 62 1.0 90 0.8779967999999999} PREDS {{130 0 0 0-394 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0 0-715 {}}} CYCLES {}}
set a(0-715) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-343 LOC {60 1.0 62 1.0 62 1.0 90 0.8779967999999999} PREDS {{259 0 0 0-714 {}}} SUCCS {{146 0 0 0-716 {}} {130 0 0 0-717 {}} {146 0 0 0-718 {}} {130 0 0 0-719 {}} {146 0 0 0-720 {}} {130 0 0 0-721 {}} {146 0 0 0-722 {}} {130 0 0 0-723 {}}} CYCLES {}}
set a(0-716) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#5 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-344 LOC {60 1.0 90 0.0 90 0.0 90 0.8779967999999999} PREDS {{146 0 0 0-715 {}} {130 0 0 0-394 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-717 {}}} CYCLES {}}
set a(0-717) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-345 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-717 {}} {259 0 0.782 0-716 {}} {130 0 0 0-715 {}} {258 0 0.782 0-713 {}} {130 0 0 0-394 {}} {258 0 0 0-673 {}} {256 0 0 0-643 {}} {256 0 0 0-611 {}} {258 0 0 0-585 {}} {258 0 0 0-534 {}} {256 0 0 0-501 {}} {256 0 0 0-465 {}}} SUCCS {{774 0 0.782 0-465 {}} {774 0 0.782 0-501 {}} {774 0 0 0-534 {}} {774 0 0 0-585 {}} {774 0 0.782 0-611 {}} {774 0 0.782 0-643 {}} {774 0 0 0-673 {}} {774 0 0 0-717 {}}} CYCLES {}}
set a(0-718) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#6 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-346 LOC {60 1.0 90 0.0 90 0.0 90 0.8779967999999999} PREDS {{146 0 0 0-715 {}} {130 0 0 0-394 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-719 {}}} CYCLES {}}
set a(0-719) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-347 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-719 {}} {259 0 0.782 0-718 {}} {130 0 0 0-715 {}} {258 0 0.782 0-713 {}} {130 0 0 0-394 {}} {258 0 0 0-675 {}} {256 0 0 0-645 {}} {256 0 0 0-613 {}} {258 0 0 0-587 {}} {258 0 0 0-536 {}} {256 0 0 0-503 {}} {256 0 0 0-467 {}}} SUCCS {{774 0 0.782 0-467 {}} {774 0 0.782 0-503 {}} {774 0 0 0-536 {}} {774 0 0 0-587 {}} {774 0 0.782 0-613 {}} {774 0 0.782 0-645 {}} {774 0 0 0-675 {}} {774 0 0 0-719 {}}} CYCLES {}}
set a(0-720) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#7 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-348 LOC {60 1.0 90 0.0 90 0.0 90 0.8779967999999999} PREDS {{146 0 0 0-715 {}} {130 0 0 0-394 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-721 {}}} CYCLES {}}
set a(0-721) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-349 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-721 {}} {259 0 0.782 0-720 {}} {130 0 0 0-715 {}} {258 0 0.782 0-713 {}} {130 0 0 0-394 {}} {258 0 0 0-677 {}} {256 0 0 0-647 {}} {256 0 0 0-615 {}} {258 0 0 0-589 {}} {258 0 0 0-538 {}} {256 0 0 0-505 {}} {256 0 0 0-469 {}}} SUCCS {{774 0 0.782 0-469 {}} {774 0 0.782 0-505 {}} {774 0 0 0-538 {}} {774 0 0 0-589 {}} {774 0 0.782 0-615 {}} {774 0 0.782 0-647 {}} {774 0 0 0-677 {}} {774 0 0 0-721 {}}} CYCLES {}}
set a(0-722) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#1 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-350 LOC {60 1.0 90 0.0 90 0.0 90 0.8779967999999999} PREDS {{146 0 0 0-715 {}} {130 0 0 0-394 {}} {258 0 0 0-639 {}}} SUCCS {{259 0 0.782 0-723 {}}} CYCLES {}}
set a(0-723) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-351 LOC {88 1.0 90 0.9415 90 1.0 91 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-723 {}} {259 0 0.782 0-722 {}} {130 0 0 0-715 {}} {258 0 0.782 0-713 {}} {130 0 0 0-394 {}} {258 0 0 0-679 {}} {256 0 0 0-649 {}} {256 0 0 0-617 {}} {258 0 0 0-591 {}} {258 0 0 0-540 {}} {256 0 0 0-507 {}} {256 0 0 0-471 {}}} SUCCS {{774 0 0.782 0-471 {}} {774 0 0.782 0-507 {}} {774 0 0 0-540 {}} {774 0 0 0-591 {}} {774 0 0.782 0-617 {}} {774 0 0.782 0-649 {}} {774 0 0 0-679 {}} {774 0 0 0-723 {}}} CYCLES {}}
set a(0-724) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-352 LOC {60 1.0 62 1.0 62 1.0 62 1.0 91 0.917247625} PREDS {{130 0 0 0-394 {}} {774 0 0 0-727 {}}} SUCCS {{259 0 0 0-725 {}} {256 0 0 0-727 {}}} CYCLES {}}
set a(0-725) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#3 TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-353 LOC {60 1.0 62 1.0 62 1.0 91 0.917247625} PREDS {{259 0 0 0-724 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-726 {}}} CYCLES {}}
set a(0-726) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:slc(COMP_LOOP-2:COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-354 LOC {61 0.0 63 0.917247625 63 0.917247625 63 0.951612546474359 91 0.951612546474359} PREDS {{259 0 0 0-725 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-727 {}} {258 0 0 0-731 {}}} CYCLES {}}
set a(0-727) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-355 LOC {61 0.034364975 63 0.9516125999999999 63 0.9516125999999999 63 0.9516125999999999 91 1.0} PREDS {{772 0 0 0-727 {}} {259 0 0 0-726 {}} {256 0 0 0-724 {}} {130 0 0 0-394 {}} {256 0 0 0-680 {}} {256 0 0 0-635 {}} {256 0 0 0-604 {}} {256 0 0 0-595 {}} {256 0 0 0-546 {}} {256 0 0 0-541 {}} {256 0 0 0-493 {}} {256 0 0 0-456 {}}} SUCCS {{774 0 0 0-456 {}} {774 0 0 0-493 {}} {774 0 0 0-541 {}} {774 0 0 0-546 {}} {774 0 0 0-595 {}} {774 0 0 0-604 {}} {774 0 0 0-635 {}} {774 0 0 0-680 {}} {774 0 0 0-724 {}} {772 0 0 0-727 {}}} CYCLES {}}
set a(0-728) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-356 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{130 0 0 0-394 {}}} SUCCS {{259 0 0 0-729 {}}} CYCLES {}}
set a(0-729) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-357 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{259 0 0 0-728 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-730 {}}} CYCLES {}}
set a(0-730) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-358 LOC {60 1.0 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{259 0 0 0-729 {}} {130 0 0 0-394 {}}} SUCCS {{258 0 0 0-732 {}}} CYCLES {}}
set a(0-731) {AREA_SCORE {} NAME operator<<64,false>:conc TYPE CONCATENATE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-359 LOC {61 0.034364975 63 0.9516125999999999 63 0.9516125999999999 91 0.9516125999999999} PREDS {{258 0 0 0-726 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-732 {}}} CYCLES {}}
set a(0-732) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 6 NAME COMP_LOOP-1:operator<<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-360 LOC {61 0.034364975 63 0.9516125999999999 63 0.9516125999999999 63 0.9999999573717948 91 0.9999999573717948} PREDS {{259 0 0 0-731 {}} {258 0 0 0-730 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-733 {}}} CYCLES {}}
set a(0-733) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-361 LOC {61 0.082752375 63 1.0 63 1.0 91 1.0} PREDS {{259 0 0 0-732 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-734 {}}} CYCLES {}}
set a(0-734) {AREA_SCORE {} NAME COMP_LOOP-1:not#1 TYPE NOT PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-362 LOC {61 0.082752375 63 1.0 63 1.0 91 1.0} PREDS {{259 0 0 0-733 {}} {130 0 0 0-394 {}}} SUCCS {{259 0 0 0-735 {}}} CYCLES {}}
set a(0-735) {AREA_SCORE {} NAME COMP_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-392 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-363 LOC {61 0.082752375 63 1.0 63 1.0 63 1.0 91 1.0} PREDS {{772 0 0 0-735 {}} {259 0 0 0-734 {}} {130 0 0 0-394 {}} {256 0 0 0-452 {}}} SUCCS {{774 0 0 0-452 {}} {772 0 0 0-735 {}}} CYCLES {}}
set a(0-392) {CHI {0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-393 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-394 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 91 UNROLL 2 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295550 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 23387 TOTAL_CYCLES_IN 233870 TOTAL_CYCLES_UNDER 61680 TOTAL_CYCLES 295550 NAME COMP_LOOP TYPE LOOP DELAY {5911020.00 ns} PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-364 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-435 {}} {130 0 0 0-434 {}} {130 0 0 0-433 {}} {130 0 0 0-432 {}} {130 0 0 0-431 {}} {130 0 0 0-430 {}} {130 0 0 0-429 {}} {258 0 0 0-428 {}} {774 0 0 0-743 {}}} SUCCS {{772 0 0 0-428 {}} {772 0 0 0-435 {}} {131 0 0 0-736 {}} {130 0 0 0-737 {}} {130 0 0 0-738 {}} {130 0 0 0-739 {}} {130 0 0 0-740 {}} {130 0 0 0-741 {}} {130 0 0 0-742 {}} {256 0 0 0-743 {}}} CYCLES {}}
set a(0-736) {AREA_SCORE {} NAME STAGE_VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-365 LOC {1 1.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999 2 0.9217548499999999} PREDS {{131 0 0 0-392 {}} {774 0 0 0-743 {}}} SUCCS {{259 0 0 0-737 {}} {130 0 0 0-742 {}} {256 0 0 0-743 {}}} CYCLES {}}
set a(0-737) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME STAGE_VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-366 LOC {2 0.0 2 0.9217548499999999 2 0.9217548499999999 2 0.9621293868589743 2 0.9621293868589743} PREDS {{259 0 0 0-736 {}} {130 0 0 0-392 {}}} SUCCS {{259 0 0 0-738 {}} {130 0 0 0-742 {}} {258 0 0 0-743 {}}} CYCLES {}}
set a(0-738) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-367 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425} PREDS {{259 0 0 0-737 {}} {130 0 0 0-392 {}}} SUCCS {{259 0 0 0-739 {}} {130 0 0 0-742 {}}} CYCLES {}}
set a(0-739) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME STAGE_VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-368 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.9999999554487179 2 0.9999999554487179} PREDS {{259 0 0 0-738 {}} {130 0 0 0-392 {}}} SUCCS {{259 0 0 0-740 {}} {130 0 0 0-742 {}}} CYCLES {}}
set a(0-740) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-369 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-739 {}} {130 0 0 0-392 {}}} SUCCS {{259 0 0 0-741 {}} {130 0 0 0-742 {}}} CYCLES {}}
set a(0-741) {AREA_SCORE {} NAME STAGE_VEC_LOOP:not TYPE NOT PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-370 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-740 {}} {130 0 0 0-392 {}}} SUCCS {{259 0 0 0-742 {}}} CYCLES {}}
set a(0-742) {AREA_SCORE {} NAME STAGE_VEC_LOOP:break(STAGE_VEC_LOOP) TYPE TERMINATE PAR 0-391 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-371 LOC {2 0.07824515 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-741 {}} {130 0 0 0-740 {}} {130 0 0 0-739 {}} {130 0 0 0-738 {}} {130 0 0 0-737 {}} {130 0 0 0-736 {}} {130 0 0 0-392 {}}} SUCCS {{129 0 0 0-743 {}}} CYCLES {}}
set a(0-743) {AREA_SCORE {} NAME asn(STAGE_VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-391 LOC {2 0.040374574999999996 2 0.962129425 2 0.962129425 2 0.962129425 2 1.0} PREDS {{772 0 0 0-743 {}} {129 0 0 0-742 {}} {258 0 0 0-737 {}} {256 0 0 0-736 {}} {256 0 0 0-392 {}}} SUCCS {{774 0 0 0-392 {}} {774 0 0 0-736 {}} {772 0 0 0-743 {}}} CYCLES {}}
set a(0-391) {CHI {0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-392 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295570 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 295550 TOTAL_CYCLES 295570 NAME STAGE_VEC_LOOP TYPE LOOP DELAY {5911420.00 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-372 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-427 {}} {258 0 0 0-390 {}} {258 0 0 0-400 {}}} SUCCS {{772 0 0 0-404 {}} {772 0 0 0-427 {}} {131 0 0 0-744 {}} {130 0 0 0-745 {}} {130 0 0 0-746 {}}} CYCLES {}}
set a(0-744) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-373 LOC {5 0.0 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{131 0 0 0-391 {}} {258 0 0 0-399 {}}} SUCCS {{259 0 0 0-745 {}} {130 0 0 0-746 {}}} CYCLES {}}
set a(0-745) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:slc(STAGE_MAIN_LOOP:acc)(4) TYPE READSLICE PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-374 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-744 {}} {130 0 0 0-391 {}}} SUCCS {{259 0 0 0-746 {}}} CYCLES {}}
set a(0-746) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:break(STAGE_MAIN_LOOP) TYPE TERMINATE PAR 0-389 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-375 LOC {5 0.015625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-745 {}} {130 0 0 0-744 {}} {130 0 0 0-391 {}}} SUCCS {{129 0 0 0-747 {}}} CYCLES {}}
set a(0-747) {AREA_SCORE {} NAME asn(STAGE_MAIN_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-389 LOC {5 0.0 5 0.0 5 0.0 5 0.0 5 1.0} PREDS {{772 0 0 0-747 {}} {129 0 0 0-746 {}} {258 0 0 0-399 {}} {256 0 0 0-398 {}}} SUCCS {{774 0 0 0-398 {}} {772 0 0 0-747 {}}} CYCLES {}}
set a(0-389) {CHI {0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-390 0-427 0-391 0-744 0-745 0-746 0-747} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295740 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 50 TOTAL_CYCLES_IN 50 TOTAL_CYCLES_UNDER 295690 TOTAL_CYCLES 295740 NAME STAGE_MAIN_LOOP TYPE LOOP DELAY {5914820.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-376 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-397 {}} {258 0 0 0-396 {}} {258 0 0 0-395 {}}} SUCCS {{772 0 0 0-397 {}} {131 0 0 0-748 {}} {130 0 0 0-749 {}} {130 0 0 0-750 {}} {130 0 0 0-751 {}} {130 0 0 0-752 {}} {130 0 0 0-753 {}} {130 0 0 0-754 {}} {130 0 0 0-755 {}} {130 0 0 0-756 {}} {130 0 0 0-757 {}} {130 0 0 0-758 {}} {130 0 0 0-759 {}} {130 0 0 0-760 {}} {130 0 0 0-761 {}} {130 0 0 0-762 {}} {130 0 0 0-763 {}} {130 0 0 0-764 {}} {130 0 0 0-765 {}}} CYCLES {}}
set a(0-748) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-377 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-389 {}} {128 0 0 0-749 {}}} SUCCS {{259 0 0 0-749 {}}} CYCLES {}}
set a(0-749) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-378 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-749 {}} {259 0 0 0-748 {}} {130 0 0 0-389 {}} {256 0 0 0-396 {}}} SUCCS {{774 0 0 0-396 {}} {128 0 0 0-748 {}} {772 0 0 0-749 {}} {259 0 0 0-750 {}}} CYCLES {}}
set a(0-750) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-379 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-749 {}} {130 0 0 0-389 {}}} SUCCS {} CYCLES {}}
set a(0-751) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-380 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-389 {}} {128 0 0 0-752 {}}} SUCCS {{259 0 0 0-752 {}}} CYCLES {}}
set a(0-752) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-381 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-752 {}} {259 0 0 0-751 {}} {130 0 0 0-389 {}} {256 0 0 0-395 {}}} SUCCS {{774 0 0 0-395 {}} {128 0 0 0-751 {}} {772 0 0 0-752 {}} {259 0 0 0-753 {}}} CYCLES {}}
set a(0-753) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-382 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-752 {}} {130 0 0 0-389 {}}} SUCCS {} CYCLES {}}
set a(0-754) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-383 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-389 {}} {128 0 0 0-755 {}}} SUCCS {{259 0 0 0-755 {}}} CYCLES {}}
set a(0-755) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-384 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-755 {}} {259 0 0 0-754 {}} {130 0 0 0-389 {}}} SUCCS {{128 0 0 0-754 {}} {772 0 0 0-755 {}} {259 0 0 0-756 {}}} CYCLES {}}
set a(0-756) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-385 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-755 {}} {130 0 0 0-389 {}}} SUCCS {} CYCLES {}}
set a(0-757) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-386 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-389 {}} {128 0 0 0-758 {}}} SUCCS {{259 0 0 0-758 {}}} CYCLES {}}
set a(0-758) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-387 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-758 {}} {259 0 0 0-757 {}} {130 0 0 0-389 {}}} SUCCS {{128 0 0 0-757 {}} {772 0 0 0-758 {}} {259 0 0 0-759 {}}} CYCLES {}}
set a(0-759) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-388 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-758 {}} {130 0 0 0-389 {}}} SUCCS {} CYCLES {}}
set a(0-760) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-389 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-389 {}} {128 0 0 0-761 {}}} SUCCS {{259 0 0 0-761 {}}} CYCLES {}}
set a(0-761) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-390 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-761 {}} {259 0 0 0-760 {}} {130 0 0 0-389 {}}} SUCCS {{128 0 0 0-760 {}} {772 0 0 0-761 {}} {259 0 0 0-762 {}}} CYCLES {}}
set a(0-762) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-391 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-761 {}} {130 0 0 0-389 {}}} SUCCS {} CYCLES {}}
set a(0-763) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-392 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-389 {}} {128 0 0 0-764 {}}} SUCCS {{259 0 0 0-764 {}}} CYCLES {}}
set a(0-764) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-393 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-764 {}} {259 0 0 0-763 {}} {130 0 0 0-389 {}}} SUCCS {{128 0 0 0-763 {}} {772 0 0 0-764 {}} {259 0 0 0-765 {}}} CYCLES {}}
set a(0-765) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-388 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-394 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-764 {}} {130 0 0 0-389 {}}} SUCCS {} CYCLES {}}
set a(0-388) {CHI {0-395 0-396 0-397 0-389 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765} ITERATIONS Infinite LATENCY {295737 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295742 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 295740 TOTAL_CYCLES 295742 NAME main TYPE LOOP DELAY {5914860.00 ns} PAR 0-387 XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-395 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-387) {CHI 0-388 ITERATIONS Infinite LATENCY {295737 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {295742 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 295742 TOTAL_CYCLES 295742 NAME core:rlp TYPE LOOP DELAY {5914860.00 ns} PAR {} XREFS 611a12be-cb16-4fcf-8910-fb07abbbc8dc-396 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-387-TOTALCYCLES) {295742}
set a(0-387-QMOD) {ccs_in(5,64) 0-395 ccs_in(6,64) 0-396 mgc_add(4,0,1,1,4) 0-399 mgc_shift_l(1,0,4,10) 0-400 mgc_add(64,0,1,1,64) {0-401 0-415 0-557 0-689} mgc_div(64,10,0) 0-402 mgc_add(65,0,2,1,65) {0-408 0-423 0-566 0-698} mgc_mul(64,0,64,0,64) {0-418 0-561 0-577 0-693 0-709} mgc_rem(64,64,0) {0-419 0-562 0-694} mgc_add(64,0,2,1,64) 0-432 mgc_add(9,0,8,0,9) 0-458 BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1) {0-465 0-501 0-534 0-585 0-611 0-643 0-673 0-717} BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1) {0-467 0-503 0-536 0-587 0-613 0-645 0-675 0-719} BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1) {0-469 0-505 0-538 0-589 0-615 0-647 0-677 0-721} BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1) {0-471 0-507 0-540 0-591 0-617 0-649 0-679 0-723} mgc_mux1hot(64,4) {0-490 0-522 0-632 0-664} mgc_add3(10,0,9,0,9,0,10) {0-497 0-639} mgc_add(64,0,64,0,64) {0-523 0-571 0-598 0-665 0-703 0-732} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-526 0-574 0-580 0-668 0-706 0-712} mgc_add(9,0,2,1,9) 0-550 mgc_add(10,0,9,0,10) 0-607 mgc_add(8,0,2,1,9) 0-726 mgc_add(32,0,10,0,32) 0-737 mgc_add(22,0,1,1,23) 0-739 mgc_add(4,0,1,1,5) 0-744 mgc_io_sync(0) {0-749 0-752 0-755 0-758 0-761 0-764}}
set a(0-387-PROC_NAME) {core}
set a(0-387-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-387}

