{"vcs1":{"timestamp_begin":1684314093.153959225, "rt":1.30, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684314094.539392006, "rt":1.34, "ut":0.42, "st":0.18}}
{"link":{"timestamp_begin":1684314095.975601817, "rt":0.88, "ut":0.25, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684314092.548347400}
{"VCS_COMP_START_TIME": 1684314092.548347400}
{"VCS_COMP_END_TIME": 1684314098.859006620}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330628}}
{"stitch_vcselab": {"peak_mem": 211888}}
