<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ARM_Cortex_32_Bits.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Procesador_32_bits.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador_32_bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador_32_bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Procesador_32_bits.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador_32_bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Procesador_32_bits.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador_32_bits.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Procesador_32_bits.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Procesador_32_bits.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Procesador_32_bits.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_32_bits.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Procesador_32_bits.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador_32_bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador_32_bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Procesador_32_bits.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Procesador_32_bits.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Procesador_32_bits.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Procesador_32_bits.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador_32_bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_32_bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Procesador_32_bits_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador_32_bits_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Procesador_32_bits_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Procesador_32_bits_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Procesador_32_bits_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Procesador_32_bits_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_32_bits_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_32_bits_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Procesador_32_bits_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Procesador_32_bits_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_32_bits_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_32_bits_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Procesador_32_bits_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Procesador_32_bits_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_32_bits_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_32_bits_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Procesador_4_bits.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador_4_bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador_4_bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Procesador_4_bits.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador_4_bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Procesador_4_bits.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador_4_bits.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Procesador_4_bits.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Procesador_4_bits.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Procesador_4_bits.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_4_bits.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Procesador_4_bits.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador_4_bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador_4_bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Procesador_4_bits.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Procesador_4_bits.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Procesador_4_bits.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Procesador_4_bits.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador_4_bits.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Procesador_4_bits_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Procesador_4_bits_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Procesador_4_bits_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Procesador_4_bits_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Procesador_4_bits_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_4_bits_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_4_bits_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Procesador_4_bits_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="Procesador_4_bits_pad.txt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_4_bits_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_4_bits_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Procesador_4_bits_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Procesador_4_bits_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_4_bits_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_4_bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador_Final_TB.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador_Final_TB.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_Final_TB.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador_Final_TB.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador_Final_TB.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_Final_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador_Final_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Procesador_Final_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_Final_TB_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_Final_TB_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_Final_TB_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RegisterBank.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegisterBank.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegisterBank.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RegisterBank.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegisterBank.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RegisterBank.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegisterBank.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RegisterBank.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RegisterBank.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterBank.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterBank.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegisterBank.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RegisterBank.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RegisterBank.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RegisterBank.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegisterBank.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterBank_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RegisterBank_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegisterBank_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RegisterBank_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RegisterBank_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RegisterBank_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RegisterBank_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RegisterBank_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterBank_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegisterBank_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_bus.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_bus.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_bus.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_bus.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_bus.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_bus.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_bus.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_bus.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_bus_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_bus_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_bus_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_bus_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="phase_gen_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="reg_b.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="reg_b.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="reg_b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="reg_b.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="reg_b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="reg_b.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="reg_b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="reg_b.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="reg_b.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="reg_b.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="reg_b.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="reg_b.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="reg_b.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="reg_b.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="reg_b_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="reg_b_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="reg_b_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="reg_b_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="reg_b_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="reg_b_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="reg_b_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_b_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524168727" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1524168727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524168727" xil_pn:in_ck="-5505248966573451795" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1524168727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ARITH_PLUS.vhd"/>
      <outfile xil_pn:name="Bus.vhd"/>
      <outfile xil_pn:name="DIV.vhd"/>
      <outfile xil_pn:name="MAR.vhd"/>
      <outfile xil_pn:name="MBR.vhd"/>
      <outfile xil_pn:name="MUL_DIV.vhd"/>
      <outfile xil_pn:name="Mux_MAR.vhd"/>
      <outfile xil_pn:name="Mux_MBR.vhd"/>
      <outfile xil_pn:name="PC_MODULE.vhd"/>
      <outfile xil_pn:name="Procesador_32_bits.vhd"/>
      <outfile xil_pn:name="Procesador_Final_TB.vhd"/>
      <outfile xil_pn:name="Program_Memory.vhd"/>
      <outfile xil_pn:name="RAM_Memory.vhd"/>
      <outfile xil_pn:name="RAM_Memory_tb.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="RegisterBank_TB.vhd"/>
      <outfile xil_pn:name="SPW.vhd"/>
      <outfile xil_pn:name="SUM.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="and_8.vhd"/>
      <outfile xil_pn:name="and_8_tb.vhd"/>
      <outfile xil_pn:name="data_bus_tb.vhd"/>
      <outfile xil_pn:name="dir_reg.vhd"/>
      <outfile xil_pn:name="dir_reg_tb.vhd"/>
      <outfile xil_pn:name="inst_reg.vhd"/>
      <outfile xil_pn:name="inst_reg_tb.vhd"/>
      <outfile xil_pn:name="not_8.vhd"/>
      <outfile xil_pn:name="not_8_tb.vhd"/>
      <outfile xil_pn:name="oc_reg.vhd"/>
      <outfile xil_pn:name="oc_reg_tb.vhd"/>
      <outfile xil_pn:name="or_8.vhd"/>
      <outfile xil_pn:name="or_8_tb.vhd"/>
      <outfile xil_pn:name="pc_module_tb.vhd"/>
      <outfile xil_pn:name="phase_gen.vhd"/>
      <outfile xil_pn:name="port_4.vhd"/>
      <outfile xil_pn:name="port_4_tb.vhd"/>
      <outfile xil_pn:name="port_8.vhd"/>
      <outfile xil_pn:name="port_8_tb.vhd"/>
      <outfile xil_pn:name="portb_4.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="program_counter_tb.vhd"/>
      <outfile xil_pn:name="program_memory_tb.vhd"/>
      <outfile xil_pn:name="ram_mod.vhd"/>
      <outfile xil_pn:name="reg_a.vhd"/>
      <outfile xil_pn:name="reg_a_tb.vhd"/>
      <outfile xil_pn:name="reg_b.vhd"/>
      <outfile xil_pn:name="restador.vhd"/>
      <outfile xil_pn:name="restador_tb.vhd"/>
      <outfile xil_pn:name="rom_mod.vhd"/>
      <outfile xil_pn:name="rom_mod_tb.vhd"/>
      <outfile xil_pn:name="shift_l.vhd"/>
      <outfile xil_pn:name="shift_r.vhd"/>
      <outfile xil_pn:name="spw_tb.vhd"/>
      <outfile xil_pn:name="stkptr.vhd"/>
      <outfile xil_pn:name="sub.vhd"/>
      <outfile xil_pn:name="sub_deco.vhd"/>
      <outfile xil_pn:name="sub_deco_tb.vhd"/>
      <outfile xil_pn:name="sub_tb.vhd"/>
      <outfile xil_pn:name="sum_tb.vhd"/>
      <outfile xil_pn:name="swap.vhd"/>
      <outfile xil_pn:name="swap_tb.vhd"/>
      <outfile xil_pn:name="uInst.vhd"/>
      <outfile xil_pn:name="xor_8.vhd"/>
      <outfile xil_pn:name="xor_8_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1524168727" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8669960978496726406" xil_pn:start_ts="1524168727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524168727" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7938283605714596366" xil_pn:start_ts="1524168727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524168727" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7749902830424117719" xil_pn:start_ts="1524168727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524168727" xil_pn:in_ck="-5505248966573451795" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1524168727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ARITH_PLUS.vhd"/>
      <outfile xil_pn:name="Bus.vhd"/>
      <outfile xil_pn:name="DIV.vhd"/>
      <outfile xil_pn:name="MAR.vhd"/>
      <outfile xil_pn:name="MBR.vhd"/>
      <outfile xil_pn:name="MUL_DIV.vhd"/>
      <outfile xil_pn:name="Mux_MAR.vhd"/>
      <outfile xil_pn:name="Mux_MBR.vhd"/>
      <outfile xil_pn:name="PC_MODULE.vhd"/>
      <outfile xil_pn:name="Procesador_32_bits.vhd"/>
      <outfile xil_pn:name="Procesador_Final_TB.vhd"/>
      <outfile xil_pn:name="Program_Memory.vhd"/>
      <outfile xil_pn:name="RAM_Memory.vhd"/>
      <outfile xil_pn:name="RAM_Memory_tb.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="RegisterBank_TB.vhd"/>
      <outfile xil_pn:name="SPW.vhd"/>
      <outfile xil_pn:name="SUM.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="and_8.vhd"/>
      <outfile xil_pn:name="and_8_tb.vhd"/>
      <outfile xil_pn:name="data_bus_tb.vhd"/>
      <outfile xil_pn:name="dir_reg.vhd"/>
      <outfile xil_pn:name="dir_reg_tb.vhd"/>
      <outfile xil_pn:name="inst_reg.vhd"/>
      <outfile xil_pn:name="inst_reg_tb.vhd"/>
      <outfile xil_pn:name="not_8.vhd"/>
      <outfile xil_pn:name="not_8_tb.vhd"/>
      <outfile xil_pn:name="oc_reg.vhd"/>
      <outfile xil_pn:name="oc_reg_tb.vhd"/>
      <outfile xil_pn:name="or_8.vhd"/>
      <outfile xil_pn:name="or_8_tb.vhd"/>
      <outfile xil_pn:name="pc_module_tb.vhd"/>
      <outfile xil_pn:name="phase_gen.vhd"/>
      <outfile xil_pn:name="port_4.vhd"/>
      <outfile xil_pn:name="port_4_tb.vhd"/>
      <outfile xil_pn:name="port_8.vhd"/>
      <outfile xil_pn:name="port_8_tb.vhd"/>
      <outfile xil_pn:name="portb_4.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="program_counter_tb.vhd"/>
      <outfile xil_pn:name="program_memory_tb.vhd"/>
      <outfile xil_pn:name="ram_mod.vhd"/>
      <outfile xil_pn:name="reg_a.vhd"/>
      <outfile xil_pn:name="reg_a_tb.vhd"/>
      <outfile xil_pn:name="reg_b.vhd"/>
      <outfile xil_pn:name="restador.vhd"/>
      <outfile xil_pn:name="restador_tb.vhd"/>
      <outfile xil_pn:name="rom_mod.vhd"/>
      <outfile xil_pn:name="rom_mod_tb.vhd"/>
      <outfile xil_pn:name="shift_l.vhd"/>
      <outfile xil_pn:name="shift_r.vhd"/>
      <outfile xil_pn:name="spw_tb.vhd"/>
      <outfile xil_pn:name="stkptr.vhd"/>
      <outfile xil_pn:name="sub.vhd"/>
      <outfile xil_pn:name="sub_deco.vhd"/>
      <outfile xil_pn:name="sub_deco_tb.vhd"/>
      <outfile xil_pn:name="sub_tb.vhd"/>
      <outfile xil_pn:name="sum_tb.vhd"/>
      <outfile xil_pn:name="swap.vhd"/>
      <outfile xil_pn:name="swap_tb.vhd"/>
      <outfile xil_pn:name="uInst.vhd"/>
      <outfile xil_pn:name="xor_8.vhd"/>
      <outfile xil_pn:name="xor_8_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1524168734" xil_pn:in_ck="-5505248966573451795" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1194391774754140778" xil_pn:start_ts="1524168727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador_Final_TB_beh.prj"/>
      <outfile xil_pn:name="Procesador_Final_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1524168734" xil_pn:in_ck="2679218670432795827" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1397144822289517015" xil_pn:start_ts="1524168734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador_Final_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1523897318" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1523897318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524165060" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2410866505263426674" xil_pn:start_ts="1524165060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524165060" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7749902830424117719" xil_pn:start_ts="1524165060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524165060" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1524165060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524165060" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3948128941359217334" xil_pn:start_ts="1524165060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524165060" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4579864356909105523" xil_pn:start_ts="1524165060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524165060" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4418120571350045471" xil_pn:start_ts="1524165060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524168065" xil_pn:in_ck="4179394772490301021" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4525911573889538946" xil_pn:start_ts="1524168049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Procesador_32_bits.lso"/>
      <outfile xil_pn:name="Procesador_32_bits.ngc"/>
      <outfile xil_pn:name="Procesador_32_bits.ngr"/>
      <outfile xil_pn:name="Procesador_32_bits.prj"/>
      <outfile xil_pn:name="Procesador_32_bits.stx"/>
      <outfile xil_pn:name="Procesador_32_bits.syr"/>
      <outfile xil_pn:name="Procesador_32_bits.xst"/>
      <outfile xil_pn:name="Procesador_32_bits_vhdl.prj"/>
      <outfile xil_pn:name="Procesador_32_bits_xst.xrpt"/>
      <outfile xil_pn:name="RegisterBank.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu.ngr"/>
      <outfile xil_pn:name="reg_b.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1524165077" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8239654633444755905" xil_pn:start_ts="1524165077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524168070" xil_pn:in_ck="8314782342441630342" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="918366822374713070" xil_pn:start_ts="1524168065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Procesador_32_bits.bld"/>
      <outfile xil_pn:name="Procesador_32_bits.ngd"/>
      <outfile xil_pn:name="Procesador_32_bits_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1524168075" xil_pn:in_ck="762381915192827490" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5706167834589782188" xil_pn:start_ts="1524168070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Procesador_32_bits.pcf"/>
      <outfile xil_pn:name="Procesador_32_bits_map.map"/>
      <outfile xil_pn:name="Procesador_32_bits_map.mrp"/>
      <outfile xil_pn:name="Procesador_32_bits_map.ncd"/>
      <outfile xil_pn:name="Procesador_32_bits_map.ngm"/>
      <outfile xil_pn:name="Procesador_32_bits_map.xrpt"/>
      <outfile xil_pn:name="Procesador_32_bits_summary.xml"/>
      <outfile xil_pn:name="Procesador_32_bits_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1524168099" xil_pn:in_ck="-4244466238351447137" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6973808786348774276" xil_pn:start_ts="1524168075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Procesador_32_bits.ncd"/>
      <outfile xil_pn:name="Procesador_32_bits.pad"/>
      <outfile xil_pn:name="Procesador_32_bits.par"/>
      <outfile xil_pn:name="Procesador_32_bits.ptwx"/>
      <outfile xil_pn:name="Procesador_32_bits.unroutes"/>
      <outfile xil_pn:name="Procesador_32_bits.xpi"/>
      <outfile xil_pn:name="Procesador_32_bits_pad.csv"/>
      <outfile xil_pn:name="Procesador_32_bits_pad.txt"/>
      <outfile xil_pn:name="Procesador_32_bits_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1524168099" xil_pn:in_ck="-1205033776005897010" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1524168095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Procesador_32_bits.twr"/>
      <outfile xil_pn:name="Procesador_32_bits.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
