URL: http://vlsicad.cs.ucla.edu/~abk/papers/conference/c31.ps
Refering-URL: http://vlsicad.cs.ucla.edu/~abk/publications.html
Root-URL: http://www.cs.ucla.edu
Title: Tree Delay LDT/MST .836 .737 .646 Ratios LDT/AHHK .960 .954 .938 Average Table 5: Two-Pole
Phone: 3.28 4.49 6.31 Delay AHHK 3.24 4.31 5.77 (ns) LDT 3.11 4.11 5.41  1.65 2.43 3.46 wirelength SPT 2.14 3.51 5.53 (cm) AHHK 1.84 2.75 4.05 LDT 1.91 2.99 4.32  
Author: [] C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, K. D. Boese, A. B. Kahng, and G. Robins, . [] J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, J. M. A. B. Jackson, E. S. Kuh, and M. Marek-Sadowska, Timing-Driven S. Kim, R. M. Owens and M. J. Irwin, I. Lin and D. H. C. Du, M. Marek-Sadowska and S. P. Lin, S. Prasitjutrakul and W. J. Kubitz, B. T. Preas and M. J. Lorenzetti, D. Zhou, F. Tsui, J. Cong, and D. Gao, 
Address: Menlo Park, CA,  
Date: 739-752.  1988.  1389-1401.  
Note: Tree SPT  MST  6 Conclusions sinks) or any other  Proc. ISCAS, 1993, pp. 1869-1872. [2]  IEEE Trans. CAD, 11 (1992), pp.  [7] W. C. Elmore, The  Appl. Phys., 19 (1948), pp. 55-63. [8]  Proc. ISCAS, 1987, pp. 518-519. [9]  Proc. DAC, 1992, pp. 687-690. [10]  Proc. DAC, 1990, pp. 103-106. [11]  Proc. ICCAD, 1989, pp. 94-97. [12]  Proc. ICCAD, 1990, pp. 48-51. [13]  Physical Design Automation of VLSI Systems, Benjamin/Cummings,  Bell Syst. Tech J., 36 (1957), pp.  [17]  Conf., March 1993, pp. 191-197.  
Abstract: Table 5 compares delays in Elmore-based LDTs with those of the MST and AHHK [1] constructions for nets of up to 17 pins using the same IC parameters. All delays in the table are calculated using the Two-Pole simulator. The AHHK algorithm of Alpert et al. is a recent cost-radius tradeoff construction which yields less tree cost (and signal delay) for given tree radius bounds than the method of [3]. Our results indicate that the LDT algorithm is highly effective for larger nets, and also outperforms the best known direct tradeoff between tree radius and cost (i.e., AHHK): for 17-pin nets, the LDT construction reduces average sink delay by 35.4% compared to MSTs and by 6:2% compared to AHHK trees. We have addressed the issue of the accuracy and fidelity of the Elmore [7] and Two-Pole [17] delay models by comparing their rankings of tree topologies with rankings by the SPICE3e2 simulator. Our studies indicate that algorithms which minimize the Elmore and Two-Pole delay estimates should also effectively minimize actual delay. We have also described a branch-and-bound BBORT method to determine optimal routing trees for any given monotone delay function. To achieve a practical and near-optimal routing methodology, we have proposed the greedy Low Delay Tree (LDT) heuristic. LDT can be implemented using any given model of delay; because of the demonstrated fidelity of Elmore delay, we have implemented LDT using that model. Experimental results show that LDT performs essentially as well as exhaustive search on nets with up to 7 pins. In addition, LDT achieves reductions in delay of up to 35% (depending on the net size) over the MST routing, as measured by the Two-Pole simulator. Significant reductions are also achieved compared to AHHK- [1] and SPT-based routings. LDT is formulated to construct a spanning tree, but can easily be extended to yield a Steiner Low Delay Tree (SLDT) algorithm. For example, we may allow each newly selected pin to connect to the closest point in any existing tree edge, possibly inducing a Steiner point. Simulation results in [2] indicate that the SLDT algorithm using Elmore delay is also highly effective. LDT can also be generalized to "critical-sink routing" by modifying the objective function in the LDT and SLDT algorithms to minimize delay at prescribed critical sinks [2]. Furthermore, our constructions can be adapted to average tree delay (i.e., sum of delays to all [4] J. Cong, K. S. Leung, and D. Zhou, Performance-Driven Interconnect Design Based on Distributed RC Delay Model, Proc. DAC, 1993. [5] W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy, and R. I. McMillan, Timing Driven Placement Using Complete Path Delays, Proc. DAC, 1990, pp. 84-89. [6] A. E. Dunlop, V. D. Agrawal, D. Deutsch, M. F. Jukl, P. Kozak, and M. Wiesel, Chip Layout Optimization Using Critical Path Weighting, in Proc. DAC, 1984, pp. 133-136. [15] J. Rubinstein, P. Penfield, and M. A. Horowitz, Signal Delay in RC Tree Networks, IEEE Trans. CAD, 2 (1983), pp. 202-211. [16] S. Sutanthavibul and E. Shragowitz, An Adaptive Timing-Driven Layout for High Speed VLSI, Proc. DAC, 1990, pp. 90-95. jNj = 5 jNj = 9 jNj = 17
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, </author> <title> A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Global Routing, </title> <booktitle> Proc. </booktitle> <address> ISCAS, </address> <year> 1993, </year> <pages> pp. 1869-1872. </pages>
Reference: [2] <author> K. D. Boese, A. B. Kahng, and G. Robins, </author> <title> High-Performance Routing Trees With Identified Critical Sinks, </title> <booktitle> Proc. DAC, </booktitle> <year> 1993. </year>
Reference: [3] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> Provably Good Performance-Driven Global Routing, </title> <journal> IEEE Trans. CAD, </journal> <volume> 11 (1992), </volume> <pages> pp. 739-752. </pages>
Reference: [4] <author> J. Cong, K. S. Leung, and D. Zhou, </author> <title> Performance-Driven Interconnect Design Based on Distributed RC Delay Model, </title> <booktitle> Proc. DAC, </booktitle> <year> 1993. </year>
Reference: [5] <author> W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy, and R. I. McMillan, </author> <title> Timing Driven Placement Using Complete Path Delays, </title> <booktitle> Proc. DAC, </booktitle> <year> 1990, </year> <pages> pp. 84-89. </pages>
Reference: [6] <author> A. E. Dunlop, V. D. Agrawal, D. Deutsch, M. F. Jukl, P. Kozak, and M. Wiesel, </author> <title> Chip Layout Optimization Using Critical Path Weighting, </title> <booktitle> in Proc. DAC, </booktitle> <year> 1984, </year> <pages> pp. 133-136. </pages>
Reference: [7] <author> W. C. </author> <title> Elmore, The Transient Response of Damped Linear Networks with Particular Regard to Wide-Band Amplifiers, </title> <journal> J. Appl. Phys., </journal> <volume> 19 (1948), </volume> <pages> pp. 55-63. </pages>
Reference: [8] <author> M. A. B. Jackson, E. S. Kuh, and M. Marek-Sadowska, </author> <title> Timing-Driven Routing for Building Block Layout, </title> <booktitle> Proc. </booktitle> <address> ISCAS, </address> <year> 1987, </year> <pages> pp. 518-519. </pages>
Reference: [9] <author> S. Kim, R. M. Owens and M. J. Irwin, </author> <title> Experiments with a Performance Driven Module Generator Proc. </title> <booktitle> DAC, </booktitle> <year> 1992, </year> <pages> pp. 687-690. </pages>
Reference: [10] <author> I. Lin and D. H. C. Du, </author> <title> Performance-Driven Constructive Placement, </title> <booktitle> Proc. DAC, </booktitle> <year> 1990, </year> <pages> pp. 103-106. </pages>
Reference: [11] <author> M. Marek-Sadowska and S. P. Lin, </author> <title> Timing Driven Placement, </title> <booktitle> Proc. </booktitle> <address> ICCAD, </address> <year> 1989, </year> <pages> pp. 94-97. </pages>
Reference: [12] <author> S. Prasitjutrakul and W. J. Kubitz, </author> <title> A Timing-Driven Global Router for Custom Chip Design, </title> <booktitle> Proc. </booktitle> <address> ICCAD, </address> <year> 1990, </year> <pages> pp. 48-51. </pages>
Reference: [13] <author> B. T. Preas and M. J. Lorenzetti, </author> <title> Physical Design Automation of VLSI Systems, </title> <address> Benjamin/Cummings, Menlo Park, CA, </address> <year> 1988. </year>
Reference: [14] <author> A. Prim, </author> <title> Shortest Connecting Networks and Some Generalizations, </title> <institution> Bell Syst. Tech J., </institution> <month> 36 </month> <year> (1957), </year> <pages> pp. 1389-1401. </pages>
Reference: [15] <author> J. Rubinstein, P. Penfield, and M. A. Horowitz, </author> <title> Signal Delay in RC Tree Networks, </title> <journal> IEEE Trans. CAD, </journal> <volume> 2 (1983), </volume> <pages> pp. 202-211. </pages>
Reference: [16] <author> S. Sutanthavibul and E. Shragowitz, </author> <title> An Adaptive Timing-Driven Layout for High Speed VLSI, </title> <booktitle> Proc. DAC, </booktitle> <year> 1990, </year> <pages> pp. 90-95. </pages>

References-found: 16

