vendor_name = ModelSim
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/timer.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico_tb.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/pwm_basico.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/db/PWM.cbx.xml
design_name = pwm_basico
instance = comp, \pwm_out~output , pwm_out~output, pwm_basico, 1
instance = comp, \enable~output , enable~output, pwm_basico, 1
instance = comp, \clk~input , clk~input, pwm_basico, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, pwm_basico, 1
instance = comp, \cfreq[0]~6 , cfreq[0]~6, pwm_basico, 1
instance = comp, \cfreq[0] , cfreq[0], pwm_basico, 1
instance = comp, \cfreq[1]~2 , cfreq[1]~2, pwm_basico, 1
instance = comp, \cfreq[1] , cfreq[1], pwm_basico, 1
instance = comp, \cfreq[2]~4 , cfreq[2]~4, pwm_basico, 1
instance = comp, \cfreq[2] , cfreq[2], pwm_basico, 1
instance = comp, \Q_reg[0]~30 , Q_reg[0]~30, pwm_basico, 1
instance = comp, \reset~input , reset~input, pwm_basico, 1
instance = comp, \Q_reg[0] , Q_reg[0], pwm_basico, 1
instance = comp, \Q_reg[1]~10 , Q_reg[1]~10, pwm_basico, 1
instance = comp, \Q_reg[1] , Q_reg[1], pwm_basico, 1
instance = comp, \Q_reg[2]~12 , Q_reg[2]~12, pwm_basico, 1
instance = comp, \Q_reg[2] , Q_reg[2], pwm_basico, 1
instance = comp, \Q_reg[3]~14 , Q_reg[3]~14, pwm_basico, 1
instance = comp, \Q_reg[3] , Q_reg[3], pwm_basico, 1
instance = comp, \Q_reg[4]~16 , Q_reg[4]~16, pwm_basico, 1
instance = comp, \Q_reg[4] , Q_reg[4], pwm_basico, 1
instance = comp, \Q_reg[5]~18 , Q_reg[5]~18, pwm_basico, 1
instance = comp, \Q_reg[5] , Q_reg[5], pwm_basico, 1
instance = comp, \Q_reg[6]~20 , Q_reg[6]~20, pwm_basico, 1
instance = comp, \Q_reg[6] , Q_reg[6], pwm_basico, 1
instance = comp, \Q_reg[7]~22 , Q_reg[7]~22, pwm_basico, 1
instance = comp, \Q_reg[7] , Q_reg[7], pwm_basico, 1
instance = comp, \Q_reg[8]~24 , Q_reg[8]~24, pwm_basico, 1
instance = comp, \Q_reg[8] , Q_reg[8], pwm_basico, 1
instance = comp, \Q_reg[9]~26 , Q_reg[9]~26, pwm_basico, 1
instance = comp, \Q_reg[9] , Q_reg[9], pwm_basico, 1
instance = comp, \Q_reg[10]~28 , Q_reg[10]~28, pwm_basico, 1
instance = comp, \Q_reg[10] , Q_reg[10], pwm_basico, 1
instance = comp, \Equal0~0 , Equal0~0, pwm_basico, 1
instance = comp, \Equal0~2 , Equal0~2, pwm_basico, 1
instance = comp, \Equal0~1 , Equal0~1, pwm_basico, 1
instance = comp, \caso[0]~0 , caso[0]~0, pwm_basico, 1
instance = comp, \Add2~0 , Add2~0, pwm_basico, 1
instance = comp, \Equal0~3 , Equal0~3, pwm_basico, 1
instance = comp, \Equal0~3clkctrl , Equal0~3clkctrl, pwm_basico, 1
instance = comp, \caso[1] , caso[1], pwm_basico, 1
instance = comp, \Add2~1 , Add2~1, pwm_basico, 1
instance = comp, \caso[2] , caso[2], pwm_basico, 1
instance = comp, \LessThan0~0 , LessThan0~0, pwm_basico, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
