vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_xfft_0_1/sim/design_1_xfft_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_2/sim/design_1_axi_dma_0_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_1_1/sim/design_1_axi_dma_1_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/sim/bd_ae83_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_2/sim/design_1_rst_ps8_0_99M_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/sim/bd_69f9_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
