{"vcs1":{"timestamp_begin":1726216113.499350234, "rt":2.40, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1726216115.977787580, "rt":2.77, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1726216118.813101547, "rt":0.33, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726216112.873698773}
{"VCS_COMP_START_TIME": 1726216112.873698773}
{"VCS_COMP_END_TIME": 1726216122.460308979}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330316}}
{"stitch_vcselab": {"peak_mem": 231536}}
