TimeQuest Timing Analyzer report for tutor3
Mon Mar 18 00:30:49 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'clk_div:inst2|clock_1Hz'
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'clk_div:inst2|clock_100Hz'
 13. Slow Model Setup: 'clk_div:inst2|clock_10Hz_reg'
 14. Slow Model Setup: 'clk_div:inst2|clock_100Khz_reg'
 15. Slow Model Setup: 'clk_div:inst2|clock_100hz_reg'
 16. Slow Model Setup: 'clk_div:inst2|clock_1Mhz_reg'
 17. Slow Model Setup: 'clk_div:inst2|clock_10Khz_reg'
 18. Slow Model Setup: 'clk_div:inst2|clock_1Khz_reg'
 19. Slow Model Setup: 'debounce:inst8|pb_debounced'
 20. Slow Model Hold: 'CLK'
 21. Slow Model Hold: 'clk_div:inst2|clock_1Hz'
 22. Slow Model Hold: 'clk_div:inst2|clock_100Khz_reg'
 23. Slow Model Hold: 'clk_div:inst2|clock_100hz_reg'
 24. Slow Model Hold: 'clk_div:inst2|clock_10Hz_reg'
 25. Slow Model Hold: 'clk_div:inst2|clock_10Khz_reg'
 26. Slow Model Hold: 'clk_div:inst2|clock_1Khz_reg'
 27. Slow Model Hold: 'clk_div:inst2|clock_1Mhz_reg'
 28. Slow Model Hold: 'debounce:inst8|pb_debounced'
 29. Slow Model Hold: 'clk_div:inst2|clock_100Hz'
 30. Slow Model Recovery: 'debounce:inst10|pb_debounced'
 31. Slow Model Recovery: 'clk_div:inst2|clock_1Hz'
 32. Slow Model Removal: 'clk_div:inst2|clock_1Hz'
 33. Slow Model Removal: 'debounce:inst10|pb_debounced'
 34. Slow Model Minimum Pulse Width: 'CLK'
 35. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'
 36. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'
 37. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'
 38. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'
 39. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_reg'
 40. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'
 41. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'
 42. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'
 43. Slow Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'
 44. Slow Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Propagation Delay
 50. Minimum Propagation Delay
 51. Fast Model Setup Summary
 52. Fast Model Hold Summary
 53. Fast Model Recovery Summary
 54. Fast Model Removal Summary
 55. Fast Model Minimum Pulse Width Summary
 56. Fast Model Setup: 'clk_div:inst2|clock_1Hz'
 57. Fast Model Setup: 'CLK'
 58. Fast Model Setup: 'clk_div:inst2|clock_100Hz'
 59. Fast Model Setup: 'clk_div:inst2|clock_100Khz_reg'
 60. Fast Model Setup: 'clk_div:inst2|clock_10Hz_reg'
 61. Fast Model Setup: 'clk_div:inst2|clock_100hz_reg'
 62. Fast Model Setup: 'clk_div:inst2|clock_1Mhz_reg'
 63. Fast Model Setup: 'clk_div:inst2|clock_1Khz_reg'
 64. Fast Model Setup: 'clk_div:inst2|clock_10Khz_reg'
 65. Fast Model Setup: 'debounce:inst8|pb_debounced'
 66. Fast Model Hold: 'CLK'
 67. Fast Model Hold: 'clk_div:inst2|clock_1Hz'
 68. Fast Model Hold: 'clk_div:inst2|clock_100Khz_reg'
 69. Fast Model Hold: 'clk_div:inst2|clock_100hz_reg'
 70. Fast Model Hold: 'clk_div:inst2|clock_10Hz_reg'
 71. Fast Model Hold: 'clk_div:inst2|clock_10Khz_reg'
 72. Fast Model Hold: 'clk_div:inst2|clock_1Khz_reg'
 73. Fast Model Hold: 'clk_div:inst2|clock_1Mhz_reg'
 74. Fast Model Hold: 'debounce:inst8|pb_debounced'
 75. Fast Model Hold: 'clk_div:inst2|clock_100Hz'
 76. Fast Model Recovery: 'debounce:inst10|pb_debounced'
 77. Fast Model Recovery: 'clk_div:inst2|clock_1Hz'
 78. Fast Model Removal: 'clk_div:inst2|clock_1Hz'
 79. Fast Model Removal: 'debounce:inst10|pb_debounced'
 80. Fast Model Minimum Pulse Width: 'CLK'
 81. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'
 82. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'
 83. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'
 84. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'
 85. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_reg'
 86. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'
 87. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'
 88. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'
 89. Fast Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'
 90. Fast Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Multicorner Timing Analysis Summary
 98. Setup Times
 99. Hold Times
100. Clock to Output Times
101. Minimum Clock to Output Times
102. Progagation Delay
103. Minimum Progagation Delay
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths
111. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Clock Name                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                            ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; CLK                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                            ;
; clk_div:inst2|clock_1Hz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_1Hz }        ;
; clk_div:inst2|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_1Khz_reg }   ;
; clk_div:inst2|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_1Mhz_reg }   ;
; clk_div:inst2|clock_10Hz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_10Hz_reg }   ;
; clk_div:inst2|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_10Khz_reg }  ;
; clk_div:inst2|clock_100Hz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_100Hz }      ;
; clk_div:inst2|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_100hz_reg }  ;
; clk_div:inst2|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_100Khz_reg } ;
; debounce:inst8|pb_debounced    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst8|pb_debounced }    ;
; debounce:inst10|pb_debounced   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst10|pb_debounced }   ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+-------------+-----------------+--------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                     ; Note                                                          ;
+-------------+-----------------+--------------------------------+---------------------------------------------------------------+
; 77.19 MHz   ; 77.19 MHz       ; clk_div:inst2|clock_1Hz        ;                                                               ;
; 452.9 MHz   ; 420.17 MHz      ; CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 677.05 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_100Hz      ; limit due to high minimum pulse width violation (tch)         ;
; 805.8 MHz   ; 500.0 MHz       ; clk_div:inst2|clock_10Hz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 812.35 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch)         ;
; 834.03 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 930.23 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 935.45 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 940.73 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 1610.31 MHz ; 500.0 MHz       ; debounce:inst8|pb_debounced    ; limit due to high minimum pulse width violation (tch)         ;
+-------------+-----------------+--------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+--------------------------------+---------+---------------+
; Clock                          ; Slack   ; End Point TNS ;
+--------------------------------+---------+---------------+
; clk_div:inst2|clock_1Hz        ; -12.176 ; -176.652      ;
; CLK                            ; -1.208  ; -8.942        ;
; clk_div:inst2|clock_100Hz      ; -0.477  ; -1.005        ;
; clk_div:inst2|clock_10Hz_reg   ; -0.241  ; -0.291        ;
; clk_div:inst2|clock_100Khz_reg ; -0.231  ; -0.280        ;
; clk_div:inst2|clock_100hz_reg  ; -0.199  ; -0.266        ;
; clk_div:inst2|clock_1Mhz_reg   ; -0.075  ; -0.147        ;
; clk_div:inst2|clock_10Khz_reg  ; -0.069  ; -0.148        ;
; clk_div:inst2|clock_1Khz_reg   ; -0.063  ; -0.146        ;
; debounce:inst8|pb_debounced    ; 0.379   ; 0.000         ;
+--------------------------------+---------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -2.105 ; -2.140        ;
; clk_div:inst2|clock_1Hz        ; -0.081 ; -0.324        ;
; clk_div:inst2|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_100hz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_10Hz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
; debounce:inst8|pb_debounced    ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_100Hz      ; 0.522  ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; debounce:inst10|pb_debounced ; -1.450 ; -14.696       ;
; clk_div:inst2|clock_1Hz      ; -1.069 ; -19.232       ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk_div:inst2|clock_1Hz      ; -0.757 ; -8.992        ;
; debounce:inst10|pb_debounced ; 0.479  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -1.380 ; -18.380       ;
; clk_div:inst2|clock_1Hz        ; -0.500 ; -24.000       ;
; clk_div:inst2|clock_100Hz      ; -0.500 ; -20.000       ;
; clk_div:inst2|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; debounce:inst8|pb_debounced    ; -0.500 ; -1.000        ;
; debounce:inst10|pb_debounced   ; 0.500  ; 0.000         ;
+--------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                                                                                               ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -12.176 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.014      ; 13.226     ;
; -12.176 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.014      ; 13.226     ;
; -12.176 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.014      ; 13.226     ;
; -12.176 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.014      ; 13.226     ;
; -11.955 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.965     ;
; -11.955 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.965     ;
; -11.955 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.965     ;
; -11.955 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.965     ;
; -11.884 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.894     ;
; -11.884 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.894     ;
; -11.884 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.894     ;
; -11.884 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.894     ;
; -11.825 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.835     ;
; -11.825 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.835     ;
; -11.825 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.835     ;
; -11.825 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.835     ;
; -11.778 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.788     ;
; -11.778 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.788     ;
; -11.778 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.788     ;
; -11.778 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 12.788     ;
; -10.366 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.012      ; 11.414     ;
; -10.366 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.012      ; 11.414     ;
; -10.366 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.012      ; 11.414     ;
; -10.366 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.012      ; 11.414     ;
; -10.145 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.153     ;
; -10.145 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.153     ;
; -10.145 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.153     ;
; -10.145 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.153     ;
; -10.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.082     ;
; -10.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.082     ;
; -10.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.082     ;
; -10.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.082     ;
; -10.015 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.023     ;
; -10.015 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.023     ;
; -10.015 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.023     ;
; -10.015 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 11.023     ;
; -9.968  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 10.976     ;
; -9.968  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 10.976     ;
; -9.968  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 10.976     ;
; -9.968  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 10.976     ;
; -9.907  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.917     ;
; -9.907  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.917     ;
; -9.907  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.917     ;
; -9.907  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.917     ;
; -9.871  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.881     ;
; -9.871  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.881     ;
; -9.871  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.881     ;
; -9.871  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.881     ;
; -9.800  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.810     ;
; -9.800  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.810     ;
; -9.800  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.810     ;
; -9.800  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.810     ;
; -9.698  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.708     ;
; -9.698  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.708     ;
; -9.698  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.708     ;
; -9.698  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.026     ; 10.708     ;
; -9.222  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.918     ; 8.840      ;
; -9.222  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.918     ; 8.840      ;
; -9.222  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.918     ; 8.840      ;
; -9.222  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.918     ; 8.840      ;
; -9.061  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.917     ; 8.680      ;
; -9.061  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.917     ; 8.680      ;
; -9.061  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.917     ; 8.680      ;
; -9.061  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.917     ; 8.680      ;
; -8.852  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.613     ; 8.775      ;
; -8.852  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.613     ; 8.775      ;
; -8.852  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.613     ; 8.775      ;
; -8.852  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.613     ; 8.775      ;
; -8.783  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.611     ; 8.708      ;
; -8.783  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.611     ; 8.708      ;
; -8.783  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.611     ; 8.708      ;
; -8.783  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.611     ; 8.708      ;
; -8.429  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.011      ; 9.476      ;
; -8.429  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.011      ; 9.476      ;
; -8.429  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.011      ; 9.476      ;
; -8.429  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.011      ; 9.476      ;
; -8.310  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.349      ;
; -8.310  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.349      ;
; -8.310  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.349      ;
; -8.310  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.349      ;
; -8.208  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.215      ;
; -8.208  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.215      ;
; -8.208  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.215      ;
; -8.208  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.215      ;
; -8.145  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.184      ;
; -8.145  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.184      ;
; -8.145  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.184      ;
; -8.145  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.184      ;
; -8.137  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.144      ;
; -8.137  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.144      ;
; -8.137  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.144      ;
; -8.137  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.029     ; 9.144      ;
; -8.119  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.158      ;
; -8.119  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.158      ;
; -8.119  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.158      ;
; -8.119  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 9.158      ;
; -8.097  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 9.105      ;
; -8.097  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 9.105      ;
; -8.097  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 9.105      ;
; -8.097  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.028     ; 9.105      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.208 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.244      ;
; -1.208 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.244      ;
; -1.208 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.244      ;
; -1.208 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.244      ;
; -1.208 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.244      ;
; -1.208 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.244      ;
; -1.208 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.244      ;
; -1.091 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.127      ;
; -0.951 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.987      ;
; -0.951 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.987      ;
; -0.951 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.987      ;
; -0.951 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.987      ;
; -0.951 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.987      ;
; -0.951 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.987      ;
; -0.951 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.987      ;
; -0.826 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.862      ;
; -0.826 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.862      ;
; -0.826 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.862      ;
; -0.826 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.862      ;
; -0.826 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.862      ;
; -0.826 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.862      ;
; -0.826 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.862      ;
; -0.724 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.724 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.724 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.724 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.724 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.724 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.724 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.760      ;
; -0.694 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.730      ;
; -0.694 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.730      ;
; -0.694 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.730      ;
; -0.694 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.730      ;
; -0.694 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.730      ;
; -0.694 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.730      ;
; -0.694 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.730      ;
; -0.594 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.630      ;
; -0.561 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.597      ;
; -0.486 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.522      ;
; -0.465 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.501      ;
; -0.445 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.481      ;
; -0.173 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.209      ;
; -0.073 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.109      ;
; -0.043 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.079      ;
; 0.093  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.943      ;
; 0.234  ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_1Hz        ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.802      ;
; 0.239  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.797      ;
; 0.496  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 1.000        ; 0.391      ; 0.931      ;
; 0.498  ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 0.385      ; 0.923      ;
; 0.566  ; clk_div:inst2|clock_1Hz_int    ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_10Hz_reg   ; CLK         ; 1.000        ; 0.492      ; 0.962      ;
; 0.568  ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 1.000        ; 0.337      ; 0.805      ;
; 0.607  ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 1.000        ; 0.373      ; 0.802      ;
; 0.805  ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 1.000        ; 0.551      ; 0.782      ;
; 2.375  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.500        ; 2.699      ; 1.110      ;
; 2.875  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 2.699      ; 1.110      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100Hz'                                                                                                                        ;
+--------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.477 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.008     ; 1.505      ;
; -0.258 ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.008     ; 1.286      ;
; -0.246 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.282      ;
; -0.223 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.001     ; 1.258      ;
; -0.192 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.001     ; 1.227      ;
; -0.175 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.008     ; 1.203      ;
; -0.156 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.007      ; 1.199      ;
; -0.063 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.099      ;
; -0.063 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.099      ;
; -0.028 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.064      ;
; -0.028 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.064      ;
; 0.015  ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.001      ; 1.022      ;
; 0.083  ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.001     ; 0.952      ;
; 0.105  ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.931      ;
; 0.142  ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.894      ;
; 0.153  ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.883      ;
; 0.153  ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.883      ;
; 0.231  ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.805      ;
; 0.242  ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.794      ;
; 0.244  ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.792      ;
; 0.245  ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.791      ;
; 0.246  ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.790      ;
; 0.246  ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.790      ;
; 0.247  ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.789      ;
; 0.248  ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
; 0.248  ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
; 0.248  ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
+--------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_10Hz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.241 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.277      ;
; -0.050 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.086      ;
; -0.027 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.063      ;
; 0.003  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.033      ;
; 0.225  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.811      ;
; 0.227  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.231 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.267      ;
; -0.043 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.036 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.072      ;
; -0.006 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.042      ;
; 0.231  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.238  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.239  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100hz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.199 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.235      ;
; -0.051 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.087      ;
; -0.051 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.087      ;
; -0.016 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.052      ;
; 0.218  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.223  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.226  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.810      ;
; 0.379  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                                ;
+--------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.075 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.111      ;
; -0.072 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.030 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.066      ;
; 0.004  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.032      ;
; 0.063  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.973      ;
; 0.236  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.237  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.242  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.794      ;
; 0.379  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.047 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.083      ;
; -0.011 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.047      ;
; 0.066  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.227  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.230  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.379  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                              ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.063 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.099      ;
; -0.051 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.087      ;
; -0.051 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.087      ;
; -0.032 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.068      ;
; 0.224  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.224  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.225  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.811      ;
; 0.225  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.811      ;
; 0.379  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'debounce:inst8|pb_debounced'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.379 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 1.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                           ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -2.105 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 2.699      ; 1.110      ;
; -1.605 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; -0.500       ; 2.699      ; 1.110      ;
; -0.035 ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 0.000        ; 0.551      ; 0.782      ;
; 0.163  ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 0.000        ; 0.373      ; 0.802      ;
; 0.202  ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 0.000        ; 0.337      ; 0.805      ;
; 0.204  ; clk_div:inst2|clock_1Hz_int    ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_10Hz_reg   ; CLK         ; 0.000        ; 0.492      ; 0.962      ;
; 0.272  ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 0.385      ; 0.923      ;
; 0.274  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 0.000        ; 0.391      ; 0.931      ;
; 0.531  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.797      ;
; 0.533  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.799      ;
; 0.536  ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_1Hz        ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.802      ;
; 0.677  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.943      ;
; 0.813  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.079      ;
; 0.817  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.083      ;
; 0.818  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.084      ;
; 0.836  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.102      ;
; 0.843  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.109      ;
; 0.854  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.120      ;
; 0.857  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.123      ;
; 0.857  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.123      ;
; 0.943  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.209      ;
; 1.200  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.466      ;
; 1.215  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.222  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.235  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.501      ;
; 1.240  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.506      ;
; 1.243  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.509      ;
; 1.243  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.509      ;
; 1.256  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.522      ;
; 1.271  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.537      ;
; 1.293  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.559      ;
; 1.314  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.580      ;
; 1.314  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.580      ;
; 1.331  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.597      ;
; 1.342  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.608      ;
; 1.385  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.651      ;
; 1.399  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.665      ;
; 1.456  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.722      ;
; 1.464  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.730      ;
; 1.464  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.730      ;
; 1.464  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.730      ;
; 1.464  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.730      ;
; 1.464  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.730      ;
; 1.464  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.730      ;
; 1.470  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.736      ;
; 1.473  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.739      ;
; 1.494  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.760      ;
; 1.494  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.760      ;
; 1.494  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.760      ;
; 1.494  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.760      ;
; 1.494  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.760      ;
; 1.501  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.767      ;
; 1.544  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.810      ;
; 1.572  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.838      ;
; 1.596  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.862      ;
; 1.596  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.862      ;
; 1.615  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.881      ;
; 1.686  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.952      ;
; 1.721  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.987      ;
; 1.861  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 2.127      ;
; 1.861  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 2.127      ;
; 1.861  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 2.127      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -0.081 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.491      ; 1.676      ;
; -0.081 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.491      ; 1.676      ;
; -0.081 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.491      ; 1.676      ;
; -0.081 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.491      ; 1.676      ;
; 0.426  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.232      ;
; 0.426  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.232      ;
; 0.426  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.232      ;
; 0.426  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.232      ;
; 0.478  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.284      ;
; 0.549  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.355      ;
; 0.593  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 3.402      ;
; 0.593  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 3.402      ;
; 0.593  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 3.402      ;
; 0.593  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 3.402      ;
; 0.620  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.426      ;
; 0.691  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 3.497      ;
; 0.802  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.070      ;
; 0.804  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.070      ;
; 0.806  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.079      ;
; 0.816  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.082      ;
; 0.835  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.103      ;
; 0.837  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.105      ;
; 0.843  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.109      ;
; 0.845  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.111      ;
; 0.926  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.232      ;
; 0.926  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.232      ;
; 0.926  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.232      ;
; 0.926  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.232      ;
; 0.978  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.284      ;
; 1.019  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.325      ;
; 1.021  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.327      ;
; 1.021  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.327      ;
; 1.030  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.296      ;
; 1.043  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.309      ;
; 1.045  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.311      ;
; 1.049  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.355      ;
; 1.093  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 3.402      ;
; 1.093  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 3.402      ;
; 1.093  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 3.402      ;
; 1.093  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 3.402      ;
; 1.120  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.426      ;
; 1.171  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 3.978      ;
; 1.173  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.479      ;
; 1.187  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.453      ;
; 1.187  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.453      ;
; 1.189  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.191  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 3.497      ;
; 1.196  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.462      ;
; 1.199  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.465      ;
; 1.221  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.491      ;
; 1.231  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.497      ;
; 1.242  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 4.049      ;
; 1.258  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.524      ;
; 1.258  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.524      ;
; 1.260  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.526      ;
; 1.267  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.533      ;
; 1.277  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.543      ;
; 1.277  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.583      ;
; 1.281  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.587      ;
; 1.292  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.558      ;
; 1.295  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.561      ;
; 1.302  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.568      ;
; 1.313  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 4.120      ;
; 1.329  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.595      ;
; 1.331  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0]     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.597      ;
; 1.338  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.604      ;
; 1.366  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.632      ;
; 1.384  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.650      ;
; 1.384  ; debounce:inst10|pb_debounced                                                                    ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 4.191      ;
; 1.416  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.682      ;
; 1.429  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.695      ;
; 1.437  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.743      ;
; 1.437  ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.743      ;
; 1.454  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.720      ;
; 1.487  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.753      ;
; 1.500  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.766      ;
; 1.519  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; -0.653     ; 0.632      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.539 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.776 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.042      ;
; 0.806 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.813 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 1.001 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.267      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.544 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.810      ;
; 0.547 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.552 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.786 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.052      ;
; 0.821 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.087      ;
; 0.969 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.235      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_10Hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.811      ;
; 0.767 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.033      ;
; 0.797 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.063      ;
; 0.820 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.086      ;
; 1.011 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.277      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.540 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.704 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.781 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.047      ;
; 0.817 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.083      ;
; 0.838 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.545 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.811      ;
; 0.545 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.546 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.802 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.068      ;
; 0.821 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.087      ;
; 0.833 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.099      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                                ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.528 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.794      ;
; 0.533 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.707 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.973      ;
; 0.766 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.032      ;
; 0.800 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.066      ;
; 0.842 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.111      ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'debounce:inst8|pb_debounced'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100Hz'                                                                                                                        ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.522 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.794      ;
; 0.539 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.805      ;
; 0.617 ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.883      ;
; 0.617 ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.883      ;
; 0.628 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.894      ;
; 0.665 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.931      ;
; 0.687 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.001     ; 0.952      ;
; 0.755 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.001      ; 1.022      ;
; 0.798 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.064      ;
; 0.833 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.099      ;
; 0.926 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.007      ; 1.199      ;
; 0.945 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.008     ; 1.203      ;
; 0.962 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.001     ; 1.227      ;
; 0.993 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.001     ; 1.258      ;
; 1.016 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.282      ;
; 1.028 ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.008     ; 1.286      ;
; 1.247 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.008     ; 1.505      ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; -1.450 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.697      ; 1.122      ;
; -1.217 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.653      ; 1.207      ;
; -1.194 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.655      ; 1.205      ;
; -1.068 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.807      ; 1.213      ;
; -1.045 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.804      ; 1.212      ;
; -1.040 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.812      ; 1.215      ;
; -0.879 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.960      ; 0.939      ;
; -0.879 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.810      ; 1.218      ;
; -0.814 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.771      ; 1.132      ;
; -0.785 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.699      ; 1.124      ;
; -0.758 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.693      ; 1.119      ;
; -0.758 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.699      ; 1.125      ;
; -0.720 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.698      ; 1.093      ;
; -0.719 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.694      ; 1.085      ;
; -0.713 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.697      ; 1.092      ;
; -0.657 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.959      ; 0.939      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                        ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -1.069 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.042      ; 2.147      ;
; -1.069 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.042      ; 2.147      ;
; -1.069 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.042      ; 2.147      ;
; -1.069 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.042      ; 2.147      ;
; -0.863 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.938      ;
; -0.863 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.938      ;
; -0.863 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.938      ;
; -0.863 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.938      ;
; -0.843 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.040      ; 1.919      ;
; -0.843 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.040      ; 1.919      ;
; -0.843 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.040      ; 1.919      ;
; -0.843 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.040      ; 1.919      ;
; -0.692 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.796      ;
; -0.692 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.796      ;
; -0.692 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.796      ;
; -0.692 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.796      ;
; -0.676 ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.780      ;
; -0.676 ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.780      ;
; -0.676 ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.780      ;
; -0.676 ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.068      ; 1.780      ;
; -0.665 ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.740      ;
; -0.665 ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.740      ;
; -0.665 ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.740      ;
; -0.665 ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.039      ; 1.740      ;
; 0.623  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.293      ; 2.456      ;
; 0.623  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.293      ; 2.456      ;
; 0.623  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.293      ; 2.456      ;
; 0.623  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.293      ; 2.456      ;
; 0.829  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.247      ;
; 0.829  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.247      ;
; 0.829  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.247      ;
; 0.829  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.247      ;
; 0.849  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.291      ; 2.228      ;
; 0.849  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.291      ; 2.228      ;
; 0.849  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.291      ; 2.228      ;
; 0.849  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.291      ; 2.228      ;
; 1.027  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.049      ;
; 1.027  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.049      ;
; 1.027  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.049      ;
; 1.027  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 2.290      ; 2.049      ;
; 1.123  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.293      ; 2.456      ;
; 1.123  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.293      ; 2.456      ;
; 1.123  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.293      ; 2.456      ;
; 1.123  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.293      ; 2.456      ;
; 1.329  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.247      ;
; 1.329  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.247      ;
; 1.329  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.247      ;
; 1.329  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.247      ;
; 1.349  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.291      ; 2.228      ;
; 1.349  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.291      ; 2.228      ;
; 1.349  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.291      ; 2.228      ;
; 1.349  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.291      ; 2.228      ;
; 1.527  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.049      ;
; 1.527  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.049      ;
; 1.527  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.049      ;
; 1.527  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 2.290      ; 2.049      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                         ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -0.757 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.049      ;
; -0.757 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.049      ;
; -0.757 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.049      ;
; -0.757 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.049      ;
; -0.579 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 2.228      ;
; -0.579 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 2.228      ;
; -0.579 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 2.228      ;
; -0.579 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.291      ; 2.228      ;
; -0.559 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.247      ;
; -0.559 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.247      ;
; -0.559 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.247      ;
; -0.559 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.290      ; 2.247      ;
; -0.353 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 2.456      ;
; -0.353 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 2.456      ;
; -0.353 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 2.456      ;
; -0.353 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 2.293      ; 2.456      ;
; -0.257 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.049      ;
; -0.257 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.049      ;
; -0.257 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.049      ;
; -0.257 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.049      ;
; -0.079 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.291      ; 2.228      ;
; -0.079 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.291      ; 2.228      ;
; -0.079 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.291      ; 2.228      ;
; -0.079 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.291      ; 2.228      ;
; -0.059 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.247      ;
; -0.059 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.247      ;
; -0.059 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.247      ;
; -0.059 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.290      ; 2.247      ;
; 0.147  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 2.456      ;
; 0.147  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 2.456      ;
; 0.147  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 2.456      ;
; 0.147  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 2.293      ; 2.456      ;
; 1.435  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.740      ;
; 1.435  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.740      ;
; 1.435  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.740      ;
; 1.435  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.740      ;
; 1.446  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.780      ;
; 1.446  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.780      ;
; 1.446  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.780      ;
; 1.446  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.780      ;
; 1.462  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.796      ;
; 1.462  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.796      ;
; 1.462  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.796      ;
; 1.462  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.068      ; 1.796      ;
; 1.613  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.919      ;
; 1.613  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.919      ;
; 1.613  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.919      ;
; 1.613  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.040      ; 1.919      ;
; 1.633  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.938      ;
; 1.633  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.938      ;
; 1.633  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.938      ;
; 1.633  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.039      ; 1.938      ;
; 1.839  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.042      ; 2.147      ;
; 1.839  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.042      ; 2.147      ;
; 1.839  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.042      ; 2.147      ;
; 1.839  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.042      ; 2.147      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; 0.479 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.960      ; 0.939      ;
; 0.480 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.959      ; 0.939      ;
; 0.861 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.771      ; 1.132      ;
; 0.891 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.694      ; 1.085      ;
; 0.895 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.697      ; 1.092      ;
; 0.895 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.698      ; 1.093      ;
; 0.903 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.812      ; 1.215      ;
; 0.906 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.807      ; 1.213      ;
; 0.908 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.804      ; 1.212      ;
; 0.908 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.810      ; 1.218      ;
; 0.925 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.699      ; 1.124      ;
; 0.925 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.697      ; 1.122      ;
; 0.926 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.693      ; 1.119      ;
; 0.926 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.699      ; 1.125      ;
; 1.050 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.655      ; 1.205      ;
; 1.054 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.653      ; 1.207      ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz_reg    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz_reg    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; 5.052 ; 5.052 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; 4.360 ; 4.360 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; 0.665 ; 0.665 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; 0.912 ; 0.912 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; clk_div:inst2|clock_1Hz      ; 9.699 ; 9.699 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[2]  ; clk_div:inst2|clock_1Hz      ; 9.032 ; 9.032 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[3]  ; clk_div:inst2|clock_1Hz      ; 8.241 ; 8.241 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[4]  ; clk_div:inst2|clock_1Hz      ; 8.040 ; 8.040 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[5]  ; clk_div:inst2|clock_1Hz      ; 8.275 ; 8.275 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[6]  ; clk_div:inst2|clock_1Hz      ; 6.350 ; 6.350 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[7]  ; clk_div:inst2|clock_1Hz      ; 7.504 ; 7.504 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[8]  ; clk_div:inst2|clock_1Hz      ; 7.480 ; 7.480 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[9]  ; clk_div:inst2|clock_1Hz      ; 7.549 ; 7.549 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[10] ; clk_div:inst2|clock_1Hz      ; 6.283 ; 6.283 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[11] ; clk_div:inst2|clock_1Hz      ; 6.090 ; 6.090 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[12] ; clk_div:inst2|clock_1Hz      ; 6.341 ; 6.341 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[13] ; clk_div:inst2|clock_1Hz      ; 9.699 ; 9.699 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[14] ; clk_div:inst2|clock_1Hz      ; 7.444 ; 7.444 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[15] ; clk_div:inst2|clock_1Hz      ; 7.676 ; 7.676 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[16] ; clk_div:inst2|clock_1Hz      ; 8.456 ; 8.456 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[17] ; clk_div:inst2|clock_1Hz      ; 6.896 ; 6.896 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; datos[*]   ; debounce:inst10|pb_debounced ; 6.080 ; 6.080 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[2]  ; debounce:inst10|pb_debounced ; 1.607 ; 1.607 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[3]  ; debounce:inst10|pb_debounced ; 0.675 ; 0.675 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[4]  ; debounce:inst10|pb_debounced ; 0.775 ; 0.775 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[5]  ; debounce:inst10|pb_debounced ; 0.450 ; 0.450 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[6]  ; debounce:inst10|pb_debounced ; 0.483 ; 0.483 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[7]  ; debounce:inst10|pb_debounced ; 1.750 ; 1.750 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[8]  ; debounce:inst10|pb_debounced ; 1.566 ; 1.566 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[9]  ; debounce:inst10|pb_debounced ; 1.636 ; 1.636 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; 1.323 ; 1.323 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; 1.459 ; 1.459 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; 1.294 ; 1.294 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; 4.867 ; 4.867 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; 4.841 ; 4.841 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; 5.114 ; 5.114 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; 6.080 ; 6.080 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; 4.803 ; 4.803 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; -4.822 ; -4.822 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; -4.130 ; -4.130 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; -0.435 ; -0.435 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; -0.682 ; -0.682 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; clk_div:inst2|clock_1Hz      ; -2.352 ; -2.352 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[2]  ; clk_div:inst2|clock_1Hz      ; -3.344 ; -3.344 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[3]  ; clk_div:inst2|clock_1Hz      ; -2.553 ; -2.553 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[4]  ; clk_div:inst2|clock_1Hz      ; -2.352 ; -2.352 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[5]  ; clk_div:inst2|clock_1Hz      ; -2.587 ; -2.587 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[6]  ; clk_div:inst2|clock_1Hz      ; -2.373 ; -2.373 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[7]  ; clk_div:inst2|clock_1Hz      ; -3.527 ; -3.527 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[8]  ; clk_div:inst2|clock_1Hz      ; -3.503 ; -3.503 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[9]  ; clk_div:inst2|clock_1Hz      ; -3.572 ; -3.572 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[10] ; clk_div:inst2|clock_1Hz      ; -4.243 ; -4.243 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[11] ; clk_div:inst2|clock_1Hz      ; -4.050 ; -4.050 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[12] ; clk_div:inst2|clock_1Hz      ; -4.301 ; -4.301 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[13] ; clk_div:inst2|clock_1Hz      ; -7.659 ; -7.659 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[14] ; clk_div:inst2|clock_1Hz      ; -7.214 ; -7.214 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[15] ; clk_div:inst2|clock_1Hz      ; -7.446 ; -7.446 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[16] ; clk_div:inst2|clock_1Hz      ; -8.226 ; -8.226 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[17] ; clk_div:inst2|clock_1Hz      ; -6.666 ; -6.666 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; datos[*]   ; debounce:inst10|pb_debounced ; 0.727  ; 0.727  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[2]  ; debounce:inst10|pb_debounced ; -0.207 ; -0.207 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[3]  ; debounce:inst10|pb_debounced ; 0.469  ; 0.469  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[4]  ; debounce:inst10|pb_debounced ; 0.388  ; 0.388  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[5]  ; debounce:inst10|pb_debounced ; 0.727  ; 0.727  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[6]  ; debounce:inst10|pb_debounced ; 0.679  ; 0.679  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[7]  ; debounce:inst10|pb_debounced ; -0.613 ; -0.613 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[8]  ; debounce:inst10|pb_debounced ; -0.429 ; -0.429 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[9]  ; debounce:inst10|pb_debounced ; -0.665 ; -0.665 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; -0.505 ; -0.505 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; -0.599 ; -0.599 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; -0.462 ; -0.462 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; -3.914 ; -3.914 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; -4.013 ; -4.013 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; -4.282 ; -4.282 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; -4.555 ; -4.555 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; -3.978 ; -3.978 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; ADH       ; clk_div:inst2|clock_100Hz    ; 9.535  ; 9.535  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADM       ; clk_div:inst2|clock_100Hz    ; 9.510  ; 9.510  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUH       ; clk_div:inst2|clock_100Hz    ; 9.722  ; 9.722  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUM       ; clk_div:inst2|clock_100Hz    ; 9.660  ; 9.660  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDH       ; clk_div:inst2|clock_100Hz    ; 9.677  ; 9.677  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDM       ; clk_div:inst2|clock_100Hz    ; 9.483  ; 9.483  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUH       ; clk_div:inst2|clock_100Hz    ; 10.369 ; 10.369 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUM       ; clk_div:inst2|clock_100Hz    ; 9.892  ; 9.892  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDH       ; clk_div:inst2|clock_100Hz    ; 9.675  ; 9.675  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDM       ; clk_div:inst2|clock_100Hz    ; 9.526  ; 9.526  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUH       ; clk_div:inst2|clock_100Hz    ; 10.647 ; 10.647 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUM       ; clk_div:inst2|clock_100Hz    ; 9.281  ; 9.281  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDH       ; clk_div:inst2|clock_100Hz    ; 10.330 ; 10.330 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDM       ; clk_div:inst2|clock_100Hz    ; 9.573  ; 9.573  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUH       ; clk_div:inst2|clock_100Hz    ; 10.908 ; 10.908 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUM       ; clk_div:inst2|clock_100Hz    ; 9.712  ; 9.712  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDH       ; clk_div:inst2|clock_100Hz    ; 10.254 ; 10.254 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDM       ; clk_div:inst2|clock_100Hz    ; 9.504  ; 9.504  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUH       ; clk_div:inst2|clock_100Hz    ; 10.657 ; 10.657 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUM       ; clk_div:inst2|clock_100Hz    ; 9.414  ; 9.414  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDH       ; clk_div:inst2|clock_100Hz    ; 9.706  ; 9.706  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDM       ; clk_div:inst2|clock_100Hz    ; 9.150  ; 9.150  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUH       ; clk_div:inst2|clock_100Hz    ; 10.925 ; 10.925 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUM       ; clk_div:inst2|clock_100Hz    ; 10.186 ; 10.186 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDH       ; clk_div:inst2|clock_100Hz    ; 9.941  ; 9.941  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDM       ; clk_div:inst2|clock_100Hz    ; 9.225  ; 9.225  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUH       ; clk_div:inst2|clock_100Hz    ; 10.232 ; 10.232 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUM       ; clk_div:inst2|clock_100Hz    ; 10.339 ; 10.339 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADH       ; clk_div:inst2|clock_1Hz      ; 10.042 ; 10.042 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADM       ; clk_div:inst2|clock_1Hz      ; 10.194 ; 10.194 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADS       ; clk_div:inst2|clock_1Hz      ; 9.522  ; 9.522  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUH       ; clk_div:inst2|clock_1Hz      ; 10.471 ; 10.471 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUM       ; clk_div:inst2|clock_1Hz      ; 9.822  ; 9.822  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUS       ; clk_div:inst2|clock_1Hz      ; 8.263  ; 8.263  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDH       ; clk_div:inst2|clock_1Hz      ; 10.184 ; 10.184 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDM       ; clk_div:inst2|clock_1Hz      ; 10.167 ; 10.167 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDS       ; clk_div:inst2|clock_1Hz      ; 9.255  ; 9.255  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUH       ; clk_div:inst2|clock_1Hz      ; 11.115 ; 11.115 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUM       ; clk_div:inst2|clock_1Hz      ; 10.054 ; 10.054 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUS       ; clk_div:inst2|clock_1Hz      ; 8.234  ; 8.234  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDH       ; clk_div:inst2|clock_1Hz      ; 10.182 ; 10.182 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDM       ; clk_div:inst2|clock_1Hz      ; 10.210 ; 10.210 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDS       ; clk_div:inst2|clock_1Hz      ; 8.626  ; 8.626  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUH       ; clk_div:inst2|clock_1Hz      ; 11.407 ; 11.407 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUM       ; clk_div:inst2|clock_1Hz      ; 9.443  ; 9.443  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUS       ; clk_div:inst2|clock_1Hz      ; 8.231  ; 8.231  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDH       ; clk_div:inst2|clock_1Hz      ; 10.837 ; 10.837 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDM       ; clk_div:inst2|clock_1Hz      ; 10.257 ; 10.257 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDS       ; clk_div:inst2|clock_1Hz      ; 8.848  ; 8.848  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUH       ; clk_div:inst2|clock_1Hz      ; 11.652 ; 11.652 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUM       ; clk_div:inst2|clock_1Hz      ; 9.874  ; 9.874  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUS       ; clk_div:inst2|clock_1Hz      ; 7.979  ; 7.979  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDH       ; clk_div:inst2|clock_1Hz      ; 10.761 ; 10.761 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDM       ; clk_div:inst2|clock_1Hz      ; 10.188 ; 10.188 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDS       ; clk_div:inst2|clock_1Hz      ; 9.301  ; 9.301  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUH       ; clk_div:inst2|clock_1Hz      ; 11.399 ; 11.399 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUM       ; clk_div:inst2|clock_1Hz      ; 9.576  ; 9.576  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUS       ; clk_div:inst2|clock_1Hz      ; 7.991  ; 7.991  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDH       ; clk_div:inst2|clock_1Hz      ; 10.213 ; 10.213 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDM       ; clk_div:inst2|clock_1Hz      ; 9.834  ; 9.834  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDS       ; clk_div:inst2|clock_1Hz      ; 8.576  ; 8.576  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUH       ; clk_div:inst2|clock_1Hz      ; 11.674 ; 11.674 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUM       ; clk_div:inst2|clock_1Hz      ; 10.348 ; 10.348 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUS       ; clk_div:inst2|clock_1Hz      ; 8.050  ; 8.050  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDH       ; clk_div:inst2|clock_1Hz      ; 10.448 ; 10.448 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDM       ; clk_div:inst2|clock_1Hz      ; 9.909  ; 9.909  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDS       ; clk_div:inst2|clock_1Hz      ; 8.600  ; 8.600  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUH       ; clk_div:inst2|clock_1Hz      ; 10.971 ; 10.971 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUM       ; clk_div:inst2|clock_1Hz      ; 10.501 ; 10.501 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUS       ; clk_div:inst2|clock_1Hz      ; 7.977  ; 7.977  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADH       ; debounce:inst10|pb_debounced ; 8.097  ; 8.097  ; Rise       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 7.447  ; 7.447  ; Rise       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 8.168  ; 8.168  ; Rise       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 7.940  ; 7.940  ; Rise       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 8.239  ; 8.239  ; Rise       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 7.450  ; 7.450  ; Rise       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 8.812  ; 8.812  ; Rise       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 8.171  ; 8.171  ; Rise       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 8.237  ; 8.237  ; Rise       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 7.482  ; 7.482  ; Rise       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 9.104  ; 9.104  ; Rise       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 7.560  ; 7.560  ; Rise       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 8.892  ; 8.892  ; Rise       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 7.520  ; 7.520  ; Rise       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 9.349  ; 9.349  ; Rise       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 7.993  ; 7.993  ; Rise       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 8.816  ; 8.816  ; Rise       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 7.427  ; 7.427  ; Rise       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 9.096  ; 9.096  ; Rise       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 7.683  ; 7.683  ; Rise       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 8.268  ; 8.268  ; Rise       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 7.127  ; 7.127  ; Rise       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 9.371  ; 9.371  ; Rise       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 8.434  ; 8.434  ; Rise       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 8.503  ; 8.503  ; Rise       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 7.192  ; 7.192  ; Rise       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 8.668  ; 8.668  ; Rise       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 8.618  ; 8.618  ; Rise       ; debounce:inst10|pb_debounced ;
; ADH       ; debounce:inst10|pb_debounced ; 10.455 ; 10.455 ; Fall       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 10.078 ; 10.078 ; Fall       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 10.512 ; 10.512 ; Fall       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 10.378 ; 10.378 ; Fall       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 10.597 ; 10.597 ; Fall       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 10.051 ; 10.051 ; Fall       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 11.159 ; 11.159 ; Fall       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 10.609 ; 10.609 ; Fall       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 10.595 ; 10.595 ; Fall       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 10.094 ; 10.094 ; Fall       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 11.420 ; 11.420 ; Fall       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 9.998  ; 9.998  ; Fall       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 11.250 ; 11.250 ; Fall       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 10.141 ; 10.141 ; Fall       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 11.698 ; 11.698 ; Fall       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 10.431 ; 10.431 ; Fall       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 11.174 ; 11.174 ; Fall       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 10.072 ; 10.072 ; Fall       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 11.447 ; 11.447 ; Fall       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 10.121 ; 10.121 ; Fall       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 10.626 ; 10.626 ; Fall       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 9.718  ; 9.718  ; Fall       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 11.715 ; 11.715 ; Fall       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 10.872 ; 10.872 ; Fall       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 10.861 ; 10.861 ; Fall       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 9.793  ; 9.793  ; Fall       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 11.022 ; 11.022 ; Fall       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 11.056 ; 11.056 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; ADH       ; clk_div:inst2|clock_100Hz    ; 8.897  ; 8.897  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADM       ; clk_div:inst2|clock_100Hz    ; 9.230  ; 9.230  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUH       ; clk_div:inst2|clock_100Hz    ; 9.429  ; 9.429  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUM       ; clk_div:inst2|clock_100Hz    ; 9.382  ; 9.382  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDH       ; clk_div:inst2|clock_100Hz    ; 9.039  ; 9.039  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDM       ; clk_div:inst2|clock_100Hz    ; 9.233  ; 9.233  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUH       ; clk_div:inst2|clock_100Hz    ; 10.075 ; 10.075 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUM       ; clk_div:inst2|clock_100Hz    ; 9.577  ; 9.577  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDH       ; clk_div:inst2|clock_100Hz    ; 9.064  ; 9.064  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDM       ; clk_div:inst2|clock_100Hz    ; 9.265  ; 9.265  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUH       ; clk_div:inst2|clock_100Hz    ; 10.364 ; 10.364 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUM       ; clk_div:inst2|clock_100Hz    ; 8.965  ; 8.965  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDH       ; clk_div:inst2|clock_100Hz    ; 9.692  ; 9.692  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDM       ; clk_div:inst2|clock_100Hz    ; 9.303  ; 9.303  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUH       ; clk_div:inst2|clock_100Hz    ; 10.615 ; 10.615 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUM       ; clk_div:inst2|clock_100Hz    ; 9.398  ; 9.398  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDH       ; clk_div:inst2|clock_100Hz    ; 9.615  ; 9.615  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDM       ; clk_div:inst2|clock_100Hz    ; 9.209  ; 9.209  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUH       ; clk_div:inst2|clock_100Hz    ; 10.363 ; 10.363 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUM       ; clk_div:inst2|clock_100Hz    ; 9.123  ; 9.123  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDH       ; clk_div:inst2|clock_100Hz    ; 9.069  ; 9.069  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDM       ; clk_div:inst2|clock_100Hz    ; 8.910  ; 8.910  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUH       ; clk_div:inst2|clock_100Hz    ; 10.631 ; 10.631 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUM       ; clk_div:inst2|clock_100Hz    ; 9.870  ; 9.870  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDH       ; clk_div:inst2|clock_100Hz    ; 9.298  ; 9.298  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDM       ; clk_div:inst2|clock_100Hz    ; 8.975  ; 8.975  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUH       ; clk_div:inst2|clock_100Hz    ; 9.936  ; 9.936  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUM       ; clk_div:inst2|clock_100Hz    ; 10.031 ; 10.031 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADH       ; clk_div:inst2|clock_1Hz      ; 9.634  ; 9.634  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADM       ; clk_div:inst2|clock_1Hz      ; 9.653  ; 9.653  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADS       ; clk_div:inst2|clock_1Hz      ; 9.232  ; 9.232  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUH       ; clk_div:inst2|clock_1Hz      ; 9.769  ; 9.769  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUM       ; clk_div:inst2|clock_1Hz      ; 9.509  ; 9.509  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUS       ; clk_div:inst2|clock_1Hz      ; 7.755  ; 7.755  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDH       ; clk_div:inst2|clock_1Hz      ; 9.776  ; 9.776  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDM       ; clk_div:inst2|clock_1Hz      ; 9.656  ; 9.656  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDS       ; clk_div:inst2|clock_1Hz      ; 8.952  ; 8.952  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUH       ; clk_div:inst2|clock_1Hz      ; 10.415 ; 10.415 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUM       ; clk_div:inst2|clock_1Hz      ; 9.704  ; 9.704  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUS       ; clk_div:inst2|clock_1Hz      ; 7.723  ; 7.723  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDH       ; clk_div:inst2|clock_1Hz      ; 9.801  ; 9.801  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDM       ; clk_div:inst2|clock_1Hz      ; 9.688  ; 9.688  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDS       ; clk_div:inst2|clock_1Hz      ; 8.322  ; 8.322  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUH       ; clk_div:inst2|clock_1Hz      ; 10.704 ; 10.704 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUM       ; clk_div:inst2|clock_1Hz      ; 9.090  ; 9.090  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUS       ; clk_div:inst2|clock_1Hz      ; 7.745  ; 7.745  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDH       ; clk_div:inst2|clock_1Hz      ; 10.429 ; 10.429 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDM       ; clk_div:inst2|clock_1Hz      ; 9.726  ; 9.726  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDS       ; clk_div:inst2|clock_1Hz      ; 8.544  ; 8.544  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUH       ; clk_div:inst2|clock_1Hz      ; 10.955 ; 10.955 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUM       ; clk_div:inst2|clock_1Hz      ; 9.523  ; 9.523  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUS       ; clk_div:inst2|clock_1Hz      ; 7.470  ; 7.470  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDH       ; clk_div:inst2|clock_1Hz      ; 10.352 ; 10.352 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDM       ; clk_div:inst2|clock_1Hz      ; 9.632  ; 9.632  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDS       ; clk_div:inst2|clock_1Hz      ; 9.010  ; 9.010  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUH       ; clk_div:inst2|clock_1Hz      ; 10.703 ; 10.703 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUM       ; clk_div:inst2|clock_1Hz      ; 9.248  ; 9.248  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUS       ; clk_div:inst2|clock_1Hz      ; 7.478  ; 7.478  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDH       ; clk_div:inst2|clock_1Hz      ; 9.806  ; 9.806  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDM       ; clk_div:inst2|clock_1Hz      ; 9.333  ; 9.333  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDS       ; clk_div:inst2|clock_1Hz      ; 8.272  ; 8.272  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUH       ; clk_div:inst2|clock_1Hz      ; 10.971 ; 10.971 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUM       ; clk_div:inst2|clock_1Hz      ; 9.995  ; 9.995  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUS       ; clk_div:inst2|clock_1Hz      ; 7.537  ; 7.537  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDH       ; clk_div:inst2|clock_1Hz      ; 10.035 ; 10.035 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDM       ; clk_div:inst2|clock_1Hz      ; 9.398  ; 9.398  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDS       ; clk_div:inst2|clock_1Hz      ; 8.296  ; 8.296  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUH       ; clk_div:inst2|clock_1Hz      ; 10.276 ; 10.276 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUM       ; clk_div:inst2|clock_1Hz      ; 10.159 ; 10.159 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUS       ; clk_div:inst2|clock_1Hz      ; 7.464  ; 7.464  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADH       ; debounce:inst10|pb_debounced ; 7.418  ; 7.418  ; Rise       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 7.380  ; 7.380  ; Rise       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 7.223  ; 7.223  ; Rise       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 6.772  ; 6.772  ; Rise       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 7.559  ; 7.559  ; Rise       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 7.353  ; 7.353  ; Rise       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 7.874  ; 7.874  ; Rise       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 6.967  ; 6.967  ; Rise       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 7.583  ; 7.583  ; Rise       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 7.396  ; 7.396  ; Rise       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 8.156  ; 8.156  ; Rise       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 6.355  ; 6.355  ; Rise       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 8.223  ; 8.223  ; Rise       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 7.443  ; 7.443  ; Rise       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 8.410  ; 8.410  ; Rise       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 6.788  ; 6.788  ; Rise       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 8.139  ; 8.139  ; Rise       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 7.374  ; 7.374  ; Rise       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 8.164  ; 8.164  ; Rise       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 6.513  ; 6.513  ; Rise       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 7.587  ; 7.587  ; Rise       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 7.020  ; 7.020  ; Rise       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 8.429  ; 8.429  ; Rise       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 7.260  ; 7.260  ; Rise       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 7.821  ; 7.821  ; Rise       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 7.095  ; 7.095  ; Rise       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 7.737  ; 7.737  ; Rise       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 7.421  ; 7.421  ; Rise       ; debounce:inst10|pb_debounced ;
; ADH       ; debounce:inst10|pb_debounced ; 7.418  ; 7.418  ; Fall       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 7.380  ; 7.380  ; Fall       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 7.223  ; 7.223  ; Fall       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 6.772  ; 6.772  ; Fall       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 7.559  ; 7.559  ; Fall       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 7.353  ; 7.353  ; Fall       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 7.874  ; 7.874  ; Fall       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 6.967  ; 6.967  ; Fall       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 7.583  ; 7.583  ; Fall       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 7.396  ; 7.396  ; Fall       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 8.156  ; 8.156  ; Fall       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 6.355  ; 6.355  ; Fall       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 8.223  ; 8.223  ; Fall       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 7.443  ; 7.443  ; Fall       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 8.410  ; 8.410  ; Fall       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 6.788  ; 6.788  ; Fall       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 8.139  ; 8.139  ; Fall       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 7.374  ; 7.374  ; Fall       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 8.164  ; 8.164  ; Fall       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 6.513  ; 6.513  ; Fall       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 7.587  ; 7.587  ; Fall       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 7.020  ; 7.020  ; Fall       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 8.429  ; 8.429  ; Fall       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 7.260  ; 7.260  ; Fall       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 7.821  ; 7.821  ; Fall       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 7.095  ; 7.095  ; Fall       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 7.737  ; 7.737  ; Fall       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 7.421  ; 7.421  ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; datos[2]   ; AUM         ; 9.690  ; 9.690  ; 9.690  ; 9.690  ;
; datos[2]   ; BUM         ; 9.885  ; 9.885  ; 9.885  ; 9.885  ;
; datos[2]   ; CUM         ;        ; 9.273  ; 9.273  ;        ;
; datos[2]   ; DUM         ; 9.706  ; 9.706  ; 9.706  ; 9.706  ;
; datos[2]   ; EUM         ; 9.431  ;        ;        ; 9.431  ;
; datos[2]   ; FUM         ; 10.178 ;        ;        ; 10.178 ;
; datos[2]   ; GUM         ; 10.339 ; 10.339 ; 10.339 ; 10.339 ;
; datos[3]   ; AUM         ; 8.753  ; 8.753  ; 8.753  ; 8.753  ;
; datos[3]   ; BUM         ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; datos[3]   ; CUM         ; 8.374  ;        ;        ; 8.374  ;
; datos[3]   ; DUM         ; 8.805  ; 8.805  ; 8.805  ; 8.805  ;
; datos[3]   ; EUM         ;        ; 8.507  ; 8.507  ;        ;
; datos[3]   ; FUM         ; 9.279  ; 9.279  ; 9.279  ; 9.279  ;
; datos[3]   ; GUM         ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; datos[4]   ; AUM         ; 8.720  ; 8.720  ; 8.720  ; 8.720  ;
; datos[4]   ; BUM         ; 8.915  ;        ;        ; 8.915  ;
; datos[4]   ; CUM         ; 8.301  ; 8.301  ; 8.301  ; 8.301  ;
; datos[4]   ; DUM         ; 8.734  ; 8.734  ; 8.734  ; 8.734  ;
; datos[4]   ; EUM         ; 8.459  ; 8.459  ; 8.459  ; 8.459  ;
; datos[4]   ; FUM         ; 9.206  ; 9.206  ; 9.206  ; 9.206  ;
; datos[4]   ; GUM         ; 9.370  ; 9.370  ; 9.370  ; 9.370  ;
; datos[5]   ; AUM         ; 8.677  ; 8.677  ; 8.677  ; 8.677  ;
; datos[5]   ; BUM         ; 8.908  ; 8.908  ; 8.908  ; 8.908  ;
; datos[5]   ; CUM         ; 8.297  ; 8.297  ; 8.297  ; 8.297  ;
; datos[5]   ; DUM         ; 8.730  ; 8.730  ; 8.730  ; 8.730  ;
; datos[5]   ; EUM         ;        ; 8.420  ; 8.420  ;        ;
; datos[5]   ; FUM         ; 9.171  ; 9.171  ; 9.171  ; 9.171  ;
; datos[5]   ; GUM         ; 9.355  ; 9.355  ; 9.355  ; 9.355  ;
; datos[6]   ; ADM         ; 8.747  ; 8.747  ; 8.747  ; 8.747  ;
; datos[6]   ; BDM         ; 8.720  ; 8.720  ; 8.720  ; 8.720  ;
; datos[6]   ; CDM         ;        ; 8.758  ; 8.758  ;        ;
; datos[6]   ; DDM         ; 8.806  ; 8.806  ; 8.806  ; 8.806  ;
; datos[6]   ; EDM         ; 8.735  ;        ;        ; 8.735  ;
; datos[6]   ; FDM         ; 8.407  ;        ;        ; 8.407  ;
; datos[6]   ; GDM         ; 8.461  ; 8.461  ; 8.461  ; 8.461  ;
; datos[7]   ; ADM         ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; datos[7]   ; BDM         ; 9.915  ; 9.915  ; 9.915  ; 9.915  ;
; datos[7]   ; CDM         ; 9.947  ;        ;        ; 9.947  ;
; datos[7]   ; DDM         ; 9.985  ; 9.985  ; 9.985  ; 9.985  ;
; datos[7]   ; EDM         ;        ; 9.891  ; 9.891  ;        ;
; datos[7]   ; FDM         ; 9.592  ; 9.592  ; 9.592  ; 9.592  ;
; datos[7]   ; GDM         ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; datos[8]   ; ADM         ; 9.966  ; 9.966  ; 9.966  ; 9.966  ;
; datos[8]   ; BDM         ; 9.939  ;        ;        ; 9.939  ;
; datos[8]   ; CDM         ; 9.982  ; 9.982  ; 9.982  ; 9.982  ;
; datos[8]   ; DDM         ; 10.029 ; 10.029 ; 10.029 ; 10.029 ;
; datos[8]   ; EDM         ; 9.960  ; 9.960  ; 9.960  ; 9.960  ;
; datos[8]   ; FDM         ; 9.606  ; 9.606  ; 9.606  ; 9.606  ;
; datos[8]   ; GDM         ; 9.681  ; 9.681  ; 9.681  ; 9.681  ;
; datos[9]   ; ADM         ; 9.823  ; 9.823  ; 9.823  ; 9.823  ;
; datos[9]   ; BDM         ; 9.796  ; 9.796  ; 9.796  ; 9.796  ;
; datos[9]   ; CDM         ; 9.828  ; 9.828  ; 9.828  ; 9.828  ;
; datos[9]   ; DDM         ; 9.876  ; 9.876  ; 9.876  ; 9.876  ;
; datos[9]   ; EDM         ;        ; 9.806  ; 9.806  ;        ;
; datos[9]   ; FDM         ; 9.478  ; 9.478  ; 9.478  ; 9.478  ;
; datos[9]   ; GDM         ; 9.533  ; 9.533  ; 9.533  ; 9.533  ;
; datos[10]  ; AUH         ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; datos[10]  ; BUH         ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; datos[10]  ; CUH         ;        ; 10.565 ; 10.565 ;        ;
; datos[10]  ; DUH         ; 10.843 ; 10.843 ; 10.843 ; 10.843 ;
; datos[10]  ; EUH         ; 10.592 ;        ;        ; 10.592 ;
; datos[10]  ; FUH         ; 10.860 ;        ;        ; 10.860 ;
; datos[10]  ; GUH         ; 10.167 ; 10.167 ; 10.167 ; 10.167 ;
; datos[11]  ; AUH         ; 9.757  ; 9.757  ; 9.757  ; 9.757  ;
; datos[11]  ; BUH         ; 10.408 ; 10.408 ; 10.408 ; 10.408 ;
; datos[11]  ; CUH         ; 10.690 ;        ;        ; 10.690 ;
; datos[11]  ; DUH         ; 10.944 ; 10.944 ; 10.944 ; 10.944 ;
; datos[11]  ; EUH         ;        ; 10.698 ; 10.698 ;        ;
; datos[11]  ; FUH         ; 10.963 ; 10.963 ; 10.963 ; 10.963 ;
; datos[11]  ; GUH         ; 10.271 ; 10.271 ; 10.271 ; 10.271 ;
; datos[12]  ; AUH         ; 9.458  ; 9.458  ; 9.458  ; 9.458  ;
; datos[12]  ; BUH         ; 10.104 ;        ;        ; 10.104 ;
; datos[12]  ; CUH         ; 10.393 ; 10.393 ; 10.393 ; 10.393 ;
; datos[12]  ; DUH         ; 10.644 ; 10.644 ; 10.644 ; 10.644 ;
; datos[12]  ; EUH         ; 10.392 ; 10.392 ; 10.392 ; 10.392 ;
; datos[12]  ; FUH         ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; datos[12]  ; GUH         ; 9.965  ; 9.965  ; 9.965  ; 9.965  ;
; datos[13]  ; AUH         ; 13.747 ; 13.747 ; 13.747 ; 13.747 ;
; datos[13]  ; BUH         ; 14.391 ; 14.391 ; 14.391 ; 14.391 ;
; datos[13]  ; CUH         ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; datos[13]  ; DUH         ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; datos[13]  ; EUH         ;        ; 14.675 ; 14.675 ;        ;
; datos[13]  ; FUH         ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; datos[13]  ; GUH         ; 14.247 ; 14.247 ; 14.247 ; 14.247 ;
; datos[14]  ; ADH         ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; datos[14]  ; BDH         ; 13.279 ; 13.279 ; 13.279 ; 13.279 ;
; datos[14]  ; CDH         ;        ; 13.304 ; 13.304 ;        ;
; datos[14]  ; DDH         ; 13.932 ; 13.932 ; 13.932 ; 13.932 ;
; datos[14]  ; EDH         ; 13.855 ;        ;        ; 13.855 ;
; datos[14]  ; FDH         ; 13.309 ;        ;        ; 13.309 ;
; datos[14]  ; GDH         ; 13.538 ; 13.538 ; 13.538 ; 13.538 ;
; datos[15]  ; ADH         ; 13.121 ; 13.121 ; 13.121 ; 13.121 ;
; datos[15]  ; BDH         ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; datos[15]  ; CDH         ; 13.315 ;        ;        ; 13.315 ;
; datos[15]  ; DDH         ; 13.945 ; 13.945 ; 13.945 ; 13.945 ;
; datos[15]  ; EDH         ;        ; 13.869 ; 13.869 ;        ;
; datos[15]  ; FDH         ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; datos[15]  ; GDH         ; 13.557 ; 13.557 ; 13.557 ; 13.557 ;
; datos[16]  ; ADH         ; 14.133 ; 14.133 ; 14.133 ; 14.133 ;
; datos[16]  ; BDH         ; 14.275 ;        ;        ; 14.275 ;
; datos[16]  ; CDH         ; 14.273 ; 14.273 ; 14.273 ; 14.273 ;
; datos[16]  ; DDH         ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; datos[16]  ; EDH         ; 14.852 ; 14.852 ; 14.852 ; 14.852 ;
; datos[16]  ; FDH         ; 14.304 ; 14.304 ; 14.304 ; 14.304 ;
; datos[16]  ; GDH         ; 14.539 ; 14.539 ; 14.539 ; 14.539 ;
; datos[17]  ; ADH         ; 13.491 ; 13.491 ; 13.491 ; 13.491 ;
; datos[17]  ; BDH         ; 13.632 ; 13.632 ; 13.632 ; 13.632 ;
; datos[17]  ; CDH         ; 13.656 ; 13.656 ; 13.656 ; 13.656 ;
; datos[17]  ; DDH         ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; datos[17]  ; EDH         ;        ; 14.212 ; 14.212 ;        ;
; datos[17]  ; FDH         ; 13.660 ; 13.660 ; 13.660 ; 13.660 ;
; datos[17]  ; GDH         ; 13.894 ; 13.894 ; 13.894 ; 13.894 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; datos[2]   ; AUM         ; 9.690  ; 9.690  ; 9.690  ; 9.690  ;
; datos[2]   ; BUM         ; 9.885  ; 9.885  ; 9.885  ; 9.885  ;
; datos[2]   ; CUM         ;        ; 9.273  ; 9.273  ;        ;
; datos[2]   ; DUM         ; 9.706  ; 9.706  ; 9.706  ; 9.706  ;
; datos[2]   ; EUM         ; 9.431  ;        ;        ; 9.431  ;
; datos[2]   ; FUM         ; 10.178 ;        ;        ; 10.178 ;
; datos[2]   ; GUM         ; 10.339 ; 10.339 ; 10.339 ; 10.339 ;
; datos[3]   ; AUM         ; 8.753  ; 8.753  ; 8.753  ; 8.753  ;
; datos[3]   ; BUM         ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; datos[3]   ; CUM         ; 8.374  ;        ;        ; 8.374  ;
; datos[3]   ; DUM         ; 8.805  ; 8.805  ; 8.805  ; 8.805  ;
; datos[3]   ; EUM         ;        ; 8.507  ; 8.507  ;        ;
; datos[3]   ; FUM         ; 9.279  ; 9.279  ; 9.279  ; 9.279  ;
; datos[3]   ; GUM         ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; datos[4]   ; AUM         ; 8.720  ; 8.720  ; 8.720  ; 8.720  ;
; datos[4]   ; BUM         ; 8.915  ;        ;        ; 8.915  ;
; datos[4]   ; CUM         ; 8.301  ; 8.301  ; 8.301  ; 8.301  ;
; datos[4]   ; DUM         ; 8.734  ; 8.734  ; 8.734  ; 8.734  ;
; datos[4]   ; EUM         ; 8.459  ; 8.459  ; 8.459  ; 8.459  ;
; datos[4]   ; FUM         ; 9.206  ; 9.206  ; 9.206  ; 9.206  ;
; datos[4]   ; GUM         ; 9.370  ; 9.370  ; 9.370  ; 9.370  ;
; datos[5]   ; AUM         ; 8.677  ; 8.677  ; 8.677  ; 8.677  ;
; datos[5]   ; BUM         ; 8.908  ; 8.908  ; 8.908  ; 8.908  ;
; datos[5]   ; CUM         ; 8.297  ; 8.297  ; 8.297  ; 8.297  ;
; datos[5]   ; DUM         ; 8.730  ; 8.730  ; 8.730  ; 8.730  ;
; datos[5]   ; EUM         ;        ; 8.420  ; 8.420  ;        ;
; datos[5]   ; FUM         ; 9.171  ; 9.171  ; 9.171  ; 9.171  ;
; datos[5]   ; GUM         ; 9.355  ; 9.355  ; 9.355  ; 9.355  ;
; datos[6]   ; ADM         ; 8.747  ; 8.747  ; 8.747  ; 8.747  ;
; datos[6]   ; BDM         ; 8.720  ; 8.720  ; 8.720  ; 8.720  ;
; datos[6]   ; CDM         ;        ; 8.758  ; 8.758  ;        ;
; datos[6]   ; DDM         ; 8.806  ; 8.806  ; 8.806  ; 8.806  ;
; datos[6]   ; EDM         ; 8.735  ;        ;        ; 8.735  ;
; datos[6]   ; FDM         ; 8.407  ;        ;        ; 8.407  ;
; datos[6]   ; GDM         ; 8.461  ; 8.461  ; 8.461  ; 8.461  ;
; datos[7]   ; ADM         ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; datos[7]   ; BDM         ; 9.915  ; 9.915  ; 9.915  ; 9.915  ;
; datos[7]   ; CDM         ; 9.947  ;        ;        ; 9.947  ;
; datos[7]   ; DDM         ; 9.985  ; 9.985  ; 9.985  ; 9.985  ;
; datos[7]   ; EDM         ;        ; 9.891  ; 9.891  ;        ;
; datos[7]   ; FDM         ; 9.592  ; 9.592  ; 9.592  ; 9.592  ;
; datos[7]   ; GDM         ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; datos[8]   ; ADM         ; 9.966  ; 9.966  ; 9.966  ; 9.966  ;
; datos[8]   ; BDM         ; 9.939  ;        ;        ; 9.939  ;
; datos[8]   ; CDM         ; 9.982  ; 9.982  ; 9.982  ; 9.982  ;
; datos[8]   ; DDM         ; 10.029 ; 10.029 ; 10.029 ; 10.029 ;
; datos[8]   ; EDM         ; 9.960  ; 9.960  ; 9.960  ; 9.960  ;
; datos[8]   ; FDM         ; 9.606  ; 9.606  ; 9.606  ; 9.606  ;
; datos[8]   ; GDM         ; 9.681  ; 9.681  ; 9.681  ; 9.681  ;
; datos[9]   ; ADM         ; 9.823  ; 9.823  ; 9.823  ; 9.823  ;
; datos[9]   ; BDM         ; 9.796  ; 9.796  ; 9.796  ; 9.796  ;
; datos[9]   ; CDM         ; 9.828  ; 9.828  ; 9.828  ; 9.828  ;
; datos[9]   ; DDM         ; 9.876  ; 9.876  ; 9.876  ; 9.876  ;
; datos[9]   ; EDM         ;        ; 9.806  ; 9.806  ;        ;
; datos[9]   ; FDM         ; 9.478  ; 9.478  ; 9.478  ; 9.478  ;
; datos[9]   ; GDM         ; 9.533  ; 9.533  ; 9.533  ; 9.533  ;
; datos[10]  ; AUH         ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; datos[10]  ; BUH         ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; datos[10]  ; CUH         ;        ; 10.565 ; 10.565 ;        ;
; datos[10]  ; DUH         ; 10.843 ; 10.843 ; 10.843 ; 10.843 ;
; datos[10]  ; EUH         ; 10.592 ;        ;        ; 10.592 ;
; datos[10]  ; FUH         ; 10.860 ;        ;        ; 10.860 ;
; datos[10]  ; GUH         ; 10.167 ; 10.167 ; 10.167 ; 10.167 ;
; datos[11]  ; AUH         ; 9.757  ; 9.757  ; 9.757  ; 9.757  ;
; datos[11]  ; BUH         ; 10.408 ; 10.408 ; 10.408 ; 10.408 ;
; datos[11]  ; CUH         ; 10.690 ;        ;        ; 10.690 ;
; datos[11]  ; DUH         ; 10.944 ; 10.944 ; 10.944 ; 10.944 ;
; datos[11]  ; EUH         ;        ; 10.698 ; 10.698 ;        ;
; datos[11]  ; FUH         ; 10.963 ; 10.963 ; 10.963 ; 10.963 ;
; datos[11]  ; GUH         ; 10.271 ; 10.271 ; 10.271 ; 10.271 ;
; datos[12]  ; AUH         ; 9.458  ; 9.458  ; 9.458  ; 9.458  ;
; datos[12]  ; BUH         ; 10.104 ;        ;        ; 10.104 ;
; datos[12]  ; CUH         ; 10.393 ; 10.393 ; 10.393 ; 10.393 ;
; datos[12]  ; DUH         ; 10.644 ; 10.644 ; 10.644 ; 10.644 ;
; datos[12]  ; EUH         ; 10.392 ; 10.392 ; 10.392 ; 10.392 ;
; datos[12]  ; FUH         ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; datos[12]  ; GUH         ; 9.965  ; 9.965  ; 9.965  ; 9.965  ;
; datos[13]  ; AUH         ; 13.747 ; 13.747 ; 13.747 ; 13.747 ;
; datos[13]  ; BUH         ; 14.391 ; 14.391 ; 14.391 ; 14.391 ;
; datos[13]  ; CUH         ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; datos[13]  ; DUH         ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; datos[13]  ; EUH         ;        ; 14.675 ; 14.675 ;        ;
; datos[13]  ; FUH         ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; datos[13]  ; GUH         ; 14.247 ; 14.247 ; 14.247 ; 14.247 ;
; datos[14]  ; ADH         ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; datos[14]  ; BDH         ; 13.279 ; 13.279 ; 13.279 ; 13.279 ;
; datos[14]  ; CDH         ;        ; 13.304 ; 13.304 ;        ;
; datos[14]  ; DDH         ; 13.932 ; 13.932 ; 13.932 ; 13.932 ;
; datos[14]  ; EDH         ; 13.855 ;        ;        ; 13.855 ;
; datos[14]  ; FDH         ; 13.309 ;        ;        ; 13.309 ;
; datos[14]  ; GDH         ; 13.538 ; 13.538 ; 13.538 ; 13.538 ;
; datos[15]  ; ADH         ; 13.121 ; 13.121 ; 13.121 ; 13.121 ;
; datos[15]  ; BDH         ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; datos[15]  ; CDH         ; 13.315 ;        ;        ; 13.315 ;
; datos[15]  ; DDH         ; 13.945 ; 13.945 ; 13.945 ; 13.945 ;
; datos[15]  ; EDH         ;        ; 13.869 ; 13.869 ;        ;
; datos[15]  ; FDH         ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; datos[15]  ; GDH         ; 13.557 ; 13.557 ; 13.557 ; 13.557 ;
; datos[16]  ; ADH         ; 14.133 ; 14.133 ; 14.133 ; 14.133 ;
; datos[16]  ; BDH         ; 14.275 ;        ;        ; 14.275 ;
; datos[16]  ; CDH         ; 14.273 ; 14.273 ; 14.273 ; 14.273 ;
; datos[16]  ; DDH         ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; datos[16]  ; EDH         ; 14.852 ; 14.852 ; 14.852 ; 14.852 ;
; datos[16]  ; FDH         ; 14.304 ; 14.304 ; 14.304 ; 14.304 ;
; datos[16]  ; GDH         ; 14.539 ; 14.539 ; 14.539 ; 14.539 ;
; datos[17]  ; ADH         ; 13.491 ; 13.491 ; 13.491 ; 13.491 ;
; datos[17]  ; BDH         ; 13.632 ; 13.632 ; 13.632 ; 13.632 ;
; datos[17]  ; CDH         ; 13.656 ; 13.656 ; 13.656 ; 13.656 ;
; datos[17]  ; DDH         ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; datos[17]  ; EDH         ;        ; 14.212 ; 14.212 ;        ;
; datos[17]  ; FDH         ; 13.660 ; 13.660 ; 13.660 ; 13.660 ;
; datos[17]  ; GDH         ; 13.894 ; 13.894 ; 13.894 ; 13.894 ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_div:inst2|clock_1Hz        ; -4.740 ; -64.412       ;
; CLK                            ; -0.074 ; -0.518        ;
; clk_div:inst2|clock_100Hz      ; 0.324  ; 0.000         ;
; clk_div:inst2|clock_100Khz_reg ; 0.425  ; 0.000         ;
; clk_div:inst2|clock_10Hz_reg   ; 0.432  ; 0.000         ;
; clk_div:inst2|clock_100hz_reg  ; 0.444  ; 0.000         ;
; clk_div:inst2|clock_1Mhz_reg   ; 0.503  ; 0.000         ;
; clk_div:inst2|clock_1Khz_reg   ; 0.507  ; 0.000         ;
; clk_div:inst2|clock_10Khz_reg  ; 0.508  ; 0.000         ;
; debounce:inst8|pb_debounced    ; 0.665  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -1.405 ; -1.509        ;
; clk_div:inst2|clock_1Hz        ; -0.218 ; -2.394        ;
; clk_div:inst2|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_100hz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_10Hz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; debounce:inst8|pb_debounced    ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_100Hz      ; 0.241  ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; debounce:inst10|pb_debounced ; -0.436 ; -3.199        ;
; clk_div:inst2|clock_1Hz      ; -0.046 ; -0.184        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk_div:inst2|clock_1Hz      ; -0.617 ; -8.504        ;
; debounce:inst10|pb_debounced ; 0.588  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -1.380 ; -18.380       ;
; clk_div:inst2|clock_1Hz        ; -0.500 ; -24.000       ;
; clk_div:inst2|clock_100Hz      ; -0.500 ; -20.000       ;
; clk_div:inst2|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; debounce:inst8|pb_debounced    ; -0.500 ; -1.000        ;
; debounce:inst10|pb_debounced   ; 0.500  ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -4.740 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.002     ; 5.770      ;
; -4.740 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.002     ; 5.770      ;
; -4.740 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.002     ; 5.770      ;
; -4.740 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.002     ; 5.770      ;
; -4.638 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.649      ;
; -4.638 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.649      ;
; -4.638 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.649      ;
; -4.638 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.649      ;
; -4.603 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.614      ;
; -4.603 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.614      ;
; -4.603 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.614      ;
; -4.603 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.614      ;
; -4.576 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.587      ;
; -4.576 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.587      ;
; -4.576 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.587      ;
; -4.576 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.587      ;
; -4.546 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.557      ;
; -4.546 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.557      ;
; -4.546 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.557      ;
; -4.546 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 5.557      ;
; -3.961 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.003     ; 4.990      ;
; -3.961 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.003     ; 4.990      ;
; -3.961 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.003     ; 4.990      ;
; -3.961 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.003     ; 4.990      ;
; -3.859 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.869      ;
; -3.859 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.869      ;
; -3.859 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.869      ;
; -3.859 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.869      ;
; -3.824 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.834      ;
; -3.824 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.834      ;
; -3.824 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.834      ;
; -3.824 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.834      ;
; -3.797 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.807      ;
; -3.797 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.807      ;
; -3.797 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.807      ;
; -3.797 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.807      ;
; -3.767 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.777      ;
; -3.767 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.777      ;
; -3.767 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.777      ;
; -3.767 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]          ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 4.777      ;
; -3.766 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.777      ;
; -3.766 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.777      ;
; -3.766 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.777      ;
; -3.766 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.777      ;
; -3.744 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.755      ;
; -3.744 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.755      ;
; -3.744 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.755      ;
; -3.744 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.755      ;
; -3.710 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.721      ;
; -3.710 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.721      ;
; -3.710 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.721      ;
; -3.710 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.721      ;
; -3.658 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.669      ;
; -3.658 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.669      ;
; -3.658 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.669      ;
; -3.658 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]         ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.021     ; 4.669      ;
; -3.622 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.348     ; 3.806      ;
; -3.622 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.348     ; 3.806      ;
; -3.622 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.348     ; 3.806      ;
; -3.622 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.348     ; 3.806      ;
; -3.567 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.347     ; 3.752      ;
; -3.567 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.347     ; 3.752      ;
; -3.567 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.347     ; 3.752      ;
; -3.567 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.347     ; 3.752      ;
; -3.466 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.219     ; 3.779      ;
; -3.466 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.219     ; 3.779      ;
; -3.466 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.219     ; 3.779      ;
; -3.466 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.219     ; 3.779      ;
; -3.430 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.217     ; 3.745      ;
; -3.430 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.217     ; 3.745      ;
; -3.430 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.217     ; 3.745      ;
; -3.430 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; -0.217     ; 3.745      ;
; -3.150 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.005     ; 4.177      ;
; -3.150 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.005     ; 4.177      ;
; -3.150 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.005     ; 4.177      ;
; -3.150 ; debounce:inst3|pb_debounced                                                                     ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.005     ; 4.177      ;
; -3.067 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.102      ;
; -3.067 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.102      ;
; -3.067 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.102      ;
; -3.067 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.102      ;
; -3.048 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.056      ;
; -3.048 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.056      ;
; -3.048 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.056      ;
; -3.048 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.056      ;
; -3.013 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.021      ;
; -3.013 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.021      ;
; -3.013 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.021      ;
; -3.013 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 4.021      ;
; -3.007 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.042      ;
; -3.007 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.042      ;
; -3.007 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.042      ;
; -3.007 ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0]     ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.003      ; 4.042      ;
; -2.987 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 3.997      ;
; -2.987 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 3.997      ;
; -2.987 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 3.997      ;
; -2.987 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]         ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.022     ; 3.997      ;
; -2.986 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 3.994      ;
; -2.986 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 3.994      ;
; -2.986 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 3.994      ;
; -2.986 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]          ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.024     ; 3.994      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.074 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.074 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.074 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.074 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.074 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.074 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.074 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.106      ;
; -0.021 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.053      ;
; 0.066  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.966      ;
; 0.066  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.966      ;
; 0.066  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.966      ;
; 0.066  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.966      ;
; 0.066  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.966      ;
; 0.066  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.966      ;
; 0.066  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.966      ;
; 0.116  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.158  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.874      ;
; 0.158  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.874      ;
; 0.158  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.874      ;
; 0.158  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.874      ;
; 0.158  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.874      ;
; 0.158  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.874      ;
; 0.158  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.874      ;
; 0.162  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.870      ;
; 0.162  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.870      ;
; 0.229  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.329  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.703      ;
; 0.342  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.690      ;
; 0.342  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.690      ;
; 0.439  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.593      ;
; 0.501  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.531      ;
; 0.508  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.524      ;
; 0.576  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.456      ;
; 0.630  ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_1Hz        ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.402      ;
; 0.632  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.400      ;
; 0.818  ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 0.262      ; 0.476      ;
; 0.822  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 1.000        ; 0.270      ; 0.480      ;
; 0.853  ; clk_div:inst2|clock_1Hz_int    ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_10Hz_reg   ; CLK         ; 1.000        ; 0.290      ; 0.469      ;
; 0.864  ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 1.000        ; 0.235      ; 0.403      ;
; 0.887  ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 1.000        ; 0.257      ; 0.402      ;
; 0.977  ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 1.000        ; 0.334      ; 0.389      ;
; 1.785  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.500        ; 1.673      ; 0.561      ;
; 2.285  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 1.673      ; 0.561      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100Hz'                                                                                                                       ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.324 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.006     ; 0.702      ;
; 0.407 ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.006     ; 0.619      ;
; 0.428 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.604      ;
; 0.431 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.002     ; 0.599      ;
; 0.436 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.002     ; 0.594      ;
; 0.449 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.006     ; 0.577      ;
; 0.460 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.004      ; 0.576      ;
; 0.508 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.523      ;
; 0.522 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.510      ;
; 0.522 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.510      ;
; 0.530 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.002      ; 0.504      ;
; 0.553 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.479      ;
; 0.555 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; -0.002     ; 0.475      ;
; 0.589 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.443      ;
; 0.592 ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.440      ;
; 0.593 ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.439      ;
; 0.629 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.403      ;
; 0.634 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.398      ;
; 0.637 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.395      ;
; 0.638 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.394      ;
; 0.638 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.394      ;
; 0.638 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.394      ;
; 0.639 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.425 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.607      ;
; 0.514 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.516 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.632 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_10Hz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.432 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.600      ;
; 0.510 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.521 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.511      ;
; 0.522 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.510      ;
; 0.627 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100hz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.444 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.588      ;
; 0.507 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.624 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.624 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.625 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.627 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.665 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                               ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.503 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.529      ;
; 0.507 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.519 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.513      ;
; 0.523 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.509      ;
; 0.558 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.474      ;
; 0.631 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.631 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.636 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.396      ;
; 0.665 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.507 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.507 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.509 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.625 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.626 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.626 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.665 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.513 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.561 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.628 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'debounce:inst8|pb_debounced'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.665 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                           ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.405 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 1.673      ; 0.561      ;
; -0.905 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; -0.500       ; 1.673      ; 0.561      ;
; -0.097 ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 0.000        ; 0.334      ; 0.389      ;
; -0.007 ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 0.000        ; 0.257      ; 0.402      ;
; 0.016  ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 0.000        ; 0.235      ; 0.403      ;
; 0.027  ; clk_div:inst2|clock_1Hz_int    ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_10Hz_reg   ; CLK         ; 0.000        ; 0.290      ; 0.469      ;
; 0.058  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 0.000        ; 0.270      ; 0.480      ;
; 0.062  ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 0.262      ; 0.476      ;
; 0.246  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.248  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; clk_div:inst2|clock_1Hz_reg    ; clk_div:inst2|clock_1Hz        ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.304  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.456      ;
; 0.370  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.379  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.535      ;
; 0.441  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.593      ;
; 0.508  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.660      ;
; 0.512  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.664      ;
; 0.522  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.675      ;
; 0.538  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.690      ;
; 0.538  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.690      ;
; 0.543  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.695      ;
; 0.551  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.703      ;
; 0.557  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.709      ;
; 0.558  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.710      ;
; 0.564  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.716      ;
; 0.578  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.730      ;
; 0.592  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.744      ;
; 0.599  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.751      ;
; 0.617  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.769      ;
; 0.627  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.779      ;
; 0.651  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.803      ;
; 0.651  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.803      ;
; 0.651  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.803      ;
; 0.651  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.803      ;
; 0.652  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.804      ;
; 0.652  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.804      ;
; 0.672  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.824      ;
; 0.687  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.839      ;
; 0.707  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.859      ;
; 0.718  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.870      ;
; 0.718  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.870      ;
; 0.721  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.873      ;
; 0.722  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.874      ;
; 0.722  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.874      ;
; 0.722  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.874      ;
; 0.722  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.874      ;
; 0.722  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.874      ;
; 0.756  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.908      ;
; 0.764  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.916      ;
; 0.764  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.916      ;
; 0.814  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.966      ;
; 0.901  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.901  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.901  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -0.218 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.449      ;
; -0.193 ; inst7                                                                                       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.926      ; 0.885      ;
; -0.193 ; inst7                                                                                       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.926      ; 0.885      ;
; -0.193 ; inst7                                                                                       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.926      ; 0.885      ;
; -0.193 ; inst7                                                                                       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.926      ; 0.885      ;
; -0.183 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.484      ;
; -0.151 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.516      ;
; -0.151 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.516      ;
; -0.151 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.516      ;
; -0.151 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.516      ;
; -0.148 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.519      ;
; -0.113 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.554      ;
; -0.089 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.581      ;
; -0.089 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.581      ;
; -0.089 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.581      ;
; -0.089 ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.581      ;
; 0.063  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.732      ;
; 0.098  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.767      ;
; 0.133  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.802      ;
; 0.168  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.837      ;
; 0.282  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.449      ;
; 0.317  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.484      ;
; 0.349  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.516      ;
; 0.349  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.516      ;
; 0.349  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.516      ;
; 0.349  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.516      ;
; 0.352  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.519      ;
; 0.359  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.528      ;
; 0.387  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.554      ;
; 0.411  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.581      ;
; 0.411  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.581      ;
; 0.411  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.581      ;
; 0.411  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.581      ;
; 0.458  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.610      ;
; 0.459  ; debounce:inst3|pb_debounced                                                                 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.630      ;
; 0.459  ; debounce:inst3|pb_debounced                                                                 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.630      ;
; 0.459  ; debounce:inst3|pb_debounced                                                                 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.630      ;
; 0.469  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.621      ;
; 0.472  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.624      ;
; 0.497  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.649      ;
; 0.499  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.651      ;
; 0.502  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.654      ;
; 0.505  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.661      ;
; 0.511  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.664      ;
; 0.515  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.668      ;
; 0.521  ; debounce:inst3|pb_debounced                                                                 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.692      ;
; 0.532  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.684      ;
; 0.532  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.684      ;
; 0.534  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.686      ;
; 0.537  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.689      ;
; 0.544  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.699      ;
; 0.550  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.702      ;
; 0.554  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.706      ;
; 0.563  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.376      ; 1.732      ;
; 0.567  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.719      ;
; 0.569  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.721      ;
; 0.572  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.724      ;
; 0.579  ; debounce:inst3|pb_debounced                                                                 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.750      ;
; 0.580  ; debounce:inst3|pb_debounced                                                                 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.751      ;
; 0.581  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.733      ;
; 0.598  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.750      ;
; 0.598  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.376      ; 1.767      ;
; 0.606  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.758      ;
; 0.609  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.761      ;
; 0.633  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.785      ;
; 0.633  ; debounce:inst10|pb_debounced                                                                ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.376      ; 1.802      ;
; 0.641  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_1Hz      ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; debounce:inst3|pb_debounced                                                                 ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.812      ;
+--------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.363 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.455 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.607      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.253 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.370 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.436 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.588      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_10Hz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.358 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.511      ;
; 0.370 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.448 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_reg ; clk_div:inst2|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.600      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.319 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.367 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.370 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                                ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.396      ;
; 0.249 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.322 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.474      ;
; 0.357 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.509      ;
; 0.361 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.513      ;
; 0.373 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.377 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.529      ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'debounce:inst8|pb_debounced'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100Hz'                                                                                                                        ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.241 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.398      ;
; 0.251 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.403      ;
; 0.287 ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.443      ;
; 0.325 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.002     ; 0.475      ;
; 0.327 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.479      ;
; 0.350 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.002      ; 0.504      ;
; 0.358 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.510      ;
; 0.371 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.524      ;
; 0.420 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.004      ; 0.576      ;
; 0.431 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.006     ; 0.577      ;
; 0.444 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.002     ; 0.594      ;
; 0.449 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.002     ; 0.599      ;
; 0.452 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.604      ;
; 0.473 ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.006     ; 0.619      ;
; 0.556 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; -0.006     ; 0.702      ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; -0.436 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.270      ; 0.545      ;
; -0.356 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.239      ; 0.588      ;
; -0.329 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.241      ; 0.587      ;
; -0.259 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.311      ; 0.587      ;
; -0.258 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.308      ; 0.588      ;
; -0.251 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.315      ; 0.587      ;
; -0.187 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.313      ; 0.590      ;
; -0.174 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.370      ; 0.458      ;
; -0.146 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.287      ; 0.540      ;
; -0.128 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.272      ; 0.546      ;
; -0.125 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.266      ; 0.542      ;
; -0.122 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.272      ; 0.547      ;
; -0.116 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.270      ; 0.546      ;
; -0.115 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.272      ; 0.546      ;
; -0.112 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.268      ; 0.537      ;
; -0.085 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.369      ; 0.460      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                        ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -0.046 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.022      ; 1.100      ;
; -0.046 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.022      ; 1.100      ;
; -0.046 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.022      ; 1.100      ;
; -0.046 ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.022      ; 1.100      ;
; 0.040  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 1.011      ;
; 0.040  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 1.011      ;
; 0.040  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 1.011      ;
; 0.040  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 1.011      ;
; 0.054  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.021      ; 0.999      ;
; 0.054  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.021      ; 0.999      ;
; 0.054  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.021      ; 0.999      ;
; 0.054  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.021      ; 0.999      ;
; 0.101  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.974      ;
; 0.101  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.974      ;
; 0.101  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.974      ;
; 0.101  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.974      ;
; 0.107  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.968      ;
; 0.107  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.968      ;
; 0.107  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.968      ;
; 0.107  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.043      ; 0.968      ;
; 0.130  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 0.921      ;
; 0.130  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 0.921      ;
; 0.130  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 0.921      ;
; 0.130  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.019      ; 0.921      ;
; 0.821  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.377      ; 1.229      ;
; 0.821  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.377      ; 1.229      ;
; 0.821  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.377      ; 1.229      ;
; 0.821  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.377      ; 1.229      ;
; 0.907  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.140      ;
; 0.907  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.140      ;
; 0.907  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.140      ;
; 0.907  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.140      ;
; 0.921  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.376      ; 1.128      ;
; 0.921  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.376      ; 1.128      ;
; 0.921  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.376      ; 1.128      ;
; 0.921  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.376      ; 1.128      ;
; 0.997  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.050      ;
; 0.997  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.050      ;
; 0.997  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.050      ;
; 0.997  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.500        ; 1.374      ; 1.050      ;
; 1.321  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.377      ; 1.229      ;
; 1.321  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.377      ; 1.229      ;
; 1.321  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.377      ; 1.229      ;
; 1.321  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.377      ; 1.229      ;
; 1.407  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.140      ;
; 1.407  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.140      ;
; 1.407  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.140      ;
; 1.407  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.140      ;
; 1.421  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.376      ; 1.128      ;
; 1.421  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.376      ; 1.128      ;
; 1.421  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.376      ; 1.128      ;
; 1.421  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.376      ; 1.128      ;
; 1.497  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.050      ;
; 1.497  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.050      ;
; 1.497  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.050      ;
; 1.497  ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 1.000        ; 1.374      ; 1.050      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_div:inst2|clock_1Hz'                                                                                                                                                                                         ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+
; -0.617 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.050      ;
; -0.617 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.050      ;
; -0.617 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.050      ;
; -0.617 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.050      ;
; -0.541 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.128      ;
; -0.541 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.128      ;
; -0.541 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.128      ;
; -0.541 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.376      ; 1.128      ;
; -0.527 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.140      ;
; -0.527 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.140      ;
; -0.527 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.140      ;
; -0.527 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.374      ; 1.140      ;
; -0.441 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.229      ;
; -0.441 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.229      ;
; -0.441 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.229      ;
; -0.441 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; 0.000        ; 1.377      ; 1.229      ;
; -0.117 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.050      ;
; -0.117 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.050      ;
; -0.117 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.050      ;
; -0.117 ; debounce:inst10|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.050      ;
; -0.041 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.376      ; 1.128      ;
; -0.041 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.376      ; 1.128      ;
; -0.041 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.376      ; 1.128      ;
; -0.041 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.376      ; 1.128      ;
; -0.027 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.140      ;
; -0.027 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.140      ;
; -0.027 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.140      ;
; -0.027 ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.374      ; 1.140      ;
; 0.059  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.229      ;
; 0.059  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.229      ;
; 0.059  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.229      ;
; 0.059  ; debounce:inst10|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz ; -0.500       ; 1.377      ; 1.229      ;
; 0.750  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.921      ;
; 0.750  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.921      ;
; 0.750  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.921      ;
; 0.750  ; debounce:inst9|pb_debounced  ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 0.921      ;
; 0.773  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.968      ;
; 0.773  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.968      ;
; 0.773  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.968      ;
; 0.773  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.968      ;
; 0.779  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.974      ;
; 0.779  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.974      ;
; 0.779  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.974      ;
; 0.779  ; debounce:inst9|pb_debounced  ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.043      ; 0.974      ;
; 0.826  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.021      ; 0.999      ;
; 0.826  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.021      ; 0.999      ;
; 0.826  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.021      ; 0.999      ;
; 0.826  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.021      ; 0.999      ;
; 0.840  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 1.011      ;
; 0.840  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 1.011      ;
; 0.840  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 1.011      ;
; 0.840  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.019      ; 1.011      ;
; 0.926  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.022      ; 1.100      ;
; 0.926  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.022      ; 1.100      ;
; 0.926  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.022      ; 1.100      ;
; 0.926  ; debounce:inst9|pb_debounced  ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.022      ; 1.100      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; 0.588 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.370      ; 0.458      ;
; 0.591 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.369      ; 0.460      ;
; 0.753 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.287      ; 0.540      ;
; 0.769 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.268      ; 0.537      ;
; 0.772 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.315      ; 0.587      ;
; 0.774 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.272      ; 0.546      ;
; 0.774 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.272      ; 0.546      ;
; 0.775 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.272      ; 0.547      ;
; 0.775 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.270      ; 0.545      ;
; 0.776 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.311      ; 0.587      ;
; 0.776 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.270      ; 0.546      ;
; 0.776 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.266      ; 0.542      ;
; 0.777 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.313      ; 0.590      ;
; 0.780 ; debounce:inst9|pb_debounced ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.308      ; 0.588      ;
; 0.846 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.241      ; 0.587      ;
; 0.849 ; debounce:inst9|pb_debounced ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.239      ; 0.588      ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz_reg    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Hz_reg    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER1:inst16|lpm_counter:LPM_COUNTER_component|cntr_uti:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_r8j:auto_generated|safe_q[3]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst16|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_reg ; Rise       ; inst2|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst17|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst19|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER2:inst20|lpm_counter:LPM_COUNTER_component|cntr_4uj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; LPM_COUNTER3:inst18|lpm_counter:LPM_COUNTER_component|cntr_psj:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst17|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst18|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst20|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; 2.812 ; 2.812 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; 2.463 ; 2.463 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; 0.136 ; 0.136 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; 0.293 ; 0.293 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; clk_div:inst2|clock_1Hz      ; 4.816 ; 4.816 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[2]  ; clk_div:inst2|clock_1Hz      ; 3.811 ; 3.811 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[3]  ; clk_div:inst2|clock_1Hz      ; 3.357 ; 3.357 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[4]  ; clk_div:inst2|clock_1Hz      ; 3.282 ; 3.282 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[5]  ; clk_div:inst2|clock_1Hz      ; 3.428 ; 3.428 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[6]  ; clk_div:inst2|clock_1Hz      ; 2.563 ; 2.563 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[7]  ; clk_div:inst2|clock_1Hz      ; 3.185 ; 3.185 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[8]  ; clk_div:inst2|clock_1Hz      ; 3.230 ; 3.230 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[9]  ; clk_div:inst2|clock_1Hz      ; 3.186 ; 3.186 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[10] ; clk_div:inst2|clock_1Hz      ; 2.646 ; 2.646 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[11] ; clk_div:inst2|clock_1Hz      ; 2.545 ; 2.545 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[12] ; clk_div:inst2|clock_1Hz      ; 2.674 ; 2.674 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[13] ; clk_div:inst2|clock_1Hz      ; 4.816 ; 4.816 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[14] ; clk_div:inst2|clock_1Hz      ; 3.828 ; 3.828 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[15] ; clk_div:inst2|clock_1Hz      ; 3.938 ; 3.938 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[16] ; clk_div:inst2|clock_1Hz      ; 4.300 ; 4.300 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[17] ; clk_div:inst2|clock_1Hz      ; 3.616 ; 3.616 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; datos[*]   ; debounce:inst10|pb_debounced ; 3.266 ; 3.266 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[2]  ; debounce:inst10|pb_debounced ; 0.623 ; 0.623 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[3]  ; debounce:inst10|pb_debounced ; 0.132 ; 0.132 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[4]  ; debounce:inst10|pb_debounced ; 0.209 ; 0.209 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[5]  ; debounce:inst10|pb_debounced ; 0.051 ; 0.051 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[6]  ; debounce:inst10|pb_debounced ; 0.015 ; 0.015 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[7]  ; debounce:inst10|pb_debounced ; 0.724 ; 0.724 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[8]  ; debounce:inst10|pb_debounced ; 0.690 ; 0.690 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[9]  ; debounce:inst10|pb_debounced ; 0.656 ; 0.656 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; 0.488 ; 0.488 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; 0.543 ; 0.543 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; 0.477 ; 0.477 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; 2.702 ; 2.702 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; 2.689 ; 2.689 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; 2.823 ; 2.823 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; 3.266 ; 3.266 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; 2.672 ; 2.672 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; -2.692 ; -2.692 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; -2.343 ; -2.343 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; -0.016 ; -0.016 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; -0.173 ; -0.173 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; clk_div:inst2|clock_1Hz      ; -0.784 ; -0.784 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[2]  ; clk_div:inst2|clock_1Hz      ; -1.313 ; -1.313 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[3]  ; clk_div:inst2|clock_1Hz      ; -0.859 ; -0.859 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[4]  ; clk_div:inst2|clock_1Hz      ; -0.784 ; -0.784 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[5]  ; clk_div:inst2|clock_1Hz      ; -0.930 ; -0.930 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[6]  ; clk_div:inst2|clock_1Hz      ; -0.853 ; -0.853 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[7]  ; clk_div:inst2|clock_1Hz      ; -1.475 ; -1.475 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[8]  ; clk_div:inst2|clock_1Hz      ; -1.520 ; -1.520 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[9]  ; clk_div:inst2|clock_1Hz      ; -1.476 ; -1.476 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[10] ; clk_div:inst2|clock_1Hz      ; -1.747 ; -1.747 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[11] ; clk_div:inst2|clock_1Hz      ; -1.646 ; -1.646 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[12] ; clk_div:inst2|clock_1Hz      ; -1.775 ; -1.775 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[13] ; clk_div:inst2|clock_1Hz      ; -3.917 ; -3.917 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[14] ; clk_div:inst2|clock_1Hz      ; -3.708 ; -3.708 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[15] ; clk_div:inst2|clock_1Hz      ; -3.818 ; -3.818 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[16] ; clk_div:inst2|clock_1Hz      ; -4.180 ; -4.180 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[17] ; clk_div:inst2|clock_1Hz      ; -3.496 ; -3.496 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; datos[*]   ; debounce:inst10|pb_debounced ; 0.468  ; 0.468  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[2]  ; debounce:inst10|pb_debounced ; -0.037 ; -0.037 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[3]  ; debounce:inst10|pb_debounced ; 0.351  ; 0.351  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[4]  ; debounce:inst10|pb_debounced ; 0.298  ; 0.298  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[5]  ; debounce:inst10|pb_debounced ; 0.443  ; 0.443  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[6]  ; debounce:inst10|pb_debounced ; 0.468  ; 0.468  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[7]  ; debounce:inst10|pb_debounced ; -0.245 ; -0.245 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[8]  ; debounce:inst10|pb_debounced ; -0.212 ; -0.212 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[9]  ; debounce:inst10|pb_debounced ; -0.246 ; -0.246 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; -0.148 ; -0.148 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; -0.189 ; -0.189 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; -0.128 ; -0.128 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; -2.309 ; -2.309 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; -2.346 ; -2.346 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; -2.476 ; -2.476 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; -2.605 ; -2.605 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; -2.331 ; -2.331 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; ADH       ; clk_div:inst2|clock_100Hz    ; 4.990 ; 4.990 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADM       ; clk_div:inst2|clock_100Hz    ; 4.911 ; 4.911 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUH       ; clk_div:inst2|clock_100Hz    ; 5.049 ; 5.049 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUM       ; clk_div:inst2|clock_100Hz    ; 5.017 ; 5.017 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDH       ; clk_div:inst2|clock_100Hz    ; 5.025 ; 5.025 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDM       ; clk_div:inst2|clock_100Hz    ; 4.895 ; 4.895 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUH       ; clk_div:inst2|clock_100Hz    ; 5.329 ; 5.329 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUM       ; clk_div:inst2|clock_100Hz    ; 5.091 ; 5.091 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDH       ; clk_div:inst2|clock_100Hz    ; 5.040 ; 5.040 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDM       ; clk_div:inst2|clock_100Hz    ; 4.934 ; 4.934 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUH       ; clk_div:inst2|clock_100Hz    ; 5.438 ; 5.438 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUM       ; clk_div:inst2|clock_100Hz    ; 4.864 ; 4.864 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDH       ; clk_div:inst2|clock_100Hz    ; 5.436 ; 5.436 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDM       ; clk_div:inst2|clock_100Hz    ; 4.953 ; 4.953 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUH       ; clk_div:inst2|clock_100Hz    ; 5.542 ; 5.542 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUM       ; clk_div:inst2|clock_100Hz    ; 5.039 ; 5.039 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDH       ; clk_div:inst2|clock_100Hz    ; 5.270 ; 5.270 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDM       ; clk_div:inst2|clock_100Hz    ; 4.908 ; 4.908 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUH       ; clk_div:inst2|clock_100Hz    ; 5.460 ; 5.460 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUM       ; clk_div:inst2|clock_100Hz    ; 4.915 ; 4.915 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDH       ; clk_div:inst2|clock_100Hz    ; 5.049 ; 5.049 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDM       ; clk_div:inst2|clock_100Hz    ; 4.746 ; 4.746 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUH       ; clk_div:inst2|clock_100Hz    ; 5.560 ; 5.560 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUM       ; clk_div:inst2|clock_100Hz    ; 5.213 ; 5.213 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDH       ; clk_div:inst2|clock_100Hz    ; 5.144 ; 5.144 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDM       ; clk_div:inst2|clock_100Hz    ; 4.779 ; 4.779 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUH       ; clk_div:inst2|clock_100Hz    ; 5.284 ; 5.284 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUM       ; clk_div:inst2|clock_100Hz    ; 5.311 ; 5.311 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADH       ; clk_div:inst2|clock_1Hz      ; 5.186 ; 5.186 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADM       ; clk_div:inst2|clock_1Hz      ; 5.187 ; 5.187 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADS       ; clk_div:inst2|clock_1Hz      ; 4.986 ; 4.986 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUH       ; clk_div:inst2|clock_1Hz      ; 5.353 ; 5.353 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUM       ; clk_div:inst2|clock_1Hz      ; 5.054 ; 5.054 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUS       ; clk_div:inst2|clock_1Hz      ; 4.420 ; 4.420 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDH       ; clk_div:inst2|clock_1Hz      ; 5.221 ; 5.221 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDM       ; clk_div:inst2|clock_1Hz      ; 5.171 ; 5.171 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDS       ; clk_div:inst2|clock_1Hz      ; 4.886 ; 4.886 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUH       ; clk_div:inst2|clock_1Hz      ; 5.626 ; 5.626 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUM       ; clk_div:inst2|clock_1Hz      ; 5.128 ; 5.128 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUS       ; clk_div:inst2|clock_1Hz      ; 4.390 ; 4.390 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDH       ; clk_div:inst2|clock_1Hz      ; 5.229 ; 5.229 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDM       ; clk_div:inst2|clock_1Hz      ; 5.210 ; 5.210 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDS       ; clk_div:inst2|clock_1Hz      ; 4.554 ; 4.554 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUH       ; clk_div:inst2|clock_1Hz      ; 5.743 ; 5.743 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUM       ; clk_div:inst2|clock_1Hz      ; 4.901 ; 4.901 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUS       ; clk_div:inst2|clock_1Hz      ; 4.411 ; 4.411 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDH       ; clk_div:inst2|clock_1Hz      ; 5.634 ; 5.634 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDM       ; clk_div:inst2|clock_1Hz      ; 5.229 ; 5.229 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDS       ; clk_div:inst2|clock_1Hz      ; 4.640 ; 4.640 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUH       ; clk_div:inst2|clock_1Hz      ; 5.834 ; 5.834 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUM       ; clk_div:inst2|clock_1Hz      ; 5.076 ; 5.076 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUS       ; clk_div:inst2|clock_1Hz      ; 4.284 ; 4.284 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDH       ; clk_div:inst2|clock_1Hz      ; 5.463 ; 5.463 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDM       ; clk_div:inst2|clock_1Hz      ; 5.184 ; 5.184 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDS       ; clk_div:inst2|clock_1Hz      ; 4.828 ; 4.828 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUH       ; clk_div:inst2|clock_1Hz      ; 5.750 ; 5.750 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUM       ; clk_div:inst2|clock_1Hz      ; 4.952 ; 4.952 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUS       ; clk_div:inst2|clock_1Hz      ; 4.289 ; 4.289 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDH       ; clk_div:inst2|clock_1Hz      ; 5.238 ; 5.238 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDM       ; clk_div:inst2|clock_1Hz      ; 5.022 ; 5.022 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDS       ; clk_div:inst2|clock_1Hz      ; 4.525 ; 4.525 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUH       ; clk_div:inst2|clock_1Hz      ; 5.856 ; 5.856 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUM       ; clk_div:inst2|clock_1Hz      ; 5.250 ; 5.250 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUS       ; clk_div:inst2|clock_1Hz      ; 4.327 ; 4.327 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDH       ; clk_div:inst2|clock_1Hz      ; 5.337 ; 5.337 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDM       ; clk_div:inst2|clock_1Hz      ; 5.055 ; 5.055 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDS       ; clk_div:inst2|clock_1Hz      ; 4.547 ; 4.547 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUH       ; clk_div:inst2|clock_1Hz      ; 5.573 ; 5.573 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUM       ; clk_div:inst2|clock_1Hz      ; 5.348 ; 5.348 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUS       ; clk_div:inst2|clock_1Hz      ; 4.277 ; 4.277 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADH       ; debounce:inst10|pb_debounced ; 3.927 ; 3.927 ; Rise       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 3.621 ; 3.621 ; Rise       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 3.952 ; 3.952 ; Rise       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 3.862 ; 3.862 ; Rise       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 3.962 ; 3.962 ; Rise       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 3.608 ; 3.608 ; Rise       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 4.225 ; 4.225 ; Rise       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 3.936 ; 3.936 ; Rise       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 3.977 ; 3.977 ; Rise       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 3.632 ; 3.632 ; Rise       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 4.342 ; 4.342 ; Rise       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 3.706 ; 3.706 ; Rise       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 4.373 ; 4.373 ; Rise       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 3.647 ; 3.647 ; Rise       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 4.433 ; 4.433 ; Rise       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 3.884 ; 3.884 ; Rise       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 4.207 ; 4.207 ; Rise       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 3.605 ; 3.605 ; Rise       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 4.349 ; 4.349 ; Rise       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 3.760 ; 3.760 ; Rise       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 3.986 ; 3.986 ; Rise       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 3.445 ; 3.445 ; Rise       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 4.455 ; 4.455 ; Rise       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 4.058 ; 4.058 ; Rise       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 4.081 ; 4.081 ; Rise       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 3.488 ; 3.488 ; Rise       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 4.172 ; 4.172 ; Rise       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 4.156 ; 4.156 ; Rise       ; debounce:inst10|pb_debounced ;
; ADH       ; debounce:inst10|pb_debounced ; 5.273 ; 5.273 ; Fall       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 5.035 ; 5.035 ; Fall       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 5.263 ; 5.263 ; Fall       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 5.206 ; 5.206 ; Fall       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 5.308 ; 5.308 ; Fall       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 5.019 ; 5.019 ; Fall       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 5.539 ; 5.539 ; Fall       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 5.280 ; 5.280 ; Fall       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 5.323 ; 5.323 ; Fall       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 5.058 ; 5.058 ; Fall       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 5.650 ; 5.650 ; Fall       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 5.050 ; 5.050 ; Fall       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 5.719 ; 5.719 ; Fall       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 5.077 ; 5.077 ; Fall       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 5.751 ; 5.751 ; Fall       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 5.228 ; 5.228 ; Fall       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 5.553 ; 5.553 ; Fall       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 5.032 ; 5.032 ; Fall       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 5.669 ; 5.669 ; Fall       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 5.104 ; 5.104 ; Fall       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 5.332 ; 5.332 ; Fall       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 4.870 ; 4.870 ; Fall       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 5.774 ; 5.774 ; Fall       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 5.402 ; 5.402 ; Fall       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 5.427 ; 5.427 ; Fall       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 4.903 ; 4.903 ; Fall       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 5.493 ; 5.493 ; Fall       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 5.500 ; 5.500 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; ADH       ; clk_div:inst2|clock_100Hz    ; 4.689 ; 4.689 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADM       ; clk_div:inst2|clock_100Hz    ; 4.811 ; 4.811 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUH       ; clk_div:inst2|clock_100Hz    ; 4.926 ; 4.926 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUM       ; clk_div:inst2|clock_100Hz    ; 4.888 ; 4.888 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDH       ; clk_div:inst2|clock_100Hz    ; 4.721 ; 4.721 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDM       ; clk_div:inst2|clock_100Hz    ; 4.798 ; 4.798 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUH       ; clk_div:inst2|clock_100Hz    ; 5.202 ; 5.202 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUM       ; clk_div:inst2|clock_100Hz    ; 4.956 ; 4.956 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDH       ; clk_div:inst2|clock_100Hz    ; 4.729 ; 4.729 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDM       ; clk_div:inst2|clock_100Hz    ; 4.822 ; 4.822 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUH       ; clk_div:inst2|clock_100Hz    ; 5.313 ; 5.313 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUM       ; clk_div:inst2|clock_100Hz    ; 4.721 ; 4.721 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDH       ; clk_div:inst2|clock_100Hz    ; 5.131 ; 5.131 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDM       ; clk_div:inst2|clock_100Hz    ; 4.837 ; 4.837 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUH       ; clk_div:inst2|clock_100Hz    ; 5.413 ; 5.413 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUM       ; clk_div:inst2|clock_100Hz    ; 4.904 ; 4.904 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDH       ; clk_div:inst2|clock_100Hz    ; 4.968 ; 4.968 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDM       ; clk_div:inst2|clock_100Hz    ; 4.795 ; 4.795 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUH       ; clk_div:inst2|clock_100Hz    ; 5.331 ; 5.331 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUM       ; clk_div:inst2|clock_100Hz    ; 4.780 ; 4.780 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDH       ; clk_div:inst2|clock_100Hz    ; 4.741 ; 4.741 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDM       ; clk_div:inst2|clock_100Hz    ; 4.635 ; 4.635 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUH       ; clk_div:inst2|clock_100Hz    ; 5.429 ; 5.429 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUM       ; clk_div:inst2|clock_100Hz    ; 5.078 ; 5.078 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDH       ; clk_div:inst2|clock_100Hz    ; 4.840 ; 4.840 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDM       ; clk_div:inst2|clock_100Hz    ; 4.678 ; 4.678 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUH       ; clk_div:inst2|clock_100Hz    ; 5.155 ; 5.155 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUM       ; clk_div:inst2|clock_100Hz    ; 5.184 ; 5.184 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADH       ; clk_div:inst2|clock_1Hz      ; 5.023 ; 5.023 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADM       ; clk_div:inst2|clock_1Hz      ; 4.983 ; 4.983 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADS       ; clk_div:inst2|clock_1Hz      ; 4.860 ; 4.860 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUH       ; clk_div:inst2|clock_1Hz      ; 5.045 ; 5.045 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUM       ; clk_div:inst2|clock_1Hz      ; 4.927 ; 4.927 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUS       ; clk_div:inst2|clock_1Hz      ; 4.200 ; 4.200 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDH       ; clk_div:inst2|clock_1Hz      ; 5.056 ; 5.056 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDM       ; clk_div:inst2|clock_1Hz      ; 4.970 ; 4.970 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDS       ; clk_div:inst2|clock_1Hz      ; 4.756 ; 4.756 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUH       ; clk_div:inst2|clock_1Hz      ; 5.321 ; 5.321 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUM       ; clk_div:inst2|clock_1Hz      ; 4.995 ; 4.995 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUS       ; clk_div:inst2|clock_1Hz      ; 4.168 ; 4.168 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDH       ; clk_div:inst2|clock_1Hz      ; 5.062 ; 5.062 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDM       ; clk_div:inst2|clock_1Hz      ; 4.994 ; 4.994 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDS       ; clk_div:inst2|clock_1Hz      ; 4.423 ; 4.423 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUH       ; clk_div:inst2|clock_1Hz      ; 5.432 ; 5.432 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUM       ; clk_div:inst2|clock_1Hz      ; 4.760 ; 4.760 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUS       ; clk_div:inst2|clock_1Hz      ; 4.186 ; 4.186 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDH       ; clk_div:inst2|clock_1Hz      ; 5.467 ; 5.467 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDM       ; clk_div:inst2|clock_1Hz      ; 5.009 ; 5.009 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDS       ; clk_div:inst2|clock_1Hz      ; 4.513 ; 4.513 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUH       ; clk_div:inst2|clock_1Hz      ; 5.532 ; 5.532 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUM       ; clk_div:inst2|clock_1Hz      ; 4.940 ; 4.940 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUS       ; clk_div:inst2|clock_1Hz      ; 4.060 ; 4.060 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDH       ; clk_div:inst2|clock_1Hz      ; 5.304 ; 5.304 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDM       ; clk_div:inst2|clock_1Hz      ; 4.967 ; 4.967 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDS       ; clk_div:inst2|clock_1Hz      ; 4.700 ; 4.700 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUH       ; clk_div:inst2|clock_1Hz      ; 5.450 ; 5.450 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUM       ; clk_div:inst2|clock_1Hz      ; 4.816 ; 4.816 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUS       ; clk_div:inst2|clock_1Hz      ; 4.065 ; 4.065 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDH       ; clk_div:inst2|clock_1Hz      ; 5.071 ; 5.071 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDM       ; clk_div:inst2|clock_1Hz      ; 4.807 ; 4.807 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDS       ; clk_div:inst2|clock_1Hz      ; 4.399 ; 4.399 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUH       ; clk_div:inst2|clock_1Hz      ; 5.548 ; 5.548 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUM       ; clk_div:inst2|clock_1Hz      ; 5.114 ; 5.114 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUS       ; clk_div:inst2|clock_1Hz      ; 4.098 ; 4.098 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDH       ; clk_div:inst2|clock_1Hz      ; 5.173 ; 5.173 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDM       ; clk_div:inst2|clock_1Hz      ; 4.850 ; 4.850 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDS       ; clk_div:inst2|clock_1Hz      ; 4.422 ; 4.422 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUH       ; clk_div:inst2|clock_1Hz      ; 5.274 ; 5.274 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUM       ; clk_div:inst2|clock_1Hz      ; 5.224 ; 5.224 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUS       ; clk_div:inst2|clock_1Hz      ; 4.053 ; 4.053 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADH       ; debounce:inst10|pb_debounced ; 3.621 ; 3.621 ; Rise       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 3.559 ; 3.559 ; Rise       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 3.519 ; 3.519 ; Rise       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 3.306 ; 3.306 ; Rise       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 3.654 ; 3.654 ; Rise       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 3.543 ; 3.543 ; Rise       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 3.799 ; 3.799 ; Rise       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 3.374 ; 3.374 ; Rise       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 3.660 ; 3.660 ; Rise       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 3.582 ; 3.582 ; Rise       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 3.908 ; 3.908 ; Rise       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 3.139 ; 3.139 ; Rise       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 4.076 ; 4.076 ; Rise       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 3.601 ; 3.601 ; Rise       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 4.012 ; 4.012 ; Rise       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 3.322 ; 3.322 ; Rise       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 3.904 ; 3.904 ; Rise       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 3.556 ; 3.556 ; Rise       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 3.930 ; 3.930 ; Rise       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 3.198 ; 3.198 ; Rise       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 3.669 ; 3.669 ; Rise       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 3.394 ; 3.394 ; Rise       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 4.030 ; 4.030 ; Rise       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 3.496 ; 3.496 ; Rise       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 3.771 ; 3.771 ; Rise       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 3.427 ; 3.427 ; Rise       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 3.754 ; 3.754 ; Rise       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 3.602 ; 3.602 ; Rise       ; debounce:inst10|pb_debounced ;
; ADH       ; debounce:inst10|pb_debounced ; 3.621 ; 3.621 ; Fall       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 3.559 ; 3.559 ; Fall       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 3.519 ; 3.519 ; Fall       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 3.306 ; 3.306 ; Fall       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 3.654 ; 3.654 ; Fall       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 3.543 ; 3.543 ; Fall       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 3.799 ; 3.799 ; Fall       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 3.374 ; 3.374 ; Fall       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 3.660 ; 3.660 ; Fall       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 3.582 ; 3.582 ; Fall       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 3.908 ; 3.908 ; Fall       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 3.139 ; 3.139 ; Fall       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 4.076 ; 4.076 ; Fall       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 3.601 ; 3.601 ; Fall       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 4.012 ; 4.012 ; Fall       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 3.322 ; 3.322 ; Fall       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 3.904 ; 3.904 ; Fall       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 3.556 ; 3.556 ; Fall       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 3.930 ; 3.930 ; Fall       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 3.198 ; 3.198 ; Fall       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 3.669 ; 3.669 ; Fall       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 3.394 ; 3.394 ; Fall       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 4.030 ; 4.030 ; Fall       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 3.496 ; 3.496 ; Fall       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 3.771 ; 3.771 ; Fall       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 3.427 ; 3.427 ; Fall       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 3.754 ; 3.754 ; Fall       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 3.602 ; 3.602 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; datos[2]   ; AUM         ; 4.837 ; 4.837 ; 4.837 ; 4.837 ;
; datos[2]   ; BUM         ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; datos[2]   ; CUM         ;       ; 4.670 ; 4.670 ;       ;
; datos[2]   ; DUM         ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; datos[2]   ; EUM         ; 4.729 ;       ;       ; 4.729 ;
; datos[2]   ; FUM         ; 5.027 ;       ;       ; 5.027 ;
; datos[2]   ; GUM         ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; datos[3]   ; AUM         ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; datos[3]   ; BUM         ; 4.418 ; 4.418 ; 4.418 ; 4.418 ;
; datos[3]   ; CUM         ; 4.191 ;       ;       ; 4.191 ;
; datos[3]   ; DUM         ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; datos[3]   ; EUM         ;       ; 4.242 ; 4.242 ;       ;
; datos[3]   ; FUM         ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; datos[3]   ; GUM         ; 4.638 ; 4.638 ; 4.638 ; 4.638 ;
; datos[4]   ; AUM         ; 4.359 ; 4.359 ; 4.359 ; 4.359 ;
; datos[4]   ; BUM         ; 4.427 ;       ;       ; 4.427 ;
; datos[4]   ; CUM         ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; datos[4]   ; DUM         ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; datos[4]   ; EUM         ; 4.248 ; 4.248 ; 4.248 ; 4.248 ;
; datos[4]   ; FUM         ; 4.546 ; 4.546 ; 4.546 ; 4.546 ;
; datos[4]   ; GUM         ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; datos[5]   ; AUM         ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; datos[5]   ; BUM         ; 4.449 ; 4.449 ; 4.449 ; 4.449 ;
; datos[5]   ; CUM         ; 4.219 ; 4.219 ; 4.219 ; 4.219 ;
; datos[5]   ; DUM         ; 4.397 ; 4.397 ; 4.397 ; 4.397 ;
; datos[5]   ; EUM         ;       ; 4.273 ; 4.273 ;       ;
; datos[5]   ; FUM         ; 4.571 ; 4.571 ; 4.571 ; 4.571 ;
; datos[5]   ; GUM         ; 4.669 ; 4.669 ; 4.669 ; 4.669 ;
; datos[6]   ; ADM         ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; datos[6]   ; BDM         ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; datos[6]   ; CDM         ;       ; 4.317 ; 4.317 ;       ;
; datos[6]   ; DDM         ; 4.343 ; 4.343 ; 4.343 ; 4.343 ;
; datos[6]   ; EDM         ; 4.298 ;       ;       ; 4.298 ;
; datos[6]   ; FDM         ; 4.137 ;       ;       ; 4.137 ;
; datos[6]   ; GDM         ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; datos[7]   ; ADM         ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; datos[7]   ; BDM         ; 4.965 ; 4.965 ; 4.965 ; 4.965 ;
; datos[7]   ; CDM         ; 4.989 ;       ;       ; 4.989 ;
; datos[7]   ; DDM         ; 5.004 ; 5.004 ; 5.004 ; 5.004 ;
; datos[7]   ; EDM         ;       ; 4.962 ; 4.962 ;       ;
; datos[7]   ; FDM         ; 4.802 ; 4.802 ; 4.802 ; 4.802 ;
; datos[7]   ; GDM         ; 4.845 ; 4.845 ; 4.845 ; 4.845 ;
; datos[8]   ; ADM         ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; datos[8]   ; BDM         ; 5.017 ;       ;       ; 5.017 ;
; datos[8]   ; CDM         ; 5.056 ; 5.056 ; 5.056 ; 5.056 ;
; datos[8]   ; DDM         ; 5.075 ; 5.075 ; 5.075 ; 5.075 ;
; datos[8]   ; EDM         ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; datos[8]   ; FDM         ; 4.868 ; 4.868 ; 4.868 ; 4.868 ;
; datos[8]   ; GDM         ; 4.901 ; 4.901 ; 4.901 ; 4.901 ;
; datos[9]   ; ADM         ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; datos[9]   ; BDM         ; 4.864 ; 4.864 ; 4.864 ; 4.864 ;
; datos[9]   ; CDM         ; 4.890 ; 4.890 ; 4.890 ; 4.890 ;
; datos[9]   ; DDM         ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; datos[9]   ; EDM         ;       ; 4.866 ; 4.866 ;       ;
; datos[9]   ; FDM         ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; datos[9]   ; GDM         ; 4.747 ; 4.747 ; 4.747 ; 4.747 ;
; datos[10]  ; AUH         ; 4.836 ; 4.836 ; 4.836 ; 4.836 ;
; datos[10]  ; BUH         ; 5.112 ; 5.112 ; 5.112 ; 5.112 ;
; datos[10]  ; CUH         ;       ; 5.223 ; 5.223 ;       ;
; datos[10]  ; DUH         ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; datos[10]  ; EUH         ; 5.242 ;       ;       ; 5.242 ;
; datos[10]  ; FUH         ; 5.347 ;       ;       ; 5.347 ;
; datos[10]  ; GUH         ; 5.066 ; 5.066 ; 5.066 ; 5.066 ;
; datos[11]  ; AUH         ; 4.866 ; 4.866 ; 4.866 ; 4.866 ;
; datos[11]  ; BUH         ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; datos[11]  ; CUH         ; 5.255 ;       ;       ; 5.255 ;
; datos[11]  ; DUH         ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; datos[11]  ; EUH         ;       ; 5.277 ; 5.277 ;       ;
; datos[11]  ; FUH         ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; datos[11]  ; GUH         ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; datos[12]  ; AUH         ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; datos[12]  ; BUH         ; 5.034 ;       ;       ; 5.034 ;
; datos[12]  ; CUH         ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; datos[12]  ; DUH         ; 5.245 ; 5.245 ; 5.245 ; 5.245 ;
; datos[12]  ; EUH         ; 5.163 ; 5.163 ; 5.163 ; 5.163 ;
; datos[12]  ; FUH         ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; datos[12]  ; GUH         ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; datos[13]  ; AUH         ; 7.290 ; 7.290 ; 7.290 ; 7.290 ;
; datos[13]  ; BUH         ; 7.563 ; 7.563 ; 7.563 ; 7.563 ;
; datos[13]  ; CUH         ; 7.680 ; 7.680 ; 7.680 ; 7.680 ;
; datos[13]  ; DUH         ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; datos[13]  ; EUH         ;       ; 7.687 ; 7.687 ;       ;
; datos[13]  ; FUH         ; 7.793 ; 7.793 ; 7.793 ; 7.793 ;
; datos[13]  ; GUH         ; 7.510 ; 7.510 ; 7.510 ; 7.510 ;
; datos[14]  ; ADH         ; 7.057 ; 7.057 ; 7.057 ; 7.057 ;
; datos[14]  ; BDH         ; 7.089 ; 7.089 ; 7.089 ; 7.089 ;
; datos[14]  ; CDH         ;       ; 7.097 ; 7.097 ;       ;
; datos[14]  ; DDH         ; 7.499 ; 7.499 ; 7.499 ; 7.499 ;
; datos[14]  ; EDH         ; 7.336 ;       ;       ; 7.336 ;
; datos[14]  ; FDH         ; 7.109 ;       ;       ; 7.109 ;
; datos[14]  ; GDH         ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; datos[15]  ; ADH         ; 7.047 ; 7.047 ; 7.047 ; 7.047 ;
; datos[15]  ; BDH         ; 7.082 ; 7.082 ; 7.082 ; 7.082 ;
; datos[15]  ; CDH         ; 7.090 ;       ;       ; 7.090 ;
; datos[15]  ; DDH         ; 7.495 ; 7.495 ; 7.495 ; 7.495 ;
; datos[15]  ; EDH         ;       ; 7.324 ; 7.324 ;       ;
; datos[15]  ; FDH         ; 7.099 ; 7.099 ; 7.099 ; 7.099 ;
; datos[15]  ; GDH         ; 7.198 ; 7.198 ; 7.198 ; 7.198 ;
; datos[16]  ; ADH         ; 7.492 ; 7.492 ; 7.492 ; 7.492 ;
; datos[16]  ; BDH         ; 7.527 ;       ;       ; 7.527 ;
; datos[16]  ; CDH         ; 7.542 ; 7.542 ; 7.542 ; 7.542 ;
; datos[16]  ; DDH         ; 7.938 ; 7.938 ; 7.938 ; 7.938 ;
; datos[16]  ; EDH         ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; datos[16]  ; FDH         ; 7.551 ; 7.551 ; 7.551 ; 7.551 ;
; datos[16]  ; GDH         ; 7.646 ; 7.646 ; 7.646 ; 7.646 ;
; datos[17]  ; ADH         ; 7.206 ; 7.206 ; 7.206 ; 7.206 ;
; datos[17]  ; BDH         ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; datos[17]  ; CDH         ; 7.245 ; 7.245 ; 7.245 ; 7.245 ;
; datos[17]  ; DDH         ; 7.661 ; 7.661 ; 7.661 ; 7.661 ;
; datos[17]  ; EDH         ;       ; 7.489 ; 7.489 ;       ;
; datos[17]  ; FDH         ; 7.254 ; 7.254 ; 7.254 ; 7.254 ;
; datos[17]  ; GDH         ; 7.356 ; 7.356 ; 7.356 ; 7.356 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; datos[2]   ; AUM         ; 4.837 ; 4.837 ; 4.837 ; 4.837 ;
; datos[2]   ; BUM         ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; datos[2]   ; CUM         ;       ; 4.670 ; 4.670 ;       ;
; datos[2]   ; DUM         ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; datos[2]   ; EUM         ; 4.729 ;       ;       ; 4.729 ;
; datos[2]   ; FUM         ; 5.027 ;       ;       ; 5.027 ;
; datos[2]   ; GUM         ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; datos[3]   ; AUM         ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; datos[3]   ; BUM         ; 4.418 ; 4.418 ; 4.418 ; 4.418 ;
; datos[3]   ; CUM         ; 4.191 ;       ;       ; 4.191 ;
; datos[3]   ; DUM         ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; datos[3]   ; EUM         ;       ; 4.242 ; 4.242 ;       ;
; datos[3]   ; FUM         ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; datos[3]   ; GUM         ; 4.638 ; 4.638 ; 4.638 ; 4.638 ;
; datos[4]   ; AUM         ; 4.359 ; 4.359 ; 4.359 ; 4.359 ;
; datos[4]   ; BUM         ; 4.427 ;       ;       ; 4.427 ;
; datos[4]   ; CUM         ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; datos[4]   ; DUM         ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; datos[4]   ; EUM         ; 4.248 ; 4.248 ; 4.248 ; 4.248 ;
; datos[4]   ; FUM         ; 4.546 ; 4.546 ; 4.546 ; 4.546 ;
; datos[4]   ; GUM         ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; datos[5]   ; AUM         ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; datos[5]   ; BUM         ; 4.449 ; 4.449 ; 4.449 ; 4.449 ;
; datos[5]   ; CUM         ; 4.219 ; 4.219 ; 4.219 ; 4.219 ;
; datos[5]   ; DUM         ; 4.397 ; 4.397 ; 4.397 ; 4.397 ;
; datos[5]   ; EUM         ;       ; 4.273 ; 4.273 ;       ;
; datos[5]   ; FUM         ; 4.571 ; 4.571 ; 4.571 ; 4.571 ;
; datos[5]   ; GUM         ; 4.669 ; 4.669 ; 4.669 ; 4.669 ;
; datos[6]   ; ADM         ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; datos[6]   ; BDM         ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; datos[6]   ; CDM         ;       ; 4.317 ; 4.317 ;       ;
; datos[6]   ; DDM         ; 4.343 ; 4.343 ; 4.343 ; 4.343 ;
; datos[6]   ; EDM         ; 4.298 ;       ;       ; 4.298 ;
; datos[6]   ; FDM         ; 4.137 ;       ;       ; 4.137 ;
; datos[6]   ; GDM         ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; datos[7]   ; ADM         ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; datos[7]   ; BDM         ; 4.965 ; 4.965 ; 4.965 ; 4.965 ;
; datos[7]   ; CDM         ; 4.989 ;       ;       ; 4.989 ;
; datos[7]   ; DDM         ; 5.004 ; 5.004 ; 5.004 ; 5.004 ;
; datos[7]   ; EDM         ;       ; 4.962 ; 4.962 ;       ;
; datos[7]   ; FDM         ; 4.802 ; 4.802 ; 4.802 ; 4.802 ;
; datos[7]   ; GDM         ; 4.845 ; 4.845 ; 4.845 ; 4.845 ;
; datos[8]   ; ADM         ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; datos[8]   ; BDM         ; 5.017 ;       ;       ; 5.017 ;
; datos[8]   ; CDM         ; 5.056 ; 5.056 ; 5.056 ; 5.056 ;
; datos[8]   ; DDM         ; 5.075 ; 5.075 ; 5.075 ; 5.075 ;
; datos[8]   ; EDM         ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; datos[8]   ; FDM         ; 4.868 ; 4.868 ; 4.868 ; 4.868 ;
; datos[8]   ; GDM         ; 4.901 ; 4.901 ; 4.901 ; 4.901 ;
; datos[9]   ; ADM         ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; datos[9]   ; BDM         ; 4.864 ; 4.864 ; 4.864 ; 4.864 ;
; datos[9]   ; CDM         ; 4.890 ; 4.890 ; 4.890 ; 4.890 ;
; datos[9]   ; DDM         ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; datos[9]   ; EDM         ;       ; 4.866 ; 4.866 ;       ;
; datos[9]   ; FDM         ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; datos[9]   ; GDM         ; 4.747 ; 4.747 ; 4.747 ; 4.747 ;
; datos[10]  ; AUH         ; 4.836 ; 4.836 ; 4.836 ; 4.836 ;
; datos[10]  ; BUH         ; 5.112 ; 5.112 ; 5.112 ; 5.112 ;
; datos[10]  ; CUH         ;       ; 5.223 ; 5.223 ;       ;
; datos[10]  ; DUH         ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; datos[10]  ; EUH         ; 5.242 ;       ;       ; 5.242 ;
; datos[10]  ; FUH         ; 5.347 ;       ;       ; 5.347 ;
; datos[10]  ; GUH         ; 5.066 ; 5.066 ; 5.066 ; 5.066 ;
; datos[11]  ; AUH         ; 4.866 ; 4.866 ; 4.866 ; 4.866 ;
; datos[11]  ; BUH         ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; datos[11]  ; CUH         ; 5.255 ;       ;       ; 5.255 ;
; datos[11]  ; DUH         ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; datos[11]  ; EUH         ;       ; 5.277 ; 5.277 ;       ;
; datos[11]  ; FUH         ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; datos[11]  ; GUH         ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; datos[12]  ; AUH         ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; datos[12]  ; BUH         ; 5.034 ;       ;       ; 5.034 ;
; datos[12]  ; CUH         ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; datos[12]  ; DUH         ; 5.245 ; 5.245 ; 5.245 ; 5.245 ;
; datos[12]  ; EUH         ; 5.163 ; 5.163 ; 5.163 ; 5.163 ;
; datos[12]  ; FUH         ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; datos[12]  ; GUH         ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; datos[13]  ; AUH         ; 7.290 ; 7.290 ; 7.290 ; 7.290 ;
; datos[13]  ; BUH         ; 7.563 ; 7.563 ; 7.563 ; 7.563 ;
; datos[13]  ; CUH         ; 7.680 ; 7.680 ; 7.680 ; 7.680 ;
; datos[13]  ; DUH         ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; datos[13]  ; EUH         ;       ; 7.687 ; 7.687 ;       ;
; datos[13]  ; FUH         ; 7.793 ; 7.793 ; 7.793 ; 7.793 ;
; datos[13]  ; GUH         ; 7.510 ; 7.510 ; 7.510 ; 7.510 ;
; datos[14]  ; ADH         ; 7.057 ; 7.057 ; 7.057 ; 7.057 ;
; datos[14]  ; BDH         ; 7.089 ; 7.089 ; 7.089 ; 7.089 ;
; datos[14]  ; CDH         ;       ; 7.097 ; 7.097 ;       ;
; datos[14]  ; DDH         ; 7.499 ; 7.499 ; 7.499 ; 7.499 ;
; datos[14]  ; EDH         ; 7.336 ;       ;       ; 7.336 ;
; datos[14]  ; FDH         ; 7.109 ;       ;       ; 7.109 ;
; datos[14]  ; GDH         ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; datos[15]  ; ADH         ; 7.047 ; 7.047 ; 7.047 ; 7.047 ;
; datos[15]  ; BDH         ; 7.082 ; 7.082 ; 7.082 ; 7.082 ;
; datos[15]  ; CDH         ; 7.090 ;       ;       ; 7.090 ;
; datos[15]  ; DDH         ; 7.495 ; 7.495 ; 7.495 ; 7.495 ;
; datos[15]  ; EDH         ;       ; 7.324 ; 7.324 ;       ;
; datos[15]  ; FDH         ; 7.099 ; 7.099 ; 7.099 ; 7.099 ;
; datos[15]  ; GDH         ; 7.198 ; 7.198 ; 7.198 ; 7.198 ;
; datos[16]  ; ADH         ; 7.492 ; 7.492 ; 7.492 ; 7.492 ;
; datos[16]  ; BDH         ; 7.527 ;       ;       ; 7.527 ;
; datos[16]  ; CDH         ; 7.542 ; 7.542 ; 7.542 ; 7.542 ;
; datos[16]  ; DDH         ; 7.938 ; 7.938 ; 7.938 ; 7.938 ;
; datos[16]  ; EDH         ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; datos[16]  ; FDH         ; 7.551 ; 7.551 ; 7.551 ; 7.551 ;
; datos[16]  ; GDH         ; 7.646 ; 7.646 ; 7.646 ; 7.646 ;
; datos[17]  ; ADH         ; 7.206 ; 7.206 ; 7.206 ; 7.206 ;
; datos[17]  ; BDH         ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; datos[17]  ; CDH         ; 7.245 ; 7.245 ; 7.245 ; 7.245 ;
; datos[17]  ; DDH         ; 7.661 ; 7.661 ; 7.661 ; 7.661 ;
; datos[17]  ; EDH         ;       ; 7.489 ; 7.489 ;       ;
; datos[17]  ; FDH         ; 7.254 ; 7.254 ; 7.254 ; 7.254 ;
; datos[17]  ; GDH         ; 7.356 ; 7.356 ; 7.356 ; 7.356 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+---------------------------------+----------+--------+----------+---------+---------------------+
; Clock                           ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                ; -12.176  ; -2.105 ; -1.450   ; -0.757  ; -1.380              ;
;  CLK                            ; -1.208   ; -2.105 ; N/A      ; N/A     ; -1.380              ;
;  clk_div:inst2|clock_100Hz      ; -0.477   ; 0.241  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_100Khz_reg ; -0.231   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_100hz_reg  ; -0.199   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_10Hz_reg   ; -0.241   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_10Khz_reg  ; -0.069   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_1Hz        ; -12.176  ; -0.218 ; -1.069   ; -0.757  ; -0.500              ;
;  clk_div:inst2|clock_1Khz_reg   ; -0.063   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_1Mhz_reg   ; -0.075   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  debounce:inst10|pb_debounced   ; N/A      ; N/A    ; -1.450   ; 0.479   ; 0.500               ;
;  debounce:inst8|pb_debounced    ; 0.379    ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                 ; -187.877 ; -3.903 ; -33.928  ; -8.992  ; -87.38              ;
;  CLK                            ; -8.942   ; -2.140 ; N/A      ; N/A     ; -18.380             ;
;  clk_div:inst2|clock_100Hz      ; -1.005   ; 0.000  ; N/A      ; N/A     ; -20.000             ;
;  clk_div:inst2|clock_100Khz_reg ; -0.280   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_100hz_reg  ; -0.266   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_10Hz_reg   ; -0.291   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_10Khz_reg  ; -0.148   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_1Hz        ; -176.652 ; -2.394 ; -19.232  ; -8.992  ; -24.000             ;
;  clk_div:inst2|clock_1Khz_reg   ; -0.146   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_1Mhz_reg   ; -0.147   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  debounce:inst10|pb_debounced   ; N/A      ; N/A    ; -14.696  ; 0.000   ; 0.000               ;
;  debounce:inst8|pb_debounced    ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
+---------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; 5.052 ; 5.052 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; 4.360 ; 4.360 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; 0.665 ; 0.665 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; 0.912 ; 0.912 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; clk_div:inst2|clock_1Hz      ; 9.699 ; 9.699 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[2]  ; clk_div:inst2|clock_1Hz      ; 9.032 ; 9.032 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[3]  ; clk_div:inst2|clock_1Hz      ; 8.241 ; 8.241 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[4]  ; clk_div:inst2|clock_1Hz      ; 8.040 ; 8.040 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[5]  ; clk_div:inst2|clock_1Hz      ; 8.275 ; 8.275 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[6]  ; clk_div:inst2|clock_1Hz      ; 6.350 ; 6.350 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[7]  ; clk_div:inst2|clock_1Hz      ; 7.504 ; 7.504 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[8]  ; clk_div:inst2|clock_1Hz      ; 7.480 ; 7.480 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[9]  ; clk_div:inst2|clock_1Hz      ; 7.549 ; 7.549 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[10] ; clk_div:inst2|clock_1Hz      ; 6.283 ; 6.283 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[11] ; clk_div:inst2|clock_1Hz      ; 6.090 ; 6.090 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[12] ; clk_div:inst2|clock_1Hz      ; 6.341 ; 6.341 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[13] ; clk_div:inst2|clock_1Hz      ; 9.699 ; 9.699 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[14] ; clk_div:inst2|clock_1Hz      ; 7.444 ; 7.444 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[15] ; clk_div:inst2|clock_1Hz      ; 7.676 ; 7.676 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[16] ; clk_div:inst2|clock_1Hz      ; 8.456 ; 8.456 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[17] ; clk_div:inst2|clock_1Hz      ; 6.896 ; 6.896 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; datos[*]   ; debounce:inst10|pb_debounced ; 6.080 ; 6.080 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[2]  ; debounce:inst10|pb_debounced ; 1.607 ; 1.607 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[3]  ; debounce:inst10|pb_debounced ; 0.675 ; 0.675 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[4]  ; debounce:inst10|pb_debounced ; 0.775 ; 0.775 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[5]  ; debounce:inst10|pb_debounced ; 0.450 ; 0.450 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[6]  ; debounce:inst10|pb_debounced ; 0.483 ; 0.483 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[7]  ; debounce:inst10|pb_debounced ; 1.750 ; 1.750 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[8]  ; debounce:inst10|pb_debounced ; 1.566 ; 1.566 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[9]  ; debounce:inst10|pb_debounced ; 1.636 ; 1.636 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; 1.323 ; 1.323 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; 1.459 ; 1.459 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; 1.294 ; 1.294 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; 4.867 ; 4.867 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; 4.841 ; 4.841 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; 5.114 ; 5.114 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; 6.080 ; 6.080 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; 4.803 ; 4.803 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; -2.692 ; -2.692 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; -2.343 ; -2.343 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; -0.016 ; -0.016 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; -0.173 ; -0.173 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; clk_div:inst2|clock_1Hz      ; -0.784 ; -0.784 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[2]  ; clk_div:inst2|clock_1Hz      ; -1.313 ; -1.313 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[3]  ; clk_div:inst2|clock_1Hz      ; -0.859 ; -0.859 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[4]  ; clk_div:inst2|clock_1Hz      ; -0.784 ; -0.784 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[5]  ; clk_div:inst2|clock_1Hz      ; -0.930 ; -0.930 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[6]  ; clk_div:inst2|clock_1Hz      ; -0.853 ; -0.853 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[7]  ; clk_div:inst2|clock_1Hz      ; -1.475 ; -1.475 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[8]  ; clk_div:inst2|clock_1Hz      ; -1.520 ; -1.520 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[9]  ; clk_div:inst2|clock_1Hz      ; -1.476 ; -1.476 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[10] ; clk_div:inst2|clock_1Hz      ; -1.747 ; -1.747 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[11] ; clk_div:inst2|clock_1Hz      ; -1.646 ; -1.646 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[12] ; clk_div:inst2|clock_1Hz      ; -1.775 ; -1.775 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[13] ; clk_div:inst2|clock_1Hz      ; -3.917 ; -3.917 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[14] ; clk_div:inst2|clock_1Hz      ; -3.708 ; -3.708 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[15] ; clk_div:inst2|clock_1Hz      ; -3.818 ; -3.818 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[16] ; clk_div:inst2|clock_1Hz      ; -4.180 ; -4.180 ; Rise       ; clk_div:inst2|clock_1Hz      ;
;  datos[17] ; clk_div:inst2|clock_1Hz      ; -3.496 ; -3.496 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; datos[*]   ; debounce:inst10|pb_debounced ; 0.727  ; 0.727  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[2]  ; debounce:inst10|pb_debounced ; -0.037 ; -0.037 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[3]  ; debounce:inst10|pb_debounced ; 0.469  ; 0.469  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[4]  ; debounce:inst10|pb_debounced ; 0.388  ; 0.388  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[5]  ; debounce:inst10|pb_debounced ; 0.727  ; 0.727  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[6]  ; debounce:inst10|pb_debounced ; 0.679  ; 0.679  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[7]  ; debounce:inst10|pb_debounced ; -0.245 ; -0.245 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[8]  ; debounce:inst10|pb_debounced ; -0.212 ; -0.212 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[9]  ; debounce:inst10|pb_debounced ; -0.246 ; -0.246 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; -0.148 ; -0.148 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; -0.189 ; -0.189 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; -0.128 ; -0.128 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; -2.309 ; -2.309 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; -2.346 ; -2.346 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; -2.476 ; -2.476 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; -2.605 ; -2.605 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; -2.331 ; -2.331 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; ADH       ; clk_div:inst2|clock_100Hz    ; 9.535  ; 9.535  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADM       ; clk_div:inst2|clock_100Hz    ; 9.510  ; 9.510  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUH       ; clk_div:inst2|clock_100Hz    ; 9.722  ; 9.722  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUM       ; clk_div:inst2|clock_100Hz    ; 9.660  ; 9.660  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDH       ; clk_div:inst2|clock_100Hz    ; 9.677  ; 9.677  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDM       ; clk_div:inst2|clock_100Hz    ; 9.483  ; 9.483  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUH       ; clk_div:inst2|clock_100Hz    ; 10.369 ; 10.369 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUM       ; clk_div:inst2|clock_100Hz    ; 9.892  ; 9.892  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDH       ; clk_div:inst2|clock_100Hz    ; 9.675  ; 9.675  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDM       ; clk_div:inst2|clock_100Hz    ; 9.526  ; 9.526  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUH       ; clk_div:inst2|clock_100Hz    ; 10.647 ; 10.647 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUM       ; clk_div:inst2|clock_100Hz    ; 9.281  ; 9.281  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDH       ; clk_div:inst2|clock_100Hz    ; 10.330 ; 10.330 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDM       ; clk_div:inst2|clock_100Hz    ; 9.573  ; 9.573  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUH       ; clk_div:inst2|clock_100Hz    ; 10.908 ; 10.908 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUM       ; clk_div:inst2|clock_100Hz    ; 9.712  ; 9.712  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDH       ; clk_div:inst2|clock_100Hz    ; 10.254 ; 10.254 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDM       ; clk_div:inst2|clock_100Hz    ; 9.504  ; 9.504  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUH       ; clk_div:inst2|clock_100Hz    ; 10.657 ; 10.657 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUM       ; clk_div:inst2|clock_100Hz    ; 9.414  ; 9.414  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDH       ; clk_div:inst2|clock_100Hz    ; 9.706  ; 9.706  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDM       ; clk_div:inst2|clock_100Hz    ; 9.150  ; 9.150  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUH       ; clk_div:inst2|clock_100Hz    ; 10.925 ; 10.925 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUM       ; clk_div:inst2|clock_100Hz    ; 10.186 ; 10.186 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDH       ; clk_div:inst2|clock_100Hz    ; 9.941  ; 9.941  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDM       ; clk_div:inst2|clock_100Hz    ; 9.225  ; 9.225  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUH       ; clk_div:inst2|clock_100Hz    ; 10.232 ; 10.232 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUM       ; clk_div:inst2|clock_100Hz    ; 10.339 ; 10.339 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADH       ; clk_div:inst2|clock_1Hz      ; 10.042 ; 10.042 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADM       ; clk_div:inst2|clock_1Hz      ; 10.194 ; 10.194 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADS       ; clk_div:inst2|clock_1Hz      ; 9.522  ; 9.522  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUH       ; clk_div:inst2|clock_1Hz      ; 10.471 ; 10.471 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUM       ; clk_div:inst2|clock_1Hz      ; 9.822  ; 9.822  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUS       ; clk_div:inst2|clock_1Hz      ; 8.263  ; 8.263  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDH       ; clk_div:inst2|clock_1Hz      ; 10.184 ; 10.184 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDM       ; clk_div:inst2|clock_1Hz      ; 10.167 ; 10.167 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDS       ; clk_div:inst2|clock_1Hz      ; 9.255  ; 9.255  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUH       ; clk_div:inst2|clock_1Hz      ; 11.115 ; 11.115 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUM       ; clk_div:inst2|clock_1Hz      ; 10.054 ; 10.054 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUS       ; clk_div:inst2|clock_1Hz      ; 8.234  ; 8.234  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDH       ; clk_div:inst2|clock_1Hz      ; 10.182 ; 10.182 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDM       ; clk_div:inst2|clock_1Hz      ; 10.210 ; 10.210 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDS       ; clk_div:inst2|clock_1Hz      ; 8.626  ; 8.626  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUH       ; clk_div:inst2|clock_1Hz      ; 11.407 ; 11.407 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUM       ; clk_div:inst2|clock_1Hz      ; 9.443  ; 9.443  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUS       ; clk_div:inst2|clock_1Hz      ; 8.231  ; 8.231  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDH       ; clk_div:inst2|clock_1Hz      ; 10.837 ; 10.837 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDM       ; clk_div:inst2|clock_1Hz      ; 10.257 ; 10.257 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDS       ; clk_div:inst2|clock_1Hz      ; 8.848  ; 8.848  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUH       ; clk_div:inst2|clock_1Hz      ; 11.652 ; 11.652 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUM       ; clk_div:inst2|clock_1Hz      ; 9.874  ; 9.874  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUS       ; clk_div:inst2|clock_1Hz      ; 7.979  ; 7.979  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDH       ; clk_div:inst2|clock_1Hz      ; 10.761 ; 10.761 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDM       ; clk_div:inst2|clock_1Hz      ; 10.188 ; 10.188 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDS       ; clk_div:inst2|clock_1Hz      ; 9.301  ; 9.301  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUH       ; clk_div:inst2|clock_1Hz      ; 11.399 ; 11.399 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUM       ; clk_div:inst2|clock_1Hz      ; 9.576  ; 9.576  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUS       ; clk_div:inst2|clock_1Hz      ; 7.991  ; 7.991  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDH       ; clk_div:inst2|clock_1Hz      ; 10.213 ; 10.213 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDM       ; clk_div:inst2|clock_1Hz      ; 9.834  ; 9.834  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDS       ; clk_div:inst2|clock_1Hz      ; 8.576  ; 8.576  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUH       ; clk_div:inst2|clock_1Hz      ; 11.674 ; 11.674 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUM       ; clk_div:inst2|clock_1Hz      ; 10.348 ; 10.348 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUS       ; clk_div:inst2|clock_1Hz      ; 8.050  ; 8.050  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDH       ; clk_div:inst2|clock_1Hz      ; 10.448 ; 10.448 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDM       ; clk_div:inst2|clock_1Hz      ; 9.909  ; 9.909  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDS       ; clk_div:inst2|clock_1Hz      ; 8.600  ; 8.600  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUH       ; clk_div:inst2|clock_1Hz      ; 10.971 ; 10.971 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUM       ; clk_div:inst2|clock_1Hz      ; 10.501 ; 10.501 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUS       ; clk_div:inst2|clock_1Hz      ; 7.977  ; 7.977  ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADH       ; debounce:inst10|pb_debounced ; 8.097  ; 8.097  ; Rise       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 7.447  ; 7.447  ; Rise       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 8.168  ; 8.168  ; Rise       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 7.940  ; 7.940  ; Rise       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 8.239  ; 8.239  ; Rise       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 7.450  ; 7.450  ; Rise       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 8.812  ; 8.812  ; Rise       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 8.171  ; 8.171  ; Rise       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 8.237  ; 8.237  ; Rise       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 7.482  ; 7.482  ; Rise       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 9.104  ; 9.104  ; Rise       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 7.560  ; 7.560  ; Rise       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 8.892  ; 8.892  ; Rise       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 7.520  ; 7.520  ; Rise       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 9.349  ; 9.349  ; Rise       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 7.993  ; 7.993  ; Rise       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 8.816  ; 8.816  ; Rise       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 7.427  ; 7.427  ; Rise       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 9.096  ; 9.096  ; Rise       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 7.683  ; 7.683  ; Rise       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 8.268  ; 8.268  ; Rise       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 7.127  ; 7.127  ; Rise       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 9.371  ; 9.371  ; Rise       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 8.434  ; 8.434  ; Rise       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 8.503  ; 8.503  ; Rise       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 7.192  ; 7.192  ; Rise       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 8.668  ; 8.668  ; Rise       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 8.618  ; 8.618  ; Rise       ; debounce:inst10|pb_debounced ;
; ADH       ; debounce:inst10|pb_debounced ; 10.455 ; 10.455 ; Fall       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 10.078 ; 10.078 ; Fall       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 10.512 ; 10.512 ; Fall       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 10.378 ; 10.378 ; Fall       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 10.597 ; 10.597 ; Fall       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 10.051 ; 10.051 ; Fall       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 11.159 ; 11.159 ; Fall       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 10.609 ; 10.609 ; Fall       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 10.595 ; 10.595 ; Fall       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 10.094 ; 10.094 ; Fall       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 11.420 ; 11.420 ; Fall       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 9.998  ; 9.998  ; Fall       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 11.250 ; 11.250 ; Fall       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 10.141 ; 10.141 ; Fall       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 11.698 ; 11.698 ; Fall       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 10.431 ; 10.431 ; Fall       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 11.174 ; 11.174 ; Fall       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 10.072 ; 10.072 ; Fall       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 11.447 ; 11.447 ; Fall       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 10.121 ; 10.121 ; Fall       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 10.626 ; 10.626 ; Fall       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 9.718  ; 9.718  ; Fall       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 11.715 ; 11.715 ; Fall       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 10.872 ; 10.872 ; Fall       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 10.861 ; 10.861 ; Fall       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 9.793  ; 9.793  ; Fall       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 11.022 ; 11.022 ; Fall       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 11.056 ; 11.056 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; ADH       ; clk_div:inst2|clock_100Hz    ; 4.689 ; 4.689 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADM       ; clk_div:inst2|clock_100Hz    ; 4.811 ; 4.811 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUH       ; clk_div:inst2|clock_100Hz    ; 4.926 ; 4.926 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUM       ; clk_div:inst2|clock_100Hz    ; 4.888 ; 4.888 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDH       ; clk_div:inst2|clock_100Hz    ; 4.721 ; 4.721 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDM       ; clk_div:inst2|clock_100Hz    ; 4.798 ; 4.798 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUH       ; clk_div:inst2|clock_100Hz    ; 5.202 ; 5.202 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUM       ; clk_div:inst2|clock_100Hz    ; 4.956 ; 4.956 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDH       ; clk_div:inst2|clock_100Hz    ; 4.729 ; 4.729 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDM       ; clk_div:inst2|clock_100Hz    ; 4.822 ; 4.822 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUH       ; clk_div:inst2|clock_100Hz    ; 5.313 ; 5.313 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUM       ; clk_div:inst2|clock_100Hz    ; 4.721 ; 4.721 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDH       ; clk_div:inst2|clock_100Hz    ; 5.131 ; 5.131 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDM       ; clk_div:inst2|clock_100Hz    ; 4.837 ; 4.837 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUH       ; clk_div:inst2|clock_100Hz    ; 5.413 ; 5.413 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUM       ; clk_div:inst2|clock_100Hz    ; 4.904 ; 4.904 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDH       ; clk_div:inst2|clock_100Hz    ; 4.968 ; 4.968 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDM       ; clk_div:inst2|clock_100Hz    ; 4.795 ; 4.795 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUH       ; clk_div:inst2|clock_100Hz    ; 5.331 ; 5.331 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUM       ; clk_div:inst2|clock_100Hz    ; 4.780 ; 4.780 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDH       ; clk_div:inst2|clock_100Hz    ; 4.741 ; 4.741 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDM       ; clk_div:inst2|clock_100Hz    ; 4.635 ; 4.635 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUH       ; clk_div:inst2|clock_100Hz    ; 5.429 ; 5.429 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUM       ; clk_div:inst2|clock_100Hz    ; 5.078 ; 5.078 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDH       ; clk_div:inst2|clock_100Hz    ; 4.840 ; 4.840 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDM       ; clk_div:inst2|clock_100Hz    ; 4.678 ; 4.678 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUH       ; clk_div:inst2|clock_100Hz    ; 5.155 ; 5.155 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUM       ; clk_div:inst2|clock_100Hz    ; 5.184 ; 5.184 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADH       ; clk_div:inst2|clock_1Hz      ; 5.023 ; 5.023 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADM       ; clk_div:inst2|clock_1Hz      ; 4.983 ; 4.983 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADS       ; clk_div:inst2|clock_1Hz      ; 4.860 ; 4.860 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUH       ; clk_div:inst2|clock_1Hz      ; 5.045 ; 5.045 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUM       ; clk_div:inst2|clock_1Hz      ; 4.927 ; 4.927 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; AUS       ; clk_div:inst2|clock_1Hz      ; 4.200 ; 4.200 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDH       ; clk_div:inst2|clock_1Hz      ; 5.056 ; 5.056 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDM       ; clk_div:inst2|clock_1Hz      ; 4.970 ; 4.970 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BDS       ; clk_div:inst2|clock_1Hz      ; 4.756 ; 4.756 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUH       ; clk_div:inst2|clock_1Hz      ; 5.321 ; 5.321 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUM       ; clk_div:inst2|clock_1Hz      ; 4.995 ; 4.995 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; BUS       ; clk_div:inst2|clock_1Hz      ; 4.168 ; 4.168 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDH       ; clk_div:inst2|clock_1Hz      ; 5.062 ; 5.062 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDM       ; clk_div:inst2|clock_1Hz      ; 4.994 ; 4.994 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CDS       ; clk_div:inst2|clock_1Hz      ; 4.423 ; 4.423 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUH       ; clk_div:inst2|clock_1Hz      ; 5.432 ; 5.432 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUM       ; clk_div:inst2|clock_1Hz      ; 4.760 ; 4.760 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; CUS       ; clk_div:inst2|clock_1Hz      ; 4.186 ; 4.186 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDH       ; clk_div:inst2|clock_1Hz      ; 5.467 ; 5.467 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDM       ; clk_div:inst2|clock_1Hz      ; 5.009 ; 5.009 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DDS       ; clk_div:inst2|clock_1Hz      ; 4.513 ; 4.513 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUH       ; clk_div:inst2|clock_1Hz      ; 5.532 ; 5.532 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUM       ; clk_div:inst2|clock_1Hz      ; 4.940 ; 4.940 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; DUS       ; clk_div:inst2|clock_1Hz      ; 4.060 ; 4.060 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDH       ; clk_div:inst2|clock_1Hz      ; 5.304 ; 5.304 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDM       ; clk_div:inst2|clock_1Hz      ; 4.967 ; 4.967 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EDS       ; clk_div:inst2|clock_1Hz      ; 4.700 ; 4.700 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUH       ; clk_div:inst2|clock_1Hz      ; 5.450 ; 5.450 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUM       ; clk_div:inst2|clock_1Hz      ; 4.816 ; 4.816 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; EUS       ; clk_div:inst2|clock_1Hz      ; 4.065 ; 4.065 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDH       ; clk_div:inst2|clock_1Hz      ; 5.071 ; 5.071 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDM       ; clk_div:inst2|clock_1Hz      ; 4.807 ; 4.807 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FDS       ; clk_div:inst2|clock_1Hz      ; 4.399 ; 4.399 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUH       ; clk_div:inst2|clock_1Hz      ; 5.548 ; 5.548 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUM       ; clk_div:inst2|clock_1Hz      ; 5.114 ; 5.114 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; FUS       ; clk_div:inst2|clock_1Hz      ; 4.098 ; 4.098 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDH       ; clk_div:inst2|clock_1Hz      ; 5.173 ; 5.173 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDM       ; clk_div:inst2|clock_1Hz      ; 4.850 ; 4.850 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GDS       ; clk_div:inst2|clock_1Hz      ; 4.422 ; 4.422 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUH       ; clk_div:inst2|clock_1Hz      ; 5.274 ; 5.274 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUM       ; clk_div:inst2|clock_1Hz      ; 5.224 ; 5.224 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; GUS       ; clk_div:inst2|clock_1Hz      ; 4.053 ; 4.053 ; Rise       ; clk_div:inst2|clock_1Hz      ;
; ADH       ; debounce:inst10|pb_debounced ; 3.621 ; 3.621 ; Rise       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 3.559 ; 3.559 ; Rise       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 3.519 ; 3.519 ; Rise       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 3.306 ; 3.306 ; Rise       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 3.654 ; 3.654 ; Rise       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 3.543 ; 3.543 ; Rise       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 3.799 ; 3.799 ; Rise       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 3.374 ; 3.374 ; Rise       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 3.660 ; 3.660 ; Rise       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 3.582 ; 3.582 ; Rise       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 3.908 ; 3.908 ; Rise       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 3.139 ; 3.139 ; Rise       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 4.076 ; 4.076 ; Rise       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 3.601 ; 3.601 ; Rise       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 4.012 ; 4.012 ; Rise       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 3.322 ; 3.322 ; Rise       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 3.904 ; 3.904 ; Rise       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 3.556 ; 3.556 ; Rise       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 3.930 ; 3.930 ; Rise       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 3.198 ; 3.198 ; Rise       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 3.669 ; 3.669 ; Rise       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 3.394 ; 3.394 ; Rise       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 4.030 ; 4.030 ; Rise       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 3.496 ; 3.496 ; Rise       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 3.771 ; 3.771 ; Rise       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 3.427 ; 3.427 ; Rise       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 3.754 ; 3.754 ; Rise       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 3.602 ; 3.602 ; Rise       ; debounce:inst10|pb_debounced ;
; ADH       ; debounce:inst10|pb_debounced ; 3.621 ; 3.621 ; Fall       ; debounce:inst10|pb_debounced ;
; ADM       ; debounce:inst10|pb_debounced ; 3.559 ; 3.559 ; Fall       ; debounce:inst10|pb_debounced ;
; AUH       ; debounce:inst10|pb_debounced ; 3.519 ; 3.519 ; Fall       ; debounce:inst10|pb_debounced ;
; AUM       ; debounce:inst10|pb_debounced ; 3.306 ; 3.306 ; Fall       ; debounce:inst10|pb_debounced ;
; BDH       ; debounce:inst10|pb_debounced ; 3.654 ; 3.654 ; Fall       ; debounce:inst10|pb_debounced ;
; BDM       ; debounce:inst10|pb_debounced ; 3.543 ; 3.543 ; Fall       ; debounce:inst10|pb_debounced ;
; BUH       ; debounce:inst10|pb_debounced ; 3.799 ; 3.799 ; Fall       ; debounce:inst10|pb_debounced ;
; BUM       ; debounce:inst10|pb_debounced ; 3.374 ; 3.374 ; Fall       ; debounce:inst10|pb_debounced ;
; CDH       ; debounce:inst10|pb_debounced ; 3.660 ; 3.660 ; Fall       ; debounce:inst10|pb_debounced ;
; CDM       ; debounce:inst10|pb_debounced ; 3.582 ; 3.582 ; Fall       ; debounce:inst10|pb_debounced ;
; CUH       ; debounce:inst10|pb_debounced ; 3.908 ; 3.908 ; Fall       ; debounce:inst10|pb_debounced ;
; CUM       ; debounce:inst10|pb_debounced ; 3.139 ; 3.139 ; Fall       ; debounce:inst10|pb_debounced ;
; DDH       ; debounce:inst10|pb_debounced ; 4.076 ; 4.076 ; Fall       ; debounce:inst10|pb_debounced ;
; DDM       ; debounce:inst10|pb_debounced ; 3.601 ; 3.601 ; Fall       ; debounce:inst10|pb_debounced ;
; DUH       ; debounce:inst10|pb_debounced ; 4.012 ; 4.012 ; Fall       ; debounce:inst10|pb_debounced ;
; DUM       ; debounce:inst10|pb_debounced ; 3.322 ; 3.322 ; Fall       ; debounce:inst10|pb_debounced ;
; EDH       ; debounce:inst10|pb_debounced ; 3.904 ; 3.904 ; Fall       ; debounce:inst10|pb_debounced ;
; EDM       ; debounce:inst10|pb_debounced ; 3.556 ; 3.556 ; Fall       ; debounce:inst10|pb_debounced ;
; EUH       ; debounce:inst10|pb_debounced ; 3.930 ; 3.930 ; Fall       ; debounce:inst10|pb_debounced ;
; EUM       ; debounce:inst10|pb_debounced ; 3.198 ; 3.198 ; Fall       ; debounce:inst10|pb_debounced ;
; FDH       ; debounce:inst10|pb_debounced ; 3.669 ; 3.669 ; Fall       ; debounce:inst10|pb_debounced ;
; FDM       ; debounce:inst10|pb_debounced ; 3.394 ; 3.394 ; Fall       ; debounce:inst10|pb_debounced ;
; FUH       ; debounce:inst10|pb_debounced ; 4.030 ; 4.030 ; Fall       ; debounce:inst10|pb_debounced ;
; FUM       ; debounce:inst10|pb_debounced ; 3.496 ; 3.496 ; Fall       ; debounce:inst10|pb_debounced ;
; GDH       ; debounce:inst10|pb_debounced ; 3.771 ; 3.771 ; Fall       ; debounce:inst10|pb_debounced ;
; GDM       ; debounce:inst10|pb_debounced ; 3.427 ; 3.427 ; Fall       ; debounce:inst10|pb_debounced ;
; GUH       ; debounce:inst10|pb_debounced ; 3.754 ; 3.754 ; Fall       ; debounce:inst10|pb_debounced ;
; GUM       ; debounce:inst10|pb_debounced ; 3.602 ; 3.602 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; datos[2]   ; AUM         ; 9.690  ; 9.690  ; 9.690  ; 9.690  ;
; datos[2]   ; BUM         ; 9.885  ; 9.885  ; 9.885  ; 9.885  ;
; datos[2]   ; CUM         ;        ; 9.273  ; 9.273  ;        ;
; datos[2]   ; DUM         ; 9.706  ; 9.706  ; 9.706  ; 9.706  ;
; datos[2]   ; EUM         ; 9.431  ;        ;        ; 9.431  ;
; datos[2]   ; FUM         ; 10.178 ;        ;        ; 10.178 ;
; datos[2]   ; GUM         ; 10.339 ; 10.339 ; 10.339 ; 10.339 ;
; datos[3]   ; AUM         ; 8.753  ; 8.753  ; 8.753  ; 8.753  ;
; datos[3]   ; BUM         ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; datos[3]   ; CUM         ; 8.374  ;        ;        ; 8.374  ;
; datos[3]   ; DUM         ; 8.805  ; 8.805  ; 8.805  ; 8.805  ;
; datos[3]   ; EUM         ;        ; 8.507  ; 8.507  ;        ;
; datos[3]   ; FUM         ; 9.279  ; 9.279  ; 9.279  ; 9.279  ;
; datos[3]   ; GUM         ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; datos[4]   ; AUM         ; 8.720  ; 8.720  ; 8.720  ; 8.720  ;
; datos[4]   ; BUM         ; 8.915  ;        ;        ; 8.915  ;
; datos[4]   ; CUM         ; 8.301  ; 8.301  ; 8.301  ; 8.301  ;
; datos[4]   ; DUM         ; 8.734  ; 8.734  ; 8.734  ; 8.734  ;
; datos[4]   ; EUM         ; 8.459  ; 8.459  ; 8.459  ; 8.459  ;
; datos[4]   ; FUM         ; 9.206  ; 9.206  ; 9.206  ; 9.206  ;
; datos[4]   ; GUM         ; 9.370  ; 9.370  ; 9.370  ; 9.370  ;
; datos[5]   ; AUM         ; 8.677  ; 8.677  ; 8.677  ; 8.677  ;
; datos[5]   ; BUM         ; 8.908  ; 8.908  ; 8.908  ; 8.908  ;
; datos[5]   ; CUM         ; 8.297  ; 8.297  ; 8.297  ; 8.297  ;
; datos[5]   ; DUM         ; 8.730  ; 8.730  ; 8.730  ; 8.730  ;
; datos[5]   ; EUM         ;        ; 8.420  ; 8.420  ;        ;
; datos[5]   ; FUM         ; 9.171  ; 9.171  ; 9.171  ; 9.171  ;
; datos[5]   ; GUM         ; 9.355  ; 9.355  ; 9.355  ; 9.355  ;
; datos[6]   ; ADM         ; 8.747  ; 8.747  ; 8.747  ; 8.747  ;
; datos[6]   ; BDM         ; 8.720  ; 8.720  ; 8.720  ; 8.720  ;
; datos[6]   ; CDM         ;        ; 8.758  ; 8.758  ;        ;
; datos[6]   ; DDM         ; 8.806  ; 8.806  ; 8.806  ; 8.806  ;
; datos[6]   ; EDM         ; 8.735  ;        ;        ; 8.735  ;
; datos[6]   ; FDM         ; 8.407  ;        ;        ; 8.407  ;
; datos[6]   ; GDM         ; 8.461  ; 8.461  ; 8.461  ; 8.461  ;
; datos[7]   ; ADM         ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; datos[7]   ; BDM         ; 9.915  ; 9.915  ; 9.915  ; 9.915  ;
; datos[7]   ; CDM         ; 9.947  ;        ;        ; 9.947  ;
; datos[7]   ; DDM         ; 9.985  ; 9.985  ; 9.985  ; 9.985  ;
; datos[7]   ; EDM         ;        ; 9.891  ; 9.891  ;        ;
; datos[7]   ; FDM         ; 9.592  ; 9.592  ; 9.592  ; 9.592  ;
; datos[7]   ; GDM         ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; datos[8]   ; ADM         ; 9.966  ; 9.966  ; 9.966  ; 9.966  ;
; datos[8]   ; BDM         ; 9.939  ;        ;        ; 9.939  ;
; datos[8]   ; CDM         ; 9.982  ; 9.982  ; 9.982  ; 9.982  ;
; datos[8]   ; DDM         ; 10.029 ; 10.029 ; 10.029 ; 10.029 ;
; datos[8]   ; EDM         ; 9.960  ; 9.960  ; 9.960  ; 9.960  ;
; datos[8]   ; FDM         ; 9.606  ; 9.606  ; 9.606  ; 9.606  ;
; datos[8]   ; GDM         ; 9.681  ; 9.681  ; 9.681  ; 9.681  ;
; datos[9]   ; ADM         ; 9.823  ; 9.823  ; 9.823  ; 9.823  ;
; datos[9]   ; BDM         ; 9.796  ; 9.796  ; 9.796  ; 9.796  ;
; datos[9]   ; CDM         ; 9.828  ; 9.828  ; 9.828  ; 9.828  ;
; datos[9]   ; DDM         ; 9.876  ; 9.876  ; 9.876  ; 9.876  ;
; datos[9]   ; EDM         ;        ; 9.806  ; 9.806  ;        ;
; datos[9]   ; FDM         ; 9.478  ; 9.478  ; 9.478  ; 9.478  ;
; datos[9]   ; GDM         ; 9.533  ; 9.533  ; 9.533  ; 9.533  ;
; datos[10]  ; AUH         ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; datos[10]  ; BUH         ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; datos[10]  ; CUH         ;        ; 10.565 ; 10.565 ;        ;
; datos[10]  ; DUH         ; 10.843 ; 10.843 ; 10.843 ; 10.843 ;
; datos[10]  ; EUH         ; 10.592 ;        ;        ; 10.592 ;
; datos[10]  ; FUH         ; 10.860 ;        ;        ; 10.860 ;
; datos[10]  ; GUH         ; 10.167 ; 10.167 ; 10.167 ; 10.167 ;
; datos[11]  ; AUH         ; 9.757  ; 9.757  ; 9.757  ; 9.757  ;
; datos[11]  ; BUH         ; 10.408 ; 10.408 ; 10.408 ; 10.408 ;
; datos[11]  ; CUH         ; 10.690 ;        ;        ; 10.690 ;
; datos[11]  ; DUH         ; 10.944 ; 10.944 ; 10.944 ; 10.944 ;
; datos[11]  ; EUH         ;        ; 10.698 ; 10.698 ;        ;
; datos[11]  ; FUH         ; 10.963 ; 10.963 ; 10.963 ; 10.963 ;
; datos[11]  ; GUH         ; 10.271 ; 10.271 ; 10.271 ; 10.271 ;
; datos[12]  ; AUH         ; 9.458  ; 9.458  ; 9.458  ; 9.458  ;
; datos[12]  ; BUH         ; 10.104 ;        ;        ; 10.104 ;
; datos[12]  ; CUH         ; 10.393 ; 10.393 ; 10.393 ; 10.393 ;
; datos[12]  ; DUH         ; 10.644 ; 10.644 ; 10.644 ; 10.644 ;
; datos[12]  ; EUH         ; 10.392 ; 10.392 ; 10.392 ; 10.392 ;
; datos[12]  ; FUH         ; 10.660 ; 10.660 ; 10.660 ; 10.660 ;
; datos[12]  ; GUH         ; 9.965  ; 9.965  ; 9.965  ; 9.965  ;
; datos[13]  ; AUH         ; 13.747 ; 13.747 ; 13.747 ; 13.747 ;
; datos[13]  ; BUH         ; 14.391 ; 14.391 ; 14.391 ; 14.391 ;
; datos[13]  ; CUH         ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; datos[13]  ; DUH         ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; datos[13]  ; EUH         ;        ; 14.675 ; 14.675 ;        ;
; datos[13]  ; FUH         ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; datos[13]  ; GUH         ; 14.247 ; 14.247 ; 14.247 ; 14.247 ;
; datos[14]  ; ADH         ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; datos[14]  ; BDH         ; 13.279 ; 13.279 ; 13.279 ; 13.279 ;
; datos[14]  ; CDH         ;        ; 13.304 ; 13.304 ;        ;
; datos[14]  ; DDH         ; 13.932 ; 13.932 ; 13.932 ; 13.932 ;
; datos[14]  ; EDH         ; 13.855 ;        ;        ; 13.855 ;
; datos[14]  ; FDH         ; 13.309 ;        ;        ; 13.309 ;
; datos[14]  ; GDH         ; 13.538 ; 13.538 ; 13.538 ; 13.538 ;
; datos[15]  ; ADH         ; 13.121 ; 13.121 ; 13.121 ; 13.121 ;
; datos[15]  ; BDH         ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; datos[15]  ; CDH         ; 13.315 ;        ;        ; 13.315 ;
; datos[15]  ; DDH         ; 13.945 ; 13.945 ; 13.945 ; 13.945 ;
; datos[15]  ; EDH         ;        ; 13.869 ; 13.869 ;        ;
; datos[15]  ; FDH         ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; datos[15]  ; GDH         ; 13.557 ; 13.557 ; 13.557 ; 13.557 ;
; datos[16]  ; ADH         ; 14.133 ; 14.133 ; 14.133 ; 14.133 ;
; datos[16]  ; BDH         ; 14.275 ;        ;        ; 14.275 ;
; datos[16]  ; CDH         ; 14.273 ; 14.273 ; 14.273 ; 14.273 ;
; datos[16]  ; DDH         ; 14.928 ; 14.928 ; 14.928 ; 14.928 ;
; datos[16]  ; EDH         ; 14.852 ; 14.852 ; 14.852 ; 14.852 ;
; datos[16]  ; FDH         ; 14.304 ; 14.304 ; 14.304 ; 14.304 ;
; datos[16]  ; GDH         ; 14.539 ; 14.539 ; 14.539 ; 14.539 ;
; datos[17]  ; ADH         ; 13.491 ; 13.491 ; 13.491 ; 13.491 ;
; datos[17]  ; BDH         ; 13.632 ; 13.632 ; 13.632 ; 13.632 ;
; datos[17]  ; CDH         ; 13.656 ; 13.656 ; 13.656 ; 13.656 ;
; datos[17]  ; DDH         ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; datos[17]  ; EDH         ;        ; 14.212 ; 14.212 ;        ;
; datos[17]  ; FDH         ; 13.660 ; 13.660 ; 13.660 ; 13.660 ;
; datos[17]  ; GDH         ; 13.894 ; 13.894 ; 13.894 ; 13.894 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; datos[2]   ; AUM         ; 4.837 ; 4.837 ; 4.837 ; 4.837 ;
; datos[2]   ; BUM         ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; datos[2]   ; CUM         ;       ; 4.670 ; 4.670 ;       ;
; datos[2]   ; DUM         ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; datos[2]   ; EUM         ; 4.729 ;       ;       ; 4.729 ;
; datos[2]   ; FUM         ; 5.027 ;       ;       ; 5.027 ;
; datos[2]   ; GUM         ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; datos[3]   ; AUM         ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; datos[3]   ; BUM         ; 4.418 ; 4.418 ; 4.418 ; 4.418 ;
; datos[3]   ; CUM         ; 4.191 ;       ;       ; 4.191 ;
; datos[3]   ; DUM         ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; datos[3]   ; EUM         ;       ; 4.242 ; 4.242 ;       ;
; datos[3]   ; FUM         ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; datos[3]   ; GUM         ; 4.638 ; 4.638 ; 4.638 ; 4.638 ;
; datos[4]   ; AUM         ; 4.359 ; 4.359 ; 4.359 ; 4.359 ;
; datos[4]   ; BUM         ; 4.427 ;       ;       ; 4.427 ;
; datos[4]   ; CUM         ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; datos[4]   ; DUM         ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; datos[4]   ; EUM         ; 4.248 ; 4.248 ; 4.248 ; 4.248 ;
; datos[4]   ; FUM         ; 4.546 ; 4.546 ; 4.546 ; 4.546 ;
; datos[4]   ; GUM         ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; datos[5]   ; AUM         ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; datos[5]   ; BUM         ; 4.449 ; 4.449 ; 4.449 ; 4.449 ;
; datos[5]   ; CUM         ; 4.219 ; 4.219 ; 4.219 ; 4.219 ;
; datos[5]   ; DUM         ; 4.397 ; 4.397 ; 4.397 ; 4.397 ;
; datos[5]   ; EUM         ;       ; 4.273 ; 4.273 ;       ;
; datos[5]   ; FUM         ; 4.571 ; 4.571 ; 4.571 ; 4.571 ;
; datos[5]   ; GUM         ; 4.669 ; 4.669 ; 4.669 ; 4.669 ;
; datos[6]   ; ADM         ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; datos[6]   ; BDM         ; 4.290 ; 4.290 ; 4.290 ; 4.290 ;
; datos[6]   ; CDM         ;       ; 4.317 ; 4.317 ;       ;
; datos[6]   ; DDM         ; 4.343 ; 4.343 ; 4.343 ; 4.343 ;
; datos[6]   ; EDM         ; 4.298 ;       ;       ; 4.298 ;
; datos[6]   ; FDM         ; 4.137 ;       ;       ; 4.137 ;
; datos[6]   ; GDM         ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
; datos[7]   ; ADM         ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; datos[7]   ; BDM         ; 4.965 ; 4.965 ; 4.965 ; 4.965 ;
; datos[7]   ; CDM         ; 4.989 ;       ;       ; 4.989 ;
; datos[7]   ; DDM         ; 5.004 ; 5.004 ; 5.004 ; 5.004 ;
; datos[7]   ; EDM         ;       ; 4.962 ; 4.962 ;       ;
; datos[7]   ; FDM         ; 4.802 ; 4.802 ; 4.802 ; 4.802 ;
; datos[7]   ; GDM         ; 4.845 ; 4.845 ; 4.845 ; 4.845 ;
; datos[8]   ; ADM         ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; datos[8]   ; BDM         ; 5.017 ;       ;       ; 5.017 ;
; datos[8]   ; CDM         ; 5.056 ; 5.056 ; 5.056 ; 5.056 ;
; datos[8]   ; DDM         ; 5.075 ; 5.075 ; 5.075 ; 5.075 ;
; datos[8]   ; EDM         ; 5.030 ; 5.030 ; 5.030 ; 5.030 ;
; datos[8]   ; FDM         ; 4.868 ; 4.868 ; 4.868 ; 4.868 ;
; datos[8]   ; GDM         ; 4.901 ; 4.901 ; 4.901 ; 4.901 ;
; datos[9]   ; ADM         ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; datos[9]   ; BDM         ; 4.864 ; 4.864 ; 4.864 ; 4.864 ;
; datos[9]   ; CDM         ; 4.890 ; 4.890 ; 4.890 ; 4.890 ;
; datos[9]   ; DDM         ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; datos[9]   ; EDM         ;       ; 4.866 ; 4.866 ;       ;
; datos[9]   ; FDM         ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; datos[9]   ; GDM         ; 4.747 ; 4.747 ; 4.747 ; 4.747 ;
; datos[10]  ; AUH         ; 4.836 ; 4.836 ; 4.836 ; 4.836 ;
; datos[10]  ; BUH         ; 5.112 ; 5.112 ; 5.112 ; 5.112 ;
; datos[10]  ; CUH         ;       ; 5.223 ; 5.223 ;       ;
; datos[10]  ; DUH         ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; datos[10]  ; EUH         ; 5.242 ;       ;       ; 5.242 ;
; datos[10]  ; FUH         ; 5.347 ;       ;       ; 5.347 ;
; datos[10]  ; GUH         ; 5.066 ; 5.066 ; 5.066 ; 5.066 ;
; datos[11]  ; AUH         ; 4.866 ; 4.866 ; 4.866 ; 4.866 ;
; datos[11]  ; BUH         ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; datos[11]  ; CUH         ; 5.255 ;       ;       ; 5.255 ;
; datos[11]  ; DUH         ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; datos[11]  ; EUH         ;       ; 5.277 ; 5.277 ;       ;
; datos[11]  ; FUH         ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; datos[11]  ; GUH         ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; datos[12]  ; AUH         ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; datos[12]  ; BUH         ; 5.034 ;       ;       ; 5.034 ;
; datos[12]  ; CUH         ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; datos[12]  ; DUH         ; 5.245 ; 5.245 ; 5.245 ; 5.245 ;
; datos[12]  ; EUH         ; 5.163 ; 5.163 ; 5.163 ; 5.163 ;
; datos[12]  ; FUH         ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; datos[12]  ; GUH         ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; datos[13]  ; AUH         ; 7.290 ; 7.290 ; 7.290 ; 7.290 ;
; datos[13]  ; BUH         ; 7.563 ; 7.563 ; 7.563 ; 7.563 ;
; datos[13]  ; CUH         ; 7.680 ; 7.680 ; 7.680 ; 7.680 ;
; datos[13]  ; DUH         ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; datos[13]  ; EUH         ;       ; 7.687 ; 7.687 ;       ;
; datos[13]  ; FUH         ; 7.793 ; 7.793 ; 7.793 ; 7.793 ;
; datos[13]  ; GUH         ; 7.510 ; 7.510 ; 7.510 ; 7.510 ;
; datos[14]  ; ADH         ; 7.057 ; 7.057 ; 7.057 ; 7.057 ;
; datos[14]  ; BDH         ; 7.089 ; 7.089 ; 7.089 ; 7.089 ;
; datos[14]  ; CDH         ;       ; 7.097 ; 7.097 ;       ;
; datos[14]  ; DDH         ; 7.499 ; 7.499 ; 7.499 ; 7.499 ;
; datos[14]  ; EDH         ; 7.336 ;       ;       ; 7.336 ;
; datos[14]  ; FDH         ; 7.109 ;       ;       ; 7.109 ;
; datos[14]  ; GDH         ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; datos[15]  ; ADH         ; 7.047 ; 7.047 ; 7.047 ; 7.047 ;
; datos[15]  ; BDH         ; 7.082 ; 7.082 ; 7.082 ; 7.082 ;
; datos[15]  ; CDH         ; 7.090 ;       ;       ; 7.090 ;
; datos[15]  ; DDH         ; 7.495 ; 7.495 ; 7.495 ; 7.495 ;
; datos[15]  ; EDH         ;       ; 7.324 ; 7.324 ;       ;
; datos[15]  ; FDH         ; 7.099 ; 7.099 ; 7.099 ; 7.099 ;
; datos[15]  ; GDH         ; 7.198 ; 7.198 ; 7.198 ; 7.198 ;
; datos[16]  ; ADH         ; 7.492 ; 7.492 ; 7.492 ; 7.492 ;
; datos[16]  ; BDH         ; 7.527 ;       ;       ; 7.527 ;
; datos[16]  ; CDH         ; 7.542 ; 7.542 ; 7.542 ; 7.542 ;
; datos[16]  ; DDH         ; 7.938 ; 7.938 ; 7.938 ; 7.938 ;
; datos[16]  ; EDH         ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; datos[16]  ; FDH         ; 7.551 ; 7.551 ; 7.551 ; 7.551 ;
; datos[16]  ; GDH         ; 7.646 ; 7.646 ; 7.646 ; 7.646 ;
; datos[17]  ; ADH         ; 7.206 ; 7.206 ; 7.206 ; 7.206 ;
; datos[17]  ; BDH         ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; datos[17]  ; CDH         ; 7.245 ; 7.245 ; 7.245 ; 7.245 ;
; datos[17]  ; DDH         ; 7.661 ; 7.661 ; 7.661 ; 7.661 ;
; datos[17]  ; EDH         ;       ; 7.489 ; 7.489 ;       ;
; datos[17]  ; FDH         ; 7.254 ; 7.254 ; 7.254 ; 7.254 ;
; datos[17]  ; GDH         ; 7.356 ; 7.356 ; 7.356 ; 7.356 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLK                            ; CLK                            ; 86       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; CLK                            ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Hz        ; clk_div:inst2|clock_1Hz        ; 5724     ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_1Hz        ; 3908     ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; clk_div:inst2|clock_1Hz        ; 4        ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced   ; clk_div:inst2|clock_1Hz        ; 592      ; 1832     ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; clk_div:inst2|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100Hz      ; 28       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; debounce:inst8|pb_debounced    ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLK                            ; CLK                            ; 86       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; CLK                            ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Hz        ; clk_div:inst2|clock_1Hz        ; 5724     ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_1Hz        ; 3908     ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; clk_div:inst2|clock_1Hz        ; 4        ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced   ; clk_div:inst2|clock_1Hz        ; 592      ; 1832     ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; clk_div:inst2|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100Hz      ; 28       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; debounce:inst8|pb_debounced    ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz      ; 24       ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz      ; 16       ; 16       ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz    ; debounce:inst10|pb_debounced ; 0        ; 0        ; 16       ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_1Hz      ; 24       ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced ; clk_div:inst2|clock_1Hz      ; 16       ; 16       ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz    ; debounce:inst10|pb_debounced ; 0        ; 0        ; 16       ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 292   ; 292  ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 448   ; 448  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 18 00:30:37 2024
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Hz clk_div:inst2|clock_1Hz
    Info (332105): create_clock -period 1.000 -name debounce:inst8|pb_debounced debounce:inst8|pb_debounced
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100Hz clk_div:inst2|clock_100Hz
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Khz_reg clk_div:inst2|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_10Khz_reg clk_div:inst2|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100Khz_reg clk_div:inst2|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Mhz_reg clk_div:inst2|clock_1Mhz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_10Hz_reg clk_div:inst2|clock_10Hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100hz_reg clk_div:inst2|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name debounce:inst10|pb_debounced debounce:inst10|pb_debounced
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.176
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.176      -176.652 clk_div:inst2|clock_1Hz 
    Info (332119):    -1.208        -8.942 CLK 
    Info (332119):    -0.477        -1.005 clk_div:inst2|clock_100Hz 
    Info (332119):    -0.241        -0.291 clk_div:inst2|clock_10Hz_reg 
    Info (332119):    -0.231        -0.280 clk_div:inst2|clock_100Khz_reg 
    Info (332119):    -0.199        -0.266 clk_div:inst2|clock_100hz_reg 
    Info (332119):    -0.075        -0.147 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):    -0.069        -0.148 clk_div:inst2|clock_10Khz_reg 
    Info (332119):    -0.063        -0.146 clk_div:inst2|clock_1Khz_reg 
    Info (332119):     0.379         0.000 debounce:inst8|pb_debounced 
Info (332146): Worst-case hold slack is -2.105
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.105        -2.140 CLK 
    Info (332119):    -0.081        -0.324 clk_div:inst2|clock_1Hz 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_10Hz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):     0.391         0.000 debounce:inst8|pb_debounced 
    Info (332119):     0.522         0.000 clk_div:inst2|clock_100Hz 
Info (332146): Worst-case recovery slack is -1.450
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.450       -14.696 debounce:inst10|pb_debounced 
    Info (332119):    -1.069       -19.232 clk_div:inst2|clock_1Hz 
Info (332146): Worst-case removal slack is -0.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.757        -8.992 clk_div:inst2|clock_1Hz 
    Info (332119):     0.479         0.000 debounce:inst10|pb_debounced 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -18.380 CLK 
    Info (332119):    -0.500       -24.000 clk_div:inst2|clock_1Hz 
    Info (332119):    -0.500       -20.000 clk_div:inst2|clock_100Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):    -0.500        -1.000 debounce:inst8|pb_debounced 
    Info (332119):     0.500         0.000 debounce:inst10|pb_debounced 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.740
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.740       -64.412 clk_div:inst2|clock_1Hz 
    Info (332119):    -0.074        -0.518 CLK 
    Info (332119):     0.324         0.000 clk_div:inst2|clock_100Hz 
    Info (332119):     0.425         0.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):     0.432         0.000 clk_div:inst2|clock_10Hz_reg 
    Info (332119):     0.444         0.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):     0.503         0.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):     0.507         0.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):     0.665         0.000 debounce:inst8|pb_debounced 
Info (332146): Worst-case hold slack is -1.405
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.405        -1.509 CLK 
    Info (332119):    -0.218        -2.394 clk_div:inst2|clock_1Hz 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_10Hz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):     0.215         0.000 debounce:inst8|pb_debounced 
    Info (332119):     0.241         0.000 clk_div:inst2|clock_100Hz 
Info (332146): Worst-case recovery slack is -0.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.436        -3.199 debounce:inst10|pb_debounced 
    Info (332119):    -0.046        -0.184 clk_div:inst2|clock_1Hz 
Info (332146): Worst-case removal slack is -0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.617        -8.504 clk_div:inst2|clock_1Hz 
    Info (332119):     0.588         0.000 debounce:inst10|pb_debounced 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -18.380 CLK 
    Info (332119):    -0.500       -24.000 clk_div:inst2|clock_1Hz 
    Info (332119):    -0.500       -20.000 clk_div:inst2|clock_100Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):    -0.500        -1.000 debounce:inst8|pb_debounced 
    Info (332119):     0.500         0.000 debounce:inst10|pb_debounced 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 400 megabytes
    Info: Processing ended: Mon Mar 18 00:30:49 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


