Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jun 10 23:51:30 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 46 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.541        0.000                      0                  711        0.128        0.000                      0                  711        0.538        0.000                       0                   453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
CLK100MHZ         {0.000 5.000}        10.000          100.000         
  CLKFBIN         {0.000 5.000}        10.000          100.000         
  CLKFBIN_1       {0.000 20.000}       40.000          25.000          
  I               {0.000 31.250}       62.500          16.000          
  clk_feedback2   {0.000 5.000}        10.000          100.000         
  clk_spi         {0.000 5.000}        10.000          100.000         
    clk           {0.000 5.000}        10.000          100.000         
    clk_div       {0.000 20.000}       40.000          25.000          
  mmcm_clock_out  {0.000 1.347}        2.694           371.250         
    pixel_clk     {0.000 5.387}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                           3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                           8.751        0.000                       0                     2  
  CLKFBIN_1                                                                                                                                                        38.751        0.000                       0                     2  
  I                    54.034        0.000                      0                  363        0.128        0.000                      0                  363       30.750        0.000                       0                   179  
  clk_feedback2                                                                                                                                                     8.751        0.000                       0                     2  
  clk_spi               5.986        0.000                      0                   46        0.151        0.000                      0                   46        4.500        0.000                       0                    43  
    clk                                                                                                                                                             8.333        0.000                       0                     2  
    clk_div                                                                                                                                                        38.333        0.000                       0                     2  
  mmcm_clock_out                                                                                                                                                    0.538        0.000                       0                    11  
    pixel_clk           4.541        0.000                      0                  294        0.140        0.000                      0                  294        4.407        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_spi       clk_div             6.616        0.000                      0                    8        0.579        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       54.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.034ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 1.458ns (18.575%)  route 6.391ns (81.425%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.711ns = ( 68.211 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.465    13.092    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.244 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.791    14.036    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X20Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.433    68.211    FPGA1_inst/QLINK1/CLK
    SLICE_X20Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/C
                         clock pessimism              0.369    68.580    
                         clock uncertainty           -0.098    68.482    
    SLICE_X20Y20         FDRE (Setup_fdre_C_CE)      -0.413    68.069    FPGA1_inst/QLINK1/data32_reg[24]
  -------------------------------------------------------------------
                         required time                         68.069    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                 54.034    

Slack (MET) :             54.034ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 1.458ns (18.575%)  route 6.391ns (81.425%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.711ns = ( 68.211 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.465    13.092    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.244 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.791    14.036    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X20Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.433    68.211    FPGA1_inst/QLINK1/CLK
    SLICE_X20Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/C
                         clock pessimism              0.369    68.580    
                         clock uncertainty           -0.098    68.482    
    SLICE_X20Y20         FDRE (Setup_fdre_C_CE)      -0.413    68.069    FPGA1_inst/QLINK1/data32_reg[25]
  -------------------------------------------------------------------
                         required time                         68.069    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                 54.034    

Slack (MET) :             54.057ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 1.458ns (18.546%)  route 6.403ns (81.454%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 68.210 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.465    13.092    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.244 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.803    14.048    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X18Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.432    68.210    FPGA1_inst/QLINK1/CLK
    SLICE_X18Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/C
                         clock pessimism              0.369    68.579    
                         clock uncertainty           -0.098    68.481    
    SLICE_X18Y20         FDRE (Setup_fdre_C_CE)      -0.377    68.104    FPGA1_inst/QLINK1/data32_reg[26]
  -------------------------------------------------------------------
                         required time                         68.104    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                 54.057    

Slack (MET) :             54.208ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.459ns (19.005%)  route 6.218ns (80.995%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 68.208 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.044    12.671    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y22         LUT3 (Prop_lut3_I1_O)        0.153    12.824 r  FPGA1_inst/QLINK1/DECODE/data32[11]_i_1/O
                         net (fo=4, routed)           1.040    13.863    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X21Y22         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.430    68.208    FPGA1_inst/QLINK1/CLK
    SLICE_X21Y22         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[10]/C
                         clock pessimism              0.369    68.577    
                         clock uncertainty           -0.098    68.479    
    SLICE_X21Y22         FDRE (Setup_fdre_C_CE)      -0.408    68.071    FPGA1_inst/QLINK1/data32_reg[10]
  -------------------------------------------------------------------
                         required time                         68.071    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 54.208    

Slack (MET) :             54.208ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.459ns (19.005%)  route 6.218ns (80.995%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 68.208 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.044    12.671    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y22         LUT3 (Prop_lut3_I1_O)        0.153    12.824 r  FPGA1_inst/QLINK1/DECODE/data32[11]_i_1/O
                         net (fo=4, routed)           1.040    13.863    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X21Y22         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.430    68.208    FPGA1_inst/QLINK1/CLK
    SLICE_X21Y22         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[8]/C
                         clock pessimism              0.369    68.577    
                         clock uncertainty           -0.098    68.479    
    SLICE_X21Y22         FDRE (Setup_fdre_C_CE)      -0.408    68.071    FPGA1_inst/QLINK1/data32_reg[8]
  -------------------------------------------------------------------
                         required time                         68.071    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 54.208    

Slack (MET) :             54.300ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 1.452ns (18.831%)  route 6.259ns (81.169%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.711ns = ( 68.211 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.754    11.643    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.480    13.246    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X18Y20         LUT3 (Prop_lut3_I0_O)        0.146    13.392 r  FPGA1_inst/QLINK1/DECODE/data32[6]_i_1/O
                         net (fo=1, routed)           0.505    13.897    FPGA1_inst/QLINK1/DECODE_n_44
    SLICE_X23Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.433    68.211    FPGA1_inst/QLINK1/CLK
    SLICE_X23Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
                         clock pessimism              0.369    68.580    
                         clock uncertainty           -0.098    68.482    
    SLICE_X23Y20         FDRE (Setup_fdre_C_D)       -0.285    68.197    FPGA1_inst/QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         68.197    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                 54.300    

Slack (MET) :             54.311ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 1.458ns (19.170%)  route 6.148ns (80.830%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 68.209 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.465    13.092    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.244 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.548    13.792    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X18Y21         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.431    68.209    FPGA1_inst/QLINK1/CLK
    SLICE_X18Y21         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/C
                         clock pessimism              0.369    68.578    
                         clock uncertainty           -0.098    68.480    
    SLICE_X18Y21         FDRE (Setup_fdre_C_CE)      -0.377    68.103    FPGA1_inst/QLINK1/data32_reg[27]
  -------------------------------------------------------------------
                         required time                         68.103    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                 54.311    

Slack (MET) :             54.348ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 1.459ns (19.366%)  route 6.075ns (80.634%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 68.205 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.044    12.671    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y22         LUT3 (Prop_lut3_I1_O)        0.153    12.824 r  FPGA1_inst/QLINK1/DECODE/data32[11]_i_1/O
                         net (fo=4, routed)           0.896    13.720    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X21Y24         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.427    68.205    FPGA1_inst/QLINK1/CLK
    SLICE_X21Y24         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[9]/C
                         clock pessimism              0.369    68.574    
                         clock uncertainty           -0.098    68.476    
    SLICE_X21Y24         FDRE (Setup_fdre_C_CE)      -0.408    68.068    FPGA1_inst/QLINK1/data32_reg[9]
  -------------------------------------------------------------------
                         required time                         68.068    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                 54.348    

Slack (MET) :             54.373ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.459ns (19.340%)  route 6.085ns (80.660%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 68.204 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.044    12.671    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X20Y22         LUT3 (Prop_lut3_I1_O)        0.153    12.824 r  FPGA1_inst/QLINK1/DECODE/data32[11]_i_1/O
                         net (fo=4, routed)           0.907    13.730    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X18Y24         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.426    68.204    FPGA1_inst/QLINK1/CLK
    SLICE_X18Y24         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[11]/C
                         clock pessimism              0.369    68.573    
                         clock uncertainty           -0.098    68.475    
    SLICE_X18Y24         FDRE (Setup_fdre_C_CE)      -0.372    68.103    FPGA1_inst/QLINK1/data32_reg[11]
  -------------------------------------------------------------------
                         required time                         68.103    
                         arrival time                         -13.730    
  -------------------------------------------------------------------
                         slack                                 54.373    

Slack (MET) :             54.397ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (I rise@62.500ns - I rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.455ns (19.500%)  route 6.007ns (80.500%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 68.210 - 62.500 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.547     6.186    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X15Y28         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     6.642 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=19, routed)          1.411     8.053    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.150     8.203 r  FPGA1_inst/QLINK1/DECODE/adr[7]_i_6/O
                         net (fo=2, routed)           0.875     9.078    FPGA1_inst/QLINK1/DECODE/adr[7]_i_6_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.328     9.406 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_8/O
                         net (fo=1, routed)           0.154     9.560    FPGA1_inst/QLINK1/DECODE/adr[4]_i_8_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.684 r  FPGA1_inst/QLINK1/DECODE/adr[4]_i_5/O
                         net (fo=2, routed)           1.080    10.764    FPGA1_inst/QLINK1/DECODE/adr[4]_i_5_n_0
    SLICE_X17Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.888 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4/O
                         net (fo=4, routed)           0.615    11.503    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_4_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          0.862    12.489    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X18Y22         LUT3 (Prop_lut3_I1_O)        0.149    12.638 r  FPGA1_inst/QLINK1/DECODE/data32[15]_i_1/O
                         net (fo=4, routed)           1.010    13.648    FPGA1_inst/QLINK1/DECODE_n_55
    SLICE_X20Y21         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         1.432    68.210    FPGA1_inst/QLINK1/CLK
    SLICE_X20Y21         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[12]/C
                         clock pessimism              0.369    68.579    
                         clock uncertainty           -0.098    68.481    
    SLICE_X20Y21         FDRE (Setup_fdre_C_CE)      -0.436    68.046    FPGA1_inst/QLINK1/data32_reg[12]
  -------------------------------------------------------------------
                         required time                         68.045    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                 54.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.830%)  route 0.336ns (67.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.552     1.842    FPGA1_inst/QLINK1/CLK
    SLICE_X22Y21         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.164     2.006 r  FPGA1_inst/QLINK1/data32_reg[7]/Q
                         net (fo=5, routed)           0.336     2.342    FPGA1_inst/RAM_inst0/data32_reg[31]_0[7]
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.861     2.488    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.214    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.502%)  route 0.341ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.548     1.838    FPGA1_inst/QLINK1/CLK
    SLICE_X18Y23         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.164     2.002 r  FPGA1_inst/QLINK1/data32_reg[15]/Q
                         net (fo=5, routed)           0.341     2.343    FPGA1_inst/RAM_inst0/data32_reg[31]_0[15]
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.861     2.488    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.214    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.539%)  route 0.340ns (67.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.551     1.841    FPGA1_inst/QLINK1/CLK
    SLICE_X18Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.164     2.005 r  FPGA1_inst/QLINK1/data32_reg[26]/Q
                         net (fo=5, routed)           0.340     2.345    FPGA1_inst/RAM_inst0/data32_reg[31]_0[26]
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.861     2.488    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     2.214    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM_spi_debug/UNISIM_RAM0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.019%)  route 0.499ns (77.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.548     1.838    FPGA1_inst/QLINK1/CLK
    SLICE_X16Y23         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  FPGA1_inst/QLINK1/adr_reg[5]/Q
                         net (fo=6, routed)           0.499     2.479    RAM_spi_debug/Q[5]
    RAMB36_X0Y4          RAMB36E1                                     r  RAM_spi_debug/UNISIM_RAM0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.859     2.486    RAM_spi_debug/clk_A
    RAMB36_X0Y4          RAMB36E1                                     r  RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.341     2.145    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.328    RAM_spi_debug/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM_spi_debug/UNISIM_RAM0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.905%)  route 0.503ns (78.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.548     1.838    FPGA1_inst/QLINK1/CLK
    SLICE_X16Y23         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  FPGA1_inst/QLINK1/adr_reg[6]/Q
                         net (fo=6, routed)           0.503     2.482    RAM_spi_debug/Q[6]
    RAMB36_X0Y4          RAMB36E1                                     r  RAM_spi_debug/UNISIM_RAM0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.859     2.486    RAM_spi_debug/clk_A
    RAMB36_X0Y4          RAMB36E1                                     r  RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.341     2.145    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.328    RAM_spi_debug/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.461%)  route 0.392ns (73.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.553     1.843    FPGA1_inst/QLINK1/CLK
    SLICE_X20Y20         FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.141     1.984 r  FPGA1_inst/QLINK1/data32_reg[25]/Q
                         net (fo=5, routed)           0.392     2.376    FPGA1_inst/RAM_inst0/data32_reg[31]_0[25]
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.861     2.488    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     2.214    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM_spi_debug/UNISIM_RAM0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.516%)  route 0.514ns (78.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.548     1.838    FPGA1_inst/QLINK1/CLK
    SLICE_X19Y23         FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  FPGA1_inst/QLINK1/adr_reg[1]/Q
                         net (fo=6, routed)           0.514     2.494    RAM_spi_debug/Q[1]
    RAMB36_X0Y4          RAMB36E1                                     r  RAM_spi_debug/UNISIM_RAM0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.859     2.486    RAM_spi_debug/clk_A
    RAMB36_X0Y4          RAMB36E1                                     r  RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.341     2.145    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.328    RAM_spi_debug/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.549     1.839    FPGA1_inst/QLINK1/CLK
    SLICE_X21Y25         FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/Q
                         net (fo=1, routed)           0.116     2.097    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][6]
    SLICE_X20Y25         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.816     2.443    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X20Y25         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[6]/C
                         clock pessimism             -0.590     1.852    
    SLICE_X20Y25         FDRE (Hold_fdre_C_D)         0.076     1.928    FPGA1_inst/QLINK1/ENCODE/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.549     1.839    FPGA1_inst/QLINK1/CLK
    SLICE_X21Y25         FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[4]/Q
                         net (fo=1, routed)           0.122     2.102    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][4]
    SLICE_X20Y25         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.816     2.443    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X20Y25         FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[4]/C
                         clock pessimism             -0.590     1.852    
    SLICE_X20Y25         FDRE (Hold_fdre_C_D)         0.075     1.927    FPGA1_inst/QLINK1/ENCODE/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.657%)  route 0.132ns (48.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.554     1.844    FPGA1_inst/QLINK1/CLK
    SLICE_X24Y22         FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.132     2.117    FPGA1_inst/QLINK1/clk_cnt_reg[4]
    SLICE_X25Y23         FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    FPGA1_inst/clocking_1_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/O
                         net (fo=177, routed)         0.819     2.446    FPGA1_inst/QLINK1/CLK
    SLICE_X25Y23         FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/C
                         clock pessimism             -0.590     1.855    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.072     1.927    FPGA1_inst/QLINK1/timestamp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y4      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X1Y4      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    FPGA1_inst/clocking_1_inst/BUFG_clk16_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y25     FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y21     FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y21     FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y28     FPGA1_inst/QLINK1/clk_cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y28     FPGA1_inst/QLINK1/clk_cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y21     FPGA1_inst/QLINK1/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y28     FPGA1_inst/QLINK1/clk_cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y28     FPGA1_inst/QLINK1/clk_cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y26     FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y27     FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y27     FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y27     FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y27     FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y27     FPGA1_inst/QLINK1/clk_cnt_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y27     FPGA1_inst/QLINK1/clk_cnt_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback2
  To Clock:  clk_feedback2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi
  To Clock:  clk_spi

Setup :            0  Failing Endpoints,  Worst Slack        5.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 2.578ns (66.260%)  route 1.313ns (33.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 17.516 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[4]
                         net (fo=1, routed)           1.313    12.117    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[4]
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.241 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1/O
                         net (fo=1, routed)           0.000    12.241    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.437    17.516    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                         clock pessimism              0.754    18.270    
                         clock uncertainty           -0.074    18.197    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)        0.031    18.228    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                         18.228    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 2.578ns (66.009%)  route 1.328ns (33.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 17.516 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[15]
                         net (fo=1, routed)           1.328    12.132    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[15]
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.256 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[15]_i_1/O
                         net (fo=1, routed)           0.000    12.256    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[15]
    SLICE_X28Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.437    17.516    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/C
                         clock pessimism              0.754    18.270    
                         clock uncertainty           -0.074    18.197    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.077    18.274    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]
  -------------------------------------------------------------------
                         required time                         18.274    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.578ns (66.507%)  route 1.298ns (33.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns = ( 17.513 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[3]
                         net (fo=1, routed)           1.298    12.103    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[3]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.227 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000    12.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.434    17.513    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism              0.754    18.267    
                         clock uncertainty           -0.074    18.194    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.077    18.271    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         18.271    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 2.578ns (67.396%)  route 1.247ns (32.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.515ns = ( 17.515 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[7]
                         net (fo=1, routed)           1.247    12.052    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[7]
    SLICE_X28Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.176 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000    12.176    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X28Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.436    17.515    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism              0.754    18.269    
                         clock uncertainty           -0.074    18.196    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)        0.077    18.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 2.578ns (69.220%)  route 1.146ns (30.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 17.518 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[14]
                         net (fo=1, routed)           1.146    11.951    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[14]
    SLICE_X25Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.075 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[14]_i_1/O
                         net (fo=1, routed)           0.000    12.075    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[14]
    SLICE_X25Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.439    17.518    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X25Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/C
                         clock pessimism              0.768    18.286    
                         clock uncertainty           -0.074    18.213    
    SLICE_X25Y20         FDRE (Setup_fdre_C_D)        0.029    18.242    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 2.578ns (68.885%)  route 1.164ns (31.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 17.516 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[31]
                         net (fo=1, routed)           1.164    11.969    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[31]
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.093 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[31]_i_1/O
                         net (fo=1, routed)           0.000    12.093    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[31]
    SLICE_X28Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.437    17.516    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[31]/C
                         clock pessimism              0.754    18.270    
                         clock uncertainty           -0.074    18.197    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.079    18.276    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[31]
  -------------------------------------------------------------------
                         required time                         18.276    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.578ns (69.000%)  route 1.158ns (31.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns = ( 17.513 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[5]
                         net (fo=1, routed)           1.158    11.963    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1/O
                         net (fo=1, routed)           0.000    12.087    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.434    17.513    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                         clock pessimism              0.754    18.267    
                         clock uncertainty           -0.074    18.194    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.081    18.275    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]
  -------------------------------------------------------------------
                         required time                         18.275    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 2.578ns (70.259%)  route 1.091ns (29.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.516ns = ( 17.516 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[1]
                         net (fo=1, routed)           1.091    11.896    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[1]
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.020 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000    12.020    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.437    17.516    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism              0.754    18.270    
                         clock uncertainty           -0.074    18.197    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)        0.029    18.226    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         18.226    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 2.578ns (71.661%)  route 1.019ns (28.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns = ( 17.513 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[11]
                         net (fo=1, routed)           1.019    11.824    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[11]
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.948 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[11]_i_1/O
                         net (fo=1, routed)           0.000    11.948    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[11]
    SLICE_X27Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.434    17.513    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/C
                         clock pessimism              0.754    18.267    
                         clock uncertainty           -0.074    18.194    
    SLICE_X27Y24         FDRE (Setup_fdre_C_D)        0.029    18.223    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]
  -------------------------------------------------------------------
                         required time                         18.223    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_spi rise@10.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 2.578ns (71.681%)  route 1.018ns (28.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 17.518 - 10.000 ) 
    Source Clock Delay      (SCD):    8.351ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.597     8.351    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X1Y4          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    10.805 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[10]
                         net (fo=1, routed)           1.018    11.823    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[10]
    SLICE_X25Y20         LUT4 (Prop_lut4_I3_O)        0.124    11.947 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[10]_i_1/O
                         net (fo=1, routed)           0.000    11.947    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[10]
    SLICE_X25Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)   10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.439    17.518    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X25Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
                         clock pessimism              0.768    18.286    
                         clock uncertainty           -0.074    18.213    
    SLICE_X25Y20         FDRE (Setup_fdre_C_D)        0.032    18.245    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]
  -------------------------------------------------------------------
                         required time                         18.245    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  6.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.553     2.786    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X29Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     2.927 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/Q
                         net (fo=2, routed)           0.098     3.025    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[27]
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.045     3.070 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000     3.070    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.820     3.528    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism             -0.729     2.799    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.120     2.919    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.568%)  route 0.126ns (40.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.557     2.790    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X25Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141     2.931 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/Q
                         net (fo=2, routed)           0.126     3.057    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[10]
    SLICE_X26Y20         LUT6 (Prop_lut6_I3_O)        0.045     3.102 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1/O
                         net (fo=1, routed)           0.000     3.102    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.825     3.533    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                         clock pessimism             -0.709     2.824    
    SLICE_X26Y20         FDRE (Hold_fdre_C_D)         0.120     2.944    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.779%)  route 0.110ns (37.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.553     2.786    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.141     2.927 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/Q
                         net (fo=2, routed)           0.110     3.037    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[29]
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.045     3.082 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1/O
                         net (fo=1, routed)           0.000     3.082    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[5]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.820     3.528    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                         clock pessimism             -0.729     2.799    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.121     2.920    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.556     2.789    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.164     2.953 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/Q
                         net (fo=2, routed)           0.061     3.014    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[28]
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.045     3.059 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1/O
                         net (fo=1, routed)           0.000     3.059    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.823     3.531    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                         clock pessimism             -0.729     2.802    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.092     2.894    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.150%)  route 0.113ns (37.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.556     2.789    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y21         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     2.930 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[16]/Q
                         net (fo=2, routed)           0.113     3.043    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[16]
    SLICE_X28Y21         LUT6 (Prop_lut6_I1_O)        0.045     3.088 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1/O
                         net (fo=1, routed)           0.000     3.088    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1_n_0
    SLICE_X28Y21         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.824     3.532    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y21         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                         clock pessimism             -0.729     2.803    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.120     2.923    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.552     2.785    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X22Y23         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDSE (Prop_fdse_C_Q)         0.164     2.949 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/Q
                         net (fo=2, routed)           0.083     3.032    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.049     3.081 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]_i_1/O
                         net (fo=2, routed)           0.000     3.081    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]_i_1_n_0
    SLICE_X23Y23         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.819     3.527    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X23Y23         FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]/C
                         clock pessimism             -0.729     2.798    
    SLICE_X23Y23         FDSE (Hold_fdse_C_D)         0.100     2.898    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.554     2.787    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.141     2.928 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/Q
                         net (fo=2, routed)           0.143     3.071    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[23]
    SLICE_X28Y23         LUT6 (Prop_lut6_I1_O)        0.045     3.116 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000     3.116    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X28Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.821     3.529    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism             -0.729     2.800    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.120     2.920    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.554     2.787    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.164     2.951 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[9]/Q
                         net (fo=2, routed)           0.119     3.070    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[9]
    SLICE_X27Y22         LUT6 (Prop_lut6_I3_O)        0.045     3.115 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000     3.115    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.823     3.531    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism             -0.729     2.802    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091     2.893    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.601%)  route 0.213ns (53.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.557     2.790    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X25Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141     2.931 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/Q
                         net (fo=2, routed)           0.213     3.144    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[14]
    SLICE_X26Y20         LUT6 (Prop_lut6_I3_O)        0.045     3.189 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1/O
                         net (fo=1, routed)           0.000     3.189    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[6]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.825     3.533    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                         clock pessimism             -0.709     2.824    
    SLICE_X26Y20         FDRE (Hold_fdre_C_D)         0.121     2.945    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.553     2.786    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X29Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     2.927 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/Q
                         net (fo=2, routed)           0.167     3.094    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[27]
    SLICE_X29Y24         LUT4 (Prop_lut4_I1_O)        0.045     3.139 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[27]_i_1/O
                         net (fo=1, routed)           0.000     3.139    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[27]
    SLICE_X29Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.820     3.528    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X29Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]/C
                         clock pessimism             -0.742     2.786    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.091     2.877    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         10.000      6.826      BUFR_X1Y3        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clk_inst/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   FPGA1_inst/clocking_1_inst/BUFG_spi_inst/I
Min Period        n/a     BUFR/I              n/a            1.666         10.000      8.334      BUFR_X1Y0        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y21     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y22     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y20     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y24     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y22     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y21     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y22     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y20     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y24     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y22     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y24     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y20     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y20     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y24     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y24     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y20     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y20     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y24     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y24     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y20     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clk_inst/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         10.000      8.333      OLOGIC_X1Y27  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         10.000      8.333      OLOGIC_X1Y29  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y27  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y29  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clock_out
  To Clock:  mmcm_clock_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clock_out
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     BUFR/I              n/a            1.666         2.694       1.028      BUFR_X0Y1        FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 4.398ns (49.981%)  route 4.401ns (50.019%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 19.644 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          2.204    15.520    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124    15.644 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[0]_i_1/O
                         net (fo=1, routed)           0.000    15.644    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[0]_i_1_n_0
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.709    19.644    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/C
                         clock pessimism              0.563    20.208    
                         clock uncertainty           -0.099    20.109    
    SLICE_X6Y10          FDSE (Setup_fdse_C_D)        0.077    20.186    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 4.398ns (50.026%)  route 4.393ns (49.974%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 19.644 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          2.196    15.512    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124    15.636 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[4]_i_1/O
                         net (fo=1, routed)           0.000    15.636    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[4]_i_1_n_0
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.709    19.644    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]/C
                         clock pessimism              0.563    20.208    
                         clock uncertainty           -0.099    20.109    
    SLICE_X6Y10          FDSE (Setup_fdse_C_D)        0.081    20.190    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[4]
  -------------------------------------------------------------------
                         required time                         20.190    
                         arrival time                         -15.636    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 4.398ns (51.031%)  route 4.220ns (48.969%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 19.634 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          2.023    15.339    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124    15.463 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.463    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[3]_i_1_n_0
    SLICE_X3Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.699    19.634    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]/C
                         clock pessimism              0.563    20.198    
                         clock uncertainty           -0.099    20.099    
    SLICE_X3Y18          FDSE (Setup_fdse_C_D)        0.031    20.130    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                         20.130    
                         arrival time                         -15.463    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 4.398ns (51.215%)  route 4.189ns (48.785%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 19.644 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.992    15.308    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124    15.432 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.432    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[5]_i_1_n_0
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.709    19.644    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]/C
                         clock pessimism              0.563    20.208    
                         clock uncertainty           -0.099    20.109    
    SLICE_X6Y10          FDSE (Setup_fdse_C_D)        0.079    20.188    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.188    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 4.361ns (51.127%)  route 4.169ns (48.873%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 19.644 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[21]
                         net (fo=4, routed)           1.416    10.715    FPGA2_inst/RAM_inst1/DOADO[17]
    SLICE_X7Y15          LUT1 (Prop_lut1_I0_O)        0.124    10.839 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_12/O
                         net (fo=1, routed)           0.000    10.839    FPGA2_inst/RAM_inst1/r_out4_carry_i_12_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.371 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.371    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.485 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.485    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.819 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[1]
                         net (fo=2, routed)           1.049    12.869    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[1]
    SLICE_X8Y16          LUT2 (Prop_lut2_I0_O)        0.303    13.172 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.172    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.548 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          1.703    15.251    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I2_O)        0.124    15.375 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.375    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[6]_i_1_n_0
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.709    19.644    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]/C
                         clock pessimism              0.563    20.208    
                         clock uncertainty           -0.099    20.109    
    SLICE_X6Y10          FDSE (Setup_fdse_C_D)        0.079    20.188    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.188    
                         arrival time                         -15.375    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 4.398ns (52.039%)  route 4.053ns (47.960%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 19.634 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.856    15.172    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124    15.296 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1/O
                         net (fo=1, routed)           0.000    15.296    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1_n_0
    SLICE_X3Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.699    19.634    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/C
                         clock pessimism              0.563    20.198    
                         clock uncertainty           -0.099    20.099    
    SLICE_X3Y18          FDSE (Setup_fdse_C_D)        0.031    20.130    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]
  -------------------------------------------------------------------
                         required time                         20.130    
                         arrival time                         -15.296    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.398ns (52.048%)  route 4.052ns (47.952%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 19.636 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.855    15.171    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124    15.295 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1/O
                         net (fo=1, routed)           0.000    15.295    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1_n_0
    SLICE_X5Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.701    19.636    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/C
                         clock pessimism              0.563    20.200    
                         clock uncertainty           -0.099    20.101    
    SLICE_X5Y18          FDSE (Setup_fdse_C_D)        0.029    20.130    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.130    
                         arrival time                         -15.295    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 4.398ns (52.054%)  route 4.051ns (47.946%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 19.636 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.854    15.170    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124    15.294 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.294    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[7]_i_1_n_0
    SLICE_X5Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.701    19.636    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/C
                         clock pessimism              0.563    20.200    
                         clock uncertainty           -0.099    20.101    
    SLICE_X5Y18          FDSE (Setup_fdse_C_D)        0.031    20.132    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 4.398ns (52.096%)  route 4.044ns (47.904%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 19.644 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.847    15.163    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124    15.287 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[1]_i_1/O
                         net (fo=1, routed)           0.000    15.287    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[1]_i_1_n_0
    SLICE_X5Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.709    19.644    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]/C
                         clock pessimism              0.563    20.208    
                         clock uncertainty           -0.099    20.109    
    SLICE_X5Y10          FDSE (Setup_fdse_C_D)        0.029    20.138    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.138    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 4.398ns (52.096%)  route 4.044ns (47.904%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 19.644 - 13.468 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.831     6.845    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y3          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.299 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[2]
                         net (fo=4, routed)           1.340    10.639    FPGA2_inst/RAM_inst1/DOADO[2]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.124    10.763 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_13/O
                         net (fo=1, routed)           0.000    10.763    FPGA2_inst/RAM_inst1/r_out2_carry_i_13_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.296 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.296    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.413    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.632 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/O[0]
                         net (fo=2, routed)           0.857    12.489    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[0]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.295    12.784 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.784    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][10]_1[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.316 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.847    15.163    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.124    15.287 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.287    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1_n_0
    SLICE_X5Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.709    19.644    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/C
                         clock pessimism              0.563    20.208    
                         clock uncertainty           -0.099    20.109    
    SLICE_X5Y10          FDSE (Setup_fdse_C_D)        0.031    20.140    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         20.140    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.255     2.252    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/pixel_clk
    SLICE_X1Y19          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDSE (Prop_fdse_C_Q)         0.141     2.393 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/Q
                         net (fo=1, routed)           0.059     2.452    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_14
    SLICE_X0Y19          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.290     2.837    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y19          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/C
                         clock pessimism             -0.572     2.265    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.047     2.312    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.263     2.260    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     2.401 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[11]/Q
                         net (fo=2, routed)           0.063     2.464    FPGA2_inst/hdmi_driver_inst/image_driver_inst/q[11]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.045     2.509 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.509    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[3]_i_1_n_0
    SLICE_X5Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.845    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]/C
                         clock pessimism             -0.572     2.273    
    SLICE_X5Y10          FDSE (Hold_fdse_C_D)         0.092     2.365    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.890%)  route 0.193ns (54.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.279     2.276    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X10Y18         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     2.440 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.193     2.633    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X10Y15         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.317     2.864    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X10Y15         SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.571     2.293    
    SLICE_X10Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.476    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.735%)  route 0.110ns (37.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.263     2.260    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X5Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     2.401 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[8]/Q
                         net (fo=2, routed)           0.110     2.511    FPGA2_inst/hdmi_driver_inst/image_driver_inst/q[8]
    SLICE_X6Y10          LUT5 (Prop_lut5_I0_O)        0.045     2.556 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.556    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out[0]_i_1_n_0
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.845    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X6Y10          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]/C
                         clock pessimism             -0.569     2.276    
    SLICE_X6Y10          FDSE (Hold_fdse_C_D)         0.120     2.396    FPGA2_inst/hdmi_driver_inst/image_driver_inst/g_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.256     2.253    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X3Y18          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     2.394 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[5]/Q
                         net (fo=2, routed)           0.113     2.507    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/Q[5]
    SLICE_X5Y18          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.291     2.838    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X5Y18          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]/C
                         clock pessimism             -0.565     2.273    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.071     2.344    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     2.400 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/Q
                         net (fo=1, routed)           0.112     2.512    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_11
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/C
                         clock pessimism             -0.574     2.272    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.071     2.343    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.259     2.256    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X1Y13          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     2.397 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[0]/Q
                         net (fo=1, routed)           0.116     2.513    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_16
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     2.843    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]/C
                         clock pessimism             -0.571     2.272    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.070     2.342    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.259     2.256    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X1Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     2.397 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[1]/Q
                         net (fo=1, routed)           0.112     2.509    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_15
    SLICE_X1Y13          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.295     2.842    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X1Y13          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[1]/C
                         clock pessimism             -0.571     2.271    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.066     2.337    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.834%)  route 0.079ns (38.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X5Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.128     2.387 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[19]/Q
                         net (fo=2, routed)           0.079     2.466    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/Q[19]
    SLICE_X4Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     2.843    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X4Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[20]/C
                         clock pessimism             -0.571     2.272    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.022     2.294    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.071%)  route 0.124ns (39.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.256     2.253    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y18          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDSE (Prop_fdse_C_Q)         0.141     2.394 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[2]/Q
                         net (fo=13, routed)          0.124     2.517    FPGA2_inst/hdmi_driver_inst/image_driver_inst/RED_O[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.045     2.562 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/e[3]_i_1/O
                         net (fo=1, routed)           0.000     2.562    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/r_out_reg[3]
    SLICE_X2Y18          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/mmcm_clock_out
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.291     2.838    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/pixel_clk
    SLICE_X2Y18          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[3]/C
                         clock pessimism             -0.572     2.266    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     2.386    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 5.387 }
Period(ns):         13.468
Sources:            { FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y3   FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y12  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y11  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y10  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y9   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y16  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y15  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X1Y8    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X6Y14   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X6Y14   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X14Y16  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y16  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y16  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y16  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][8]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y16  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][9]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y14   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y14   FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X10Y15  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack        6.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.468ns  (logic 0.518ns (11.595%)  route 3.950ns (88.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.309ns = ( 38.309 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.555    38.309    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y21         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.518    38.827 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           3.950    42.777    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.777    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.382ns  (logic 0.456ns (10.406%)  route 3.926ns (89.594%))
  Logic Levels:           0  
  Clock Path Skew:        1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.306ns = ( 38.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.552    38.306    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.456    38.762 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           3.926    42.688    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.688    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.344ns  (logic 0.518ns (11.925%)  route 3.826ns (88.075%))
  Logic Levels:           0  
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.310ns = ( 38.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.556    38.310    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.518    38.828 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           3.826    42.654    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.654    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.259ns  (logic 0.518ns (12.164%)  route 3.741ns (87.836%))
  Logic Levels:           0  
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.310ns = ( 38.310 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.556    38.310    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.518    38.828 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           3.741    42.569    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.569    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.243ns  (logic 0.518ns (12.209%)  route 3.725ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.303ns = ( 38.303 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.549    38.303    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.518    38.821 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           3.725    42.546    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.546    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.170ns  (logic 0.456ns (10.934%)  route 3.714ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.306ns = ( 38.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.552    38.306    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.456    38.762 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           3.714    42.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.477    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.128ns  (logic 0.518ns (12.550%)  route 3.610ns (87.450%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.303ns = ( 38.303 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.549    38.303    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.518    38.821 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           3.610    42.431    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.431    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - clk_spi rise@30.000ns)
  Data Path Delay:        4.018ns  (logic 0.518ns (12.893%)  route 3.500ns (87.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.416ns = ( 49.416 - 40.000 ) 
    Source Clock Delay      (SCD):    8.305ns = ( 38.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)   30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470    34.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    34.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660    36.658    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    36.754 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.551    38.305    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518    38.823 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           3.500    42.323    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    44.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    45.987    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.078 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          1.652    47.730    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    48.648 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.767    49.416    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.675    50.091    
                         clock uncertainty           -0.074    50.018    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    49.393    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                         -42.323    
  -------------------------------------------------------------------
                         slack                                  7.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.164ns (9.615%)  route 1.542ns (90.385%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.553     2.786    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.164     2.950 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           1.542     4.492    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.164ns (9.383%)  route 1.584ns (90.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.554     2.787    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y23         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     2.951 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           1.584     4.535    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.535    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.164ns (9.374%)  route 1.586ns (90.626%))
  Logic Levels:           0  
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.557     2.790    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.164     2.954 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           1.586     4.540    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.141ns (7.823%)  route 1.661ns (92.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.556     2.789    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141     2.930 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           1.661     4.592    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.592    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.164ns (8.870%)  route 1.685ns (91.130%))
  Logic Levels:           0  
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.557     2.790    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X26Y20         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.164     2.954 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           1.685     4.639    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.639    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.164ns (8.660%)  route 1.730ns (91.340%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.553     2.786    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y24         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.164     2.950 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           1.730     4.680    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.141ns (7.394%)  route 1.766ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.556     2.789    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X27Y22         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141     2.930 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           1.766     4.696    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_spi rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.164ns (8.280%)  route 1.817ns (91.720%))
  Logic Levels:           0  
  Clock Path Skew:        1.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.556     2.789    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X28Y21         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.164     2.953 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           1.817     4.770    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/clk_spi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/BUFG_spi_inst/O
                         net (fo=41, routed)          0.920     3.629    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     4.060 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_clkdiv_inst/O
                         net (fo=2, routed)           0.309     4.369    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y27         OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.475     3.894    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.913    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.857    





