module alu (
    input wire [31:0] A,  // Operand A
    input wire [31:0] B,  // Operand B
    input wire [3:0] Op,  // Operation selector
    output reg [31:0] Result // Result of operation
);

    always @(*) begin
        case (Op)
            4'b0000: Result = A & B; // AND
            4'b0001: Result = A | B; // OR
            4'b0010: Result = ~A;    // NOT
            4'b0011: Result = A + B; // ADD
            4'b0100: Result = A - B; // SUB
            default: Result = 32'b0; // Default
        endcase
    end
endmodule