# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab0.srcs/sources_1/imports/lab0_src/fist_check.v" \
"../../../../lab0.srcs/sources_1/imports/lab0_src/judge.v" \
"../../../../lab0.srcs/sources_1/imports/lab0_src/lab0.v" \
"../../../../lab0.srcs/sources_1/imports/lab0_src/slow_fist.v" \
"../../../../lab0.srcs/sim_1/imports/lab0_src/lab0_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
