
---------- Begin Simulation Statistics ----------
final_tick                                13986552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 241127                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425448                       # Number of bytes of host memory used
host_op_rate                                   420682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.18                       # Real time elapsed on the host
host_tick_rate                              248971211                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13545893                       # Number of instructions simulated
sim_ops                                      23632787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013987                       # Number of seconds simulated
sim_ticks                                 13986552500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     76                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3545893                       # Number of instructions committed
system.cpu0.committedOps                      6704856                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.888875                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1252754                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     900719                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        12855                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     647718                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          471                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       16379265                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.126761                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1198932                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          190                       # TLB misses on write requests
system.cpu0.numCycles                        27973105                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              14907      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                5251808     78.33%     78.55% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 13026      0.19%     78.75% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.02%     78.77% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 8922      0.13%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.02%     78.93% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.93% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 10552      0.16%     79.09% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                40484      0.60%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::MemRead                735480     10.97%     90.67% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               587237      8.76%     99.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            24134      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           14350      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6704856                       # Class of committed instruction
system.cpu0.tickCycles                       11593840                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   35                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               89                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     89                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.797311                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872177                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2393                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003177                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5045148                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357486                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443243                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          180                       # TLB misses on write requests
system.cpu1.numCycles                        27973105                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927957                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        69565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        140154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1047560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2095184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              48077                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24081                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45484                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22512                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48077                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       210743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       210743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 210743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6058880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6058880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6058880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             70589                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   70589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               70589                       # Request fanout histogram
system.membus.reqLayer4.occupancy           252500500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          376078500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       617285                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          617285                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       617285                       # number of overall hits
system.cpu0.icache.overall_hits::total         617285                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       581594                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        581594                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       581594                       # number of overall misses
system.cpu0.icache.overall_misses::total       581594                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9444525500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9444525500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9444525500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9444525500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1198879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1198879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1198879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1198879                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485115                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485115                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485115                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485115                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16239.035306                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16239.035306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16239.035306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16239.035306                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       581578                       # number of writebacks
system.cpu0.icache.writebacks::total           581578                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       581594                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       581594                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       581594                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       581594                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8862931500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8862931500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8862931500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8862931500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485115                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485115                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485115                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485115                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15239.035306                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15239.035306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15239.035306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15239.035306                       # average overall mshr miss latency
system.cpu0.icache.replacements                581578                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       617285                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         617285                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       581594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       581594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9444525500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9444525500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1198879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1198879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485115                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485115                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16239.035306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16239.035306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       581594                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       581594                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8862931500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8862931500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485115                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485115                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15239.035306                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15239.035306                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999020                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1198879                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           581594                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.061368                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999020                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10172626                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10172626                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1213387                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1213387                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1213387                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1213387                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       261889                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        261889                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       261889                       # number of overall misses
system.cpu0.dcache.overall_misses::total       261889                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5789553000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5789553000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5789553000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5789553000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1475276                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1475276                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1475276                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1475276                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177519                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177519                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177519                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177519                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22106.896433                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22106.896433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22106.896433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22106.896433                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       146551                       # number of writebacks
system.cpu0.dcache.writebacks::total           146551                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        31086                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        31086                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        31086                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        31086                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       230803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       230803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       230803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       230803                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4678659500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4678659500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4678659500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4678659500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156447                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156447                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156447                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156447                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20271.224811                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20271.224811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20271.224811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20271.224811                       # average overall mshr miss latency
system.cpu0.dcache.replacements                230787                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       704561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         704561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       169348                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       169348                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3158797000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3158797000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       873909                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       873909                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193782                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193782                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18652.697404                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18652.697404                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         6573                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6573                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162775                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162775                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2885999000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2885999000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17729.989249                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17729.989249                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       508826                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        508826                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        92541                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        92541                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2630756000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2630756000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       601367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       601367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.153884                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.153884                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28428.004884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28428.004884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        24513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        24513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        68028                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        68028                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1792660500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1792660500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.113122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.113122                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26351.803669                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26351.803669                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1444190                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           230803                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.257241                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12033011                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12033011                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429339                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429339                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429339                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429339                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13857                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13857                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13857                       # number of overall misses
system.cpu1.icache.overall_misses::total        13857                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    331974000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    331974000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    331974000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    331974000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443196                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443196                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443196                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443196                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005672                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005672                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23957.133579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23957.133579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23957.133579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23957.133579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13841                       # number of writebacks
system.cpu1.icache.writebacks::total            13841                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13857                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13857                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13857                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13857                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    318117000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    318117000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    318117000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    318117000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005672                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005672                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22957.133579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22957.133579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22957.133579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22957.133579                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13841                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13857                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13857                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    331974000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    331974000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23957.133579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23957.133579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13857                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13857                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    318117000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    318117000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22957.133579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22957.133579                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443196                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13857                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.314931                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559425                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559425                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861469                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861469                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861784                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861784                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226474                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226474                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233550                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233550                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4058778489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4058778489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4058778489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4058778489                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087943                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095334                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037200                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037200                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038316                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17921.609054                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17921.609054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17378.627656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17378.627656                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3377                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.283333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60843                       # number of writebacks
system.cpu1.dcache.writebacks::total            60843                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8847                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8847                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221370                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3613409500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3613409500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3906267500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3906267500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16603.681988                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16603.681988                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17645.875683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17645.875683                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2423654500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2423654500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039328                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039328                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14863.210151                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14863.210151                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          443                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162621                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162621                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2240667000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2240667000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13778.460346                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13778.460346                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1635123989                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1635123989                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25786.531919                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25786.531919                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8404                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8404                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1372742500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1372742500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24956.232047                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24956.232047                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          315                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          315                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7076                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7076                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.957381                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.957381                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    292858000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    292858000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78241.517499                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78241.517499                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083154                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.479577                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984042                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984042                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              554963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              204039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206276                       # number of demand (read+write) hits
system.l2.demand_hits::total                   977035                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             554963                       # number of overall hits
system.l2.overall_hits::.cpu0.data             204039                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11757                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206276                       # number of overall hits
system.l2.overall_hits::total                  977035                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             26631                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             26764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             15094                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70589                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            26631                       # number of overall misses
system.l2.overall_misses::.cpu0.data            26764                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2100                       # number of overall misses
system.l2.overall_misses::.cpu1.data            15094                       # number of overall misses
system.l2.overall_misses::total                 70589                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2142563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2088933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    168082500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1249478000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5649056500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2142563000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2088933000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    168082500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1249478000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5649056500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          581594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          230803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1047624                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         581594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         230803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1047624                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.045790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.115960                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.151548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.068184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067380                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.045790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.115960                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.151548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.068184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067380                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80453.719350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78050.104618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80039.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82779.780045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80027.433453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80453.719350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78050.104618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80039.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82779.780045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80027.433453                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24081                       # number of writebacks
system.l2.writebacks::total                     24081                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        26631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        26764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        15094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        26631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        26764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        15094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70589                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1876253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1821293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    147082500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1098538000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4943166500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1876253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1821293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    147082500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1098538000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4943166500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.045790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.115960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.151548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.068184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.045790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.115960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.151548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.068184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067380                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70453.719350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68050.104618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70039.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72779.780045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70027.433453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70453.719350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68050.104618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70039.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72779.780045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70027.433453                       # average overall mshr miss latency
system.l2.replacements                          69674                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       207394                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           207394                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       207394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       207394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       595419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           595419                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       595419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       595419                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            53003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                100522                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          15025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22512                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1129621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    642136500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1771757500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        68028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            123034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.220865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.136112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.182974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 75182.762063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85766.862562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78702.802950                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        15025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    979371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    567266500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1546637500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.220865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.136112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 65182.762063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75766.862562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68702.802950                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        554963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             566720                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        26631                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            28731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2142563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    168082500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2310645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       581594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         595451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.045790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.151548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80453.719350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80039.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80423.427657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        26631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        28731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1876253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    147082500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2023335500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.045790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.151548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70453.719350                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70039.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70423.427657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       151036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            309793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        11739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7607                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    959312000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    607341500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1566653500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       162775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        329139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.072118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.045725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81720.078371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 79839.818588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80980.745374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        11739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    841922000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    531271500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1373193500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.072118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.045725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71720.078371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 69839.818588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70980.745374                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.446857                       # Cycle average of tags in use
system.l2.tags.total_refs                     2095176                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70698                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.635577                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.328688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      163.587148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      337.104271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       80.665011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      432.761738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.159753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.329203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.078774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.422619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998483                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16832162                       # Number of tag accesses
system.l2.tags.data_accesses                 16832162                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       1704384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1712896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        134400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        966016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4517696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1704384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       134400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1838784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1541184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1541184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          26631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          26764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          15094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               70589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24081                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24081                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        121858764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122467349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9609230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69067485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             323002827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    121858764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9609230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        131467994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110190413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110190413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110190413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       121858764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122467349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9609230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69067485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            433193240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     22061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     26631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     24021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     15035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000263451250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1349                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1349                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              160447                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20716                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       70589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24081                       # Number of write requests accepted
system.mem_ctrls.readBursts                     70589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24081                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2020                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    798990000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  338935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2069996250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11786.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30536.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18514                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 70589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.946283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.748684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.473449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5137     21.71%     21.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10564     44.65%     66.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3521     14.88%     81.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1913      8.09%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1186      5.01%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          401      1.69%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          209      0.88%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          149      0.63%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          581      2.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23661                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.237213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.318667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.275813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            300     22.24%     22.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           875     64.86%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           134      9.93%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      1.04%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.37%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.37%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.52%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.07%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1349                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.320999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.787600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1122     83.17%     83.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      2.00%     85.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              176     13.05%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      1.41%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1349                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4338368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  179328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1410624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4517696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1541184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       310.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    323.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13985898000                       # Total gap between requests
system.mem_ctrls.avgGap                     147733.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1704384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1537344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       134400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       962240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1410624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 121858763.980616375804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 109915863.827058166265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9609230.008610054851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68797511.037834376097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100855732.676082968712                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        26631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        26764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        15094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24081                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    783350250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    747390500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60962250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    478293250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 341356477500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29414.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27925.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29029.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31687.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14175344.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             71471400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37980360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           202297620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           57874140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5723942280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        550674240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7748133480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.970214                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1382875750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12136716750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             97496700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             51813135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           281701560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           57179880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5693996190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        575892000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7861972905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.109419                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1444329500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12075263000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            924590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       231475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       595419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          290340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           123034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          123034                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        595451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       329139                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1744766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       692393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3142808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     74443008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     24150656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18061632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              118427968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69674                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1541184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1117298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010233                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1117181     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    117      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1117298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1850405000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332331446                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20806957                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         346348711                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         872579622                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13986552500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
