// Seed: 3749265942
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  reg id_3;
  initial begin : LABEL_0
    id_3 <= id_1 << 1;
  end
  wire id_5, id_6, id_7;
  wire id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input wand id_0,
    output wire id_1,
    output wand id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    output wor id_6,
    output tri id_7,
    output supply1 id_8,
    input tri id_9
);
endmodule
module module_3 (
    input wand id_0,
    input uwire id_1,
    input wire id_2,
    output uwire id_3,
    input wand id_4,
    output supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri1 id_12
    , id_30,
    input logic id_13,
    input tri id_14,
    output logic id_15,
    output wand id_16,
    input wand id_17,
    input tri0 id_18,
    input wand id_19,
    input wire id_20,
    input tri id_21,
    output supply1 id_22,
    input tri id_23,
    input tri id_24,
    input uwire id_25,
    output supply1 id_26,
    output supply1 id_27,
    input tri1 id_28
);
  always begin : LABEL_0
    id_15 <= id_13;
  end
  module_2 modCall_1 (
      id_6,
      id_27,
      id_22,
      id_11,
      id_21,
      id_7,
      id_16,
      id_22,
      id_27,
      id_24
  );
  assign modCall_1.type_4 = 0;
endmodule
