<table border="0" height="1453" width="1123">
<tr><td>
<div style="position:absolute; top:0; left:0;"><img height="1453" width="1123"src="bgimg/bg00048.jpg"/></div>
<div style="position:absolute;top:74.119;left:132.145;"><nobr>
<span style="font-size:20.022;">36</span>
</nobr></div>
<div style="position:absolute;top:74.119;left:331.141;"><nobr>
<span style="font-size:20.022;font-style:italic;">Volume II: RISC-V Privileged Architectures V20190608-Priv-MSU-Ratified</span>
</nobr></div>
<div style="position:absolute;top:131.778;left:212.233;"><nobr>
<span style="font-size:18.285;font-style:italic;">The RISC-V user ISA was designed to support many possible privileged system environments</span>
</nobr></div>
<div style="position:absolute;top:153.720;left:182.201;"><nobr>
<span style="font-size:18.285;font-style:italic;">and so we did not want to infect the user-level ISA with any OS-dependent features. The RISC-</span>
</nobr></div>
<div style="position:absolute;top:175.661;left:182.201;"><nobr>
<span style="font-size:18.285;font-style:italic;">V CSR swap instructions can quickly save/restore values to the</span>
<span style="font-size:18.285;">mscratch</span>
<span style="font-size:18.285;font-style:italic;">register. Unlike the</span>
</nobr></div>
<div style="position:absolute;top:197.603;left:182.201;"><nobr>
<span style="font-size:18.285;font-style:italic;">MIPS design, the OS can rely on holding a value in the</span>
<span style="font-size:18.285;">mscratch</span>
<span style="font-size:18.285;font-style:italic;">register while the user context</span>
</nobr></div>
<div style="position:absolute;top:219.545;left:182.201;"><nobr>
<span style="font-size:18.285;font-style:italic;">is running.</span>
</nobr></div>
<div style="position:absolute;top:289.037;left:132.145;"><nobr>
<span style="font-size:21.942;font-weight:bold;">3.1.15</span>
</nobr></div>
<div style="position:absolute;top:289.037;left:219.847;"><nobr>
<span style="font-size:21.942;font-weight:bold;">Machine Exception Program Counter (</span>
<span style="font-size:21.942;">mepc</span>
<span style="font-size:21.942;font-weight:bold;">)</span>
</nobr></div>
<div style="position:absolute;top:348.615;left:132.145;"><nobr>
<span style="font-size:20.022;">mepc is an MXLEN-bit read/write register formatted as shown in Figure</span>
<span style="font-size:20.022;color: #000080;"><a href="#" onClick="javascript:parent.GotoNewPage(47); return false">3.21</a></span>
<span style="font-size:20.022;">. The low bit of mepc</span>
</nobr></div>
<div style="position:absolute;top:371.820;left:132.145;"><nobr>
<span style="font-size:20.022;">( mepc[0] ) is always zero. On implementations that support only IALIGN=32, the two low bits</span>
</nobr></div>
<div style="position:absolute;top:396.687;left:132.145;"><nobr>
<span style="font-size:20.022;">( mepc[1:0] ) are always zero.</span>
</nobr></div>
<div style="position:absolute;top:439.840;left:132.145;"><nobr>
<span style="font-size:20.022;">If an implementation allows IALIGN to be either 16 or 32 (by changing CSR misa , for example),</span>
</nobr></div>
<div style="position:absolute;top:464.707;left:132.145;"><nobr>
<span style="font-size:20.022;">then, whenever IALIGN=32, bit mepc[1] is masked on reads so that it appears to be 0. This</span>
</nobr></div>
<div style="position:absolute;top:489.574;left:132.145;"><nobr>
<span style="font-size:20.022;">masking occurs also for the implicit read by the MRET instruction. Though masked, mepc[1]</span>
</nobr></div>
<div style="position:absolute;top:514.443;left:132.145;"><nobr>
<span style="font-size:20.022;">remains writable when IALIGN=32.</span>
</nobr></div>
<div style="position:absolute;top:559.256;left:132.145;"><nobr>
<span style="font-size:20.022;">mepc is a</span>
<span style="font-size:20.022;font-weight:bold;">WARL</span>
<span style="font-size:20.022;">register that must be able to hold all valid physical and virtual addresses. It</span>
</nobr></div>
<div style="position:absolute;top:582.463;left:132.145;"><nobr>
<span style="font-size:20.022;">need not be capable of holding all possible invalid addresses. Implementations may convert some</span>
</nobr></div>
<div style="position:absolute;top:607.331;left:132.145;"><nobr>
<span style="font-size:20.022;">invalid address patterns into other invalid addresses prior to writing them to mepc .</span>
</nobr></div>
<div style="position:absolute;top:650.483;left:132.145;"><nobr>
<span style="font-size:20.022;">When a trap is taken into M-mode, mepc is written with the virtual address of the instruction</span>
</nobr></div>
<div style="position:absolute;top:675.350;left:132.145;"><nobr>
<span style="font-size:20.022;">that was interrupted or that encountered the exception. Otherwise, mepc is never written by the</span>
</nobr></div>
<div style="position:absolute;top:700.218;left:132.145;"><nobr>
<span style="font-size:20.022;">implementation, though it may be explicitly written by software.</span>
</nobr></div>
<div style="position:absolute;top:744.935;left:264.443;"><nobr>
<span style="font-size:14.628;">MXLEN-1</span>
</nobr></div>
<div style="position:absolute;top:765.876;left:544.337;"><nobr>
<span style="font-size:16.456;">mepc</span>
</nobr></div>
<div style="position:absolute;top:785.356;left:524.659;"><nobr>
<span style="font-size:16.456;">MXLEN</span>
</nobr></div>
<div style="position:absolute;top:831.660;left:309.034;"><nobr>
<span style="font-size:20.022;">Figure 3.21: Machine exception program counter register.</span>
</nobr></div>
<div style="position:absolute;top:744.935;left:845.687;"><nobr>
<span style="font-size:14.628;">0</span>
</nobr></div>
<div style="position:absolute;top:909.442;left:132.145;"><nobr>
<span style="font-size:21.942;font-weight:bold;">3.1.16</span>
</nobr></div>
<div style="position:absolute;top:909.442;left:219.847;"><nobr>
<span style="font-size:21.942;font-weight:bold;">Machine Cause Register (</span>
<span style="font-size:21.942;">mcause</span>
<span style="font-size:21.942;font-weight:bold;">)</span>
</nobr></div>
<div style="position:absolute;top:967.356;left:132.145;"><nobr>
<span style="font-size:20.022;">The mcause register is an MXLEN-bit read-write register formatted as shown in Figure</span>
<span style="font-size:20.022;color: #000080;"><a href="#" onClick="javascript:parent.GotoNewPage(47); return false">3.22</a></span>
<span style="font-size:20.022;">. When</span>
</nobr></div>
<div style="position:absolute;top:992.223;left:132.145;"><nobr>
<span style="font-size:20.022;">a trap is taken into M-mode, mcause is written with a code indicating the event that caused the</span>
</nobr></div>
<div style="position:absolute;top:1017.091;left:132.145;"><nobr>
<span style="font-size:20.022;">trap. Otherwise, mcause is never written by the implementation, though it may be explicitly</span>
</nobr></div>
<div style="position:absolute;top:1041.960;left:132.145;"><nobr>
<span style="font-size:20.022;">written by software.</span>
</nobr></div>
<div style="position:absolute;top:1085.110;left:132.145;"><nobr>
<span style="font-size:20.022;">The Interrupt bit in the mcause register is set if the trap was caused by an interrupt. The Exception</span>
</nobr></div>
<div style="position:absolute;top:1109.979;left:132.145;"><nobr>
<span style="font-size:20.022;">Code field contains a code identifying the last exception. Table</span>
<span style="font-size:20.022;color: #000080;"><a href="#" onClick="javascript:parent.GotoNewPage(48); return false">3.6</a></span>
<span style="font-size:20.022;">lists the possible machine-level</span>
</nobr></div>
<div style="position:absolute;top:1134.847;left:132.145;"><nobr>
<span style="font-size:20.022;">exception codes. The Exception Code is a</span>
<span style="font-size:20.022;font-weight:bold;">WLRL</span>
<span style="font-size:20.022;">field, so is only guaranteed to hold supported</span>
</nobr></div>
<div style="position:absolute;top:1159.714;left:132.145;"><nobr>
<span style="font-size:20.022;">exception codes.</span>
</nobr></div>
<div style="position:absolute;top:1204.432;left:288.383;"><nobr>
<span style="font-size:14.628;">MXLEN-1 MXLEN-2</span>
</nobr></div>
<div style="position:absolute;top:1204.432;left:831.664;"><nobr>
<span style="font-size:14.628;">0</span>
</nobr></div>
<div style="position:absolute;top:1224.007;left:284.402;"><nobr>
<span style="font-size:16.456;">Interrupt</span>
</nobr></div>
<div style="position:absolute;top:1244.853;left:319.527;"><nobr>
<span style="font-size:16.456;">1</span>
</nobr></div>
<div style="position:absolute;top:1224.007;left:509.530;"><nobr>
<span style="font-size:16.456;">Exception Code (</span>
<span style="font-size:16.456;font-weight:bold;">WLRL</span>
<span style="font-size:16.456;">)</span>
</nobr></div>
<div style="position:absolute;top:1244.853;left:563.165;"><nobr>
<span style="font-size:16.456;">MXLEN-1</span>
</nobr></div>
<div style="position:absolute;top:1291.156;left:365.402;"><nobr>
<span style="font-size:20.022;">Figure 3.22: Machine Cause register mcause .</span>
</nobr></div>
</td></tr>
</table>
