Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 17 06:45:49 2024
| Host         : DESKTOP-C79CDTU running 64-bit major release  (build 9200)
| Command      : report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
| Design       : top_layer
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 866
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 865        |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net control_unit_inst/r_alu_opcode_reg[1]_7 is a gated clock net sourced by a combinational pin control_unit_inst/r_data_reg[1]_LDC_i_1/O, cell control_unit_inst/r_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[0]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][0]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[10]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][10]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[11]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][11]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[12]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][12]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[13]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][13]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[14]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][14]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[15]_2 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][15]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[16]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][16]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[17]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][17]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[18]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][18]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[19]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][19]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[1]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][1]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[20]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][20]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[21]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][21]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[22]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][22]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[23]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][23]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[24]_2 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][24]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[25]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][25]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[26]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][26]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[27]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][27]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[28]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][28]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[29]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][29]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[2]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][2]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[30]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][30]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[31]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][31]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[3]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][3]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[4]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][4]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[5]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][5]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[6]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][6]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[7]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][7]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[8]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][8]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[9]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_reg_reg[7][9]_LDC_i_1__0/O, cell datapath_inst/core_register/r_reg_reg[7][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[0]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[10]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[11]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[12]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[13]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][14]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][14]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][14]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][14]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[14]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][14]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][15]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][15]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][15]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[15]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][15]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][16]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][16]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][16]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][16]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][16]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[16]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][17]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][17]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][17]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[17]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][17]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][18]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][18]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][18]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][18]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[18]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][19]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][19]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][19]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][19]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][19]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[19]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][1]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][1]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[1]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][20]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][20]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][20]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][20]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[20]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][20]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][21]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][21]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][21]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][21]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[21]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][21]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][22]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][22]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][22]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][22]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[22]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][22]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][23]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][23]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][23]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][23]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[23]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][23]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][24]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][24]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[24]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][24]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][25]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][25]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][25]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][25]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[25]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][26]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][26]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][26]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][26]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[26]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][26]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][27]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][27]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][27]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[27]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][27]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][28]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][28]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][28]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][28]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[28]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][29]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][29]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][29]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][29]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[29]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][29]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][2]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][2]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][2]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[2]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][2]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][30]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][30]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][30]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[30]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_21 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][31]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][31]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][31]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][31]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[31]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][3]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][3]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[3]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][3]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][4]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][4]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][4]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][4]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[4]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][4]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][5]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][5]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][5]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[5]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][5]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][6]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][6]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[6]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][7]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][7]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][7]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[7]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][7]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][8]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][8]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][8]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][8]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[8]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][8]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][9]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][9]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][9]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][9]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net datapath_inst/instruction_register/o_data1_reg[9]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_103 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#515 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_104 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#516 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_105 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#517 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_106 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#518 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_107 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#519 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_108 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#520 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_109 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#521 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_110 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#522 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_119 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#523 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_120 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#524 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_121 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#525 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_122 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#526 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_123 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#527 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_124 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#528 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_125 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#529 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_126 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#530 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#531 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#532 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#533 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#534 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#535 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#536 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_21 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#537 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#538 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#539 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_24 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#540 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#541 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#542 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#543 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#544 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#545 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#546 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#547 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#548 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#549 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_34 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#550 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#551 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#552 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#553 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#554 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_55 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#555 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_56 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#556 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_57 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#557 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_58 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#558 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#559 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#560 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#561 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#562 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_71 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#563 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_72 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#564 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_73 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#565 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_74 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#566 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_75 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#567 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_76 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#568 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_77 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#569 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_78 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#570 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_87 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#571 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_88 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#572 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_89 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#573 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_90 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#574 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_91 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#575 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_92 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#576 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_93 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#577 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_94 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#578 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_103 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#579 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_104 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#580 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_105 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#581 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_106 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#582 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_107 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#583 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_108 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#584 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_109 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#585 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_110 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#586 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_119 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#587 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_120 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#588 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_121 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#589 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_122 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#590 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_123 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#591 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_124 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#592 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_125 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#593 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_126 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#594 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#595 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#596 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#597 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#598 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#599 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#600 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_21 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#601 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#602 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#603 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_24 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#604 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#605 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#606 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#607 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#608 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#609 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#610 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#611 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#612 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#613 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_34 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#614 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#615 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#616 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#617 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#618 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_55 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#619 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_56 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#620 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_57 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#621 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_58 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#622 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#623 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#624 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#625 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#626 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_71 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#627 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_72 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#628 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_73 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#629 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_74 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#630 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_75 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#631 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_76 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#632 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_77 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#633 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_78 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#634 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_87 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#635 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_88 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#636 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_89 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#637 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_90 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#638 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_91 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#639 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_92 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#640 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_93 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#641 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep_94 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#642 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_103 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#643 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_104 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#644 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_105 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#645 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_106 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#646 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_107 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#647 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_108 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#648 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_109 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#649 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_110 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#650 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_119 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#651 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_120 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#652 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_121 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#653 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_122 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#654 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_123 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#655 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_124 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#656 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_125 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#657 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_126 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#658 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#659 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#660 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#661 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#662 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#663 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#664 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_21 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#665 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#666 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#667 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_24 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#668 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#669 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#670 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#671 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#672 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#673 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#674 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#675 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#676 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#677 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_34 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#678 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#679 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#680 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#681 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#682 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_55 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#683 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#684 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_57 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#685 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_58 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#686 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#687 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#688 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#689 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#690 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_71 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#691 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_72 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#692 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_73 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#693 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_74 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#694 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_75 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#695 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_76 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#696 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_77 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#697 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_78 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#698 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_87 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#699 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_88 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#700 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_89 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#701 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_90 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#702 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_91 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#703 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_92 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#704 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_93 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#705 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__0_94 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#706 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_103 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#707 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_104 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#708 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_105 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#709 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_106 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#710 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_107 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#711 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_108 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#712 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_109 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#713 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_110 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#714 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_119 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#715 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_120 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#716 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_121 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#717 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_122 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#718 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_123 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#719 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_124 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#720 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_125 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#721 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_126 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[0][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#722 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#723 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#724 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#725 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#726 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#727 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#728 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_21 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#729 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[7][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#730 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#731 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_24 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#732 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#733 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#734 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#735 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#736 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#737 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[3][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#738 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#739 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#740 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#741 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_34 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#742 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#743 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#744 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#745 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[1][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#746 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_55 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#747 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_56 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#748 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_57 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#749 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_58 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#750 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#751 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#752 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#753 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[6][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#754 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_71 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#755 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_72 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#756 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_73 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#757 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_74 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#758 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_75 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#759 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_76 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#760 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_77 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#761 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_78 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#762 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_87 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#763 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_88 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#764 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_89 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#765 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_90 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#766 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_91 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#767 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_92 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#768 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_93 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#769 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_cr_reg_rep__1_94 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[4][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#770 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_0 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#771 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_1 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][1]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#772 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_10 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#773 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_11 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#774 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_12 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#775 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_13 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#776 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_14 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][14]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#777 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][15]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#778 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][16]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#779 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#780 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][18]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#781 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_19 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][19]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#782 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_2 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#783 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_20 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#784 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_21 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#785 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][22]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#786 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][23]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#787 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_24 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][24]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#788 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_25 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][25]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#789 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][26]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#790 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][27]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#791 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][28]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#792 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_29 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#793 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][3]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#794 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][30]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#795 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#796 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#797 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#798 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_34 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#799 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_35 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#800 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#801 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_37 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#802 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_38 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#803 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_39 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#804 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#805 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_40 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#806 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_41 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#807 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_42 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#808 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_43 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#809 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_44 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#810 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_45 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#811 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_46 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#812 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_47 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#813 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_48 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#814 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_49 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#815 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][5]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#816 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_50 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#817 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_51 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#818 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_52 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#819 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_53 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#820 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_54 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#821 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_55 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#822 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_56 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#823 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_57 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#824 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_58 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#825 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_59 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#826 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#827 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_60 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#828 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_61 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#829 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_62 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#830 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_63 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#831 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_64 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][31]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#832 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_65 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][30]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#833 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_66 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][29]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#834 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_67 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][28]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#835 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_68 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][27]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#836 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_69 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][26]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#837 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][7]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#838 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_70 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][25]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#839 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_71 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][24]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#840 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_72 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][23]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#841 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_73 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][22]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#842 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_74 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][21]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#843 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_75 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][20]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#844 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_76 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][19]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#845 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_77 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][18]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#846 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_78 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][17]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#847 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_79 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][16]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#848 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_8 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#849 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_80 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][15]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#850 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_81 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][14]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#851 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_82 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#852 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_83 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#853 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_84 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#854 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_85 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#855 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_86 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][9]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#856 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_87 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][8]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#857 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_88 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][7]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#858 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_89 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][6]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#859 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][9]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#860 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_90 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][5]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#861 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_91 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][4]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#862 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_92 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][3]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#863 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_93 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][2]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#864 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_94 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][1]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#865 Warning
Gated clock check  
Net datapath_inst/instruction_register/r_we_ram_reg_95 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


