
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3855 (git sha1 54294957, clang 7.0.1 -fPIC -Os)


-- Parsing `.set_testcase.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: .set_testcase.v
Parsing Verilog input from `.set_testcase.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `lc4_alu.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: lc4_alu.v
Parsing Verilog input from `lc4_alu.v' to AST representation.
Generating RTLIL representation for module `\lc4_alu'.
Successfully finished Verilog frontend.

-- Parsing `lc4_cla.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: lc4_cla.v
Parsing Verilog input from `lc4_cla.v' to AST representation.
Generating RTLIL representation for module `\gp1'.
Generating RTLIL representation for module `\gp4'.
Generating RTLIL representation for module `\cla16'.
Generating RTLIL representation for module `\gpn'.
Successfully finished Verilog frontend.

-- Parsing `lc4_decoder.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: lc4_decoder.v
Parsing Verilog input from `lc4_decoder.v' to AST representation.
Generating RTLIL representation for module `\lc4_decoder'.
Successfully finished Verilog frontend.

-- Parsing `lc4_divider.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: lc4_divider.v
Parsing Verilog input from `lc4_divider.v' to AST representation.
Generating RTLIL representation for module `\lc4_divider'.
Generating RTLIL representation for module `\lc4_divider_one_iter'.
Successfully finished Verilog frontend.

-- Parsing `lc4_regfile.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: lc4_regfile.v
Parsing Verilog input from `lc4_regfile.v' to AST representation.
Generating RTLIL representation for module `\lc4_regfile'.
Successfully finished Verilog frontend.

-- Parsing `lc4_pipeline.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: lc4_pipeline.v
Parsing Verilog input from `lc4_pipeline.v' to AST representation.
Generating RTLIL representation for module `\lc4_processor'.
Successfully finished Verilog frontend.

-- Parsing `include/register.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: include/register.v
Parsing Verilog input from `include/register.v' to AST representation.
Generating RTLIL representation for module `\Nbit_reg'.
Successfully finished Verilog frontend.

-- Parsing `include/lc4_memory.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: include/lc4_memory.v
Parsing Verilog input from `include/lc4_memory.v' to AST representation.
Generating RTLIL representation for module `\lc4_memory'.
Successfully finished Verilog frontend.

-- Parsing `include/clock_util.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: include/clock_util.v
Parsing Verilog input from `include/clock_util.v' to AST representation.
Generating RTLIL representation for module `\count'.
Generating RTLIL representation for module `\lc4_we_gen'.
Successfully finished Verilog frontend.

-- Parsing `include/delay_eight_cycles.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: include/delay_eight_cycles.v
Parsing Verilog input from `include/delay_eight_cycles.v' to AST representation.
Generating RTLIL representation for module `\delay_eight_cycles'.
Successfully finished Verilog frontend.

-- Parsing `include/bram.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: include/bram.v
Parsing Verilog input from `include/bram.v' to AST representation.
Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
