$date
	Mon Nov 17 20:39:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module_tb $end
$var parameter 32 ! ALU_CTRL_BITS $end
$var parameter 32 " PC_WIDTH $end
$var parameter 32 # REG_WIDTH $end
$var reg 1 $ clk $end
$var reg 32 % current_instr [31:0] $end
$var reg 1 & rst $end
$var integer 32 ' cycle [31:0] $end
$var integer 32 ( instr_count [31:0] $end
$var integer 32 ) pc_index [31:0] $end
$scope module top_module_dut $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var wire 5 + rs2_addr_2_out [4:0] $end
$var wire 64 , rs2_3_out [63:0] $end
$var wire 64 - rs2_2_out [63:0] $end
$var wire 64 . rs2_2_in [63:0] $end
$var wire 5 / rs1_addr_2_out [4:0] $end
$var wire 64 0 rs1_2_out [63:0] $end
$var wire 64 1 rs1_2_in [63:0] $end
$var wire 64 2 reg_wb_data [63:0] $end
$var wire 5 3 rd_addr_4_out [4:0] $end
$var wire 5 4 rd_addr_3_out [4:0] $end
$var wire 5 5 rd_addr_2_out [4:0] $end
$var wire 64 6 pc_reg_in [63:0] $end
$var wire 64 7 pc_jump_addr_3_in [63:0] $end
$var wire 64 8 pc_branch_addr_3_out [63:0] $end
$var wire 64 9 pc_branch_addr_3_in [63:0] $end
$var wire 64 : pc_4 [63:0] $end
$var wire 64 ; pc_2_out [63:0] $end
$var wire 64 < pc_1_out [63:0] $end
$var wire 64 = pc_1_in [63:0] $end
$var wire 64 > mem_read_data_4_out [63:0] $end
$var wire 64 ? mem_read_data_4_in [63:0] $end
$var wire 1 @ is_jalr_4_out $end
$var wire 1 A is_jalr_3_out $end
$var wire 1 B is_jalr_2_out $end
$var wire 1 C is_jalr_2_in $end
$var wire 1 D is_jal_4_out $end
$var wire 1 E is_jal_3_out $end
$var wire 1 F is_jal_2_out $end
$var wire 1 G is_jal_2_in $end
$var wire 1 H is_auipc_4_out $end
$var wire 1 I is_auipc_3_out $end
$var wire 1 J is_auipc_2_out $end
$var wire 1 K is_auipc_2_in $end
$var wire 32 L instruction_1_out [31:0] $end
$var wire 32 M instruction_1_in [31:0] $end
$var wire 64 N imm_2_out [63:0] $end
$var wire 64 O imm_2_in [63:0] $end
$var wire 3 P funct3_2_out [2:0] $end
$var wire 64 Q forwarded_rs2 [63:0] $end
$var wire 64 R forwarded_rs1 [63:0] $end
$var wire 2 S forwardB [1:0] $end
$var wire 2 T forwardA [1:0] $end
$var wire 1 U branch_taken_3_in $end
$var wire 1 V branch_2_in $end
$var wire 64 W alu_res_4_out [63:0] $end
$var wire 64 X alu_res_3_out [63:0] $end
$var wire 64 Y alu_res_3_in [63:0] $end
$var wire 64 Z alu_op1 [63:0] $end
$var wire 1 [ RegWrite_4_out $end
$var wire 1 \ RegWrite_3_out $end
$var wire 1 ] RegWrite_2_out $end
$var wire 1 ^ RegWrite_2_in $end
$var wire 1 _ MemtoReg_4_out $end
$var wire 1 ` MemtoReg_3_out $end
$var wire 1 a MemtoReg_2_out $end
$var wire 1 b MemtoReg_2_in $end
$var wire 1 c MemWrite_3_out $end
$var wire 1 d MemWrite_2_out $end
$var wire 1 e MemWrite_2_in $end
$var wire 2 f MemWidth_3_out [1:0] $end
$var wire 2 g MemWidth_2_out [1:0] $end
$var wire 2 h MemWidth_2_in [1:0] $end
$var wire 1 i MemSign_3_out $end
$var wire 1 j MemSign_2_out $end
$var wire 1 k MemSign_2_in $end
$var wire 1 l MemRead_3_out $end
$var wire 1 m MemRead_2_out $end
$var wire 1 n MemRead_2_in $end
$var wire 5 o ALUCtrl_2_out [4:0] $end
$var wire 5 p ALUCtrl_2_in [4:0] $end
$var parameter 32 q ALU_CTRL_BITS $end
$var parameter 32 r PC_WIDTH $end
$var parameter 32 s REG_COUNT $end
$var parameter 32 t REG_WIDTH $end
$var reg 1 u branch_2_out $end
$scope module alu_dut $end
$var wire 64 v and_ans [63:0] $end
$var wire 64 w andi_ans [63:0] $end
$var wire 64 x or_ans [63:0] $end
$var wire 64 y ori_ans [63:0] $end
$var wire 64 z xor_ans [63:0] $end
$var wire 64 { xori_ans [63:0] $end
$var wire 1 | t2 $end
$var wire 1 } t1 $end
$var wire 1 ~ t0 $end
$var wire 64 !" sub_ans [63:0] $end
$var wire 64 "" srli_ans [63:0] $end
$var wire 64 #" srl_ans [63:0] $end
$var wire 64 $" srai_ans [63:0] $end
$var wire 64 %" sra_ans [63:0] $end
$var wire 64 &" sltui_ans [63:0] $end
$var wire 64 '" sltu_ans [63:0] $end
$var wire 64 (" slti_ans [63:0] $end
$var wire 64 )" slt_ans [63:0] $end
$var wire 64 *" slli_ans [63:0] $end
$var wire 64 +" sll_ans [63:0] $end
$var wire 64 ," rs2 [63:0] $end
$var wire 64 -" rs1 [63:0] $end
$var wire 64 ." imm [63:0] $end
$var wire 64 /" addi_ans [63:0] $end
$var wire 64 0" add_ans [63:0] $end
$var wire 5 1" ALUCtrl [4:0] $end
$var parameter 32 2" ALU_CTRL_BITS $end
$var parameter 32 3" REG_WIDTH $end
$var reg 64 4" alu_out [63:0] $end
$upscope $end
$scope module alu_op1_mux_dut $end
$var wire 1 5" jump $end
$var wire 64 6" rs1 [63:0] $end
$var wire 64 7" pc [63:0] $end
$var wire 64 8" operand1 [63:0] $end
$var parameter 32 9" PC_WIDTH $end
$var parameter 32 :" REG_WIDTH $end
$upscope $end
$scope module branch_taken_dut $end
$var wire 1 u branch $end
$var wire 64 ;" rs2 [63:0] $end
$var wire 64 <" rs1 [63:0] $end
$var wire 3 =" funct3 [2:0] $end
$var parameter 32 >" REG_WIDTH $end
$var reg 1 U branch_taken_out $end
$upscope $end
$scope module control_unit_dut $end
$var wire 1 ?" s_type $end
$var wire 1 @" r_type $end
$var wire 7 A" opcode [6:0] $end
$var wire 1 B" load_type $end
$var wire 1 C" is_lui $end
$var wire 1 C is_jalr $end
$var wire 1 G is_jal $end
$var wire 1 K is_auipc $end
$var wire 32 D" instruction [31:0] $end
$var wire 1 E" i_type $end
$var wire 7 F" funct7 [6:0] $end
$var wire 6 G" funct6 [5:0] $end
$var wire 3 H" funct3 [2:0] $end
$var wire 1 I" b_type $end
$var parameter 32 J" ALU_CTRL_BITS $end
$var parameter 32 K" REG_WIDTH $end
$var reg 5 L" ALUCtrl [4:0] $end
$var reg 1 n MemRead $end
$var reg 1 k MemSign $end
$var reg 2 M" MemWidth [1:0] $end
$var reg 1 e MemWrite $end
$var reg 1 b MemtoReg $end
$var reg 1 ^ RegWrite $end
$var reg 1 V branch $end
$upscope $end
$scope module data_mem_dut $end
$var wire 1 l MemRead $end
$var wire 1 i MemSign $end
$var wire 2 N" MemWidth [1:0] $end
$var wire 1 c MemWrite $end
$var wire 1 $ clk $end
$var wire 64 O" wdata [63:0] $end
$var wire 64 P" full_addr [63:0] $end
$var wire 10 Q" addr [9:0] $end
$var parameter 32 R" ADDR_WIDTH $end
$var parameter 32 S" MEM_DEPTH $end
$var parameter 32 T" REG_WIDTH $end
$var reg 64 U" rdata [63:0] $end
$upscope $end
$scope module ex_mem_reg_dut $end
$var wire 64 V" ALU_res_in [63:0] $end
$var wire 5 W" M_Ctrl_in [4:0] $end
$var wire 5 X" WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 64 Y" rs2_data_in [63:0] $end
$var wire 5 Z" rd_addr_in [4:0] $end
$var wire 64 [" PC_in [63:0] $end
$var parameter 32 \" M_Ctrl_bits $end
$var parameter 32 ]" PC_WIDTH $end
$var parameter 32 ^" REG_COUNT $end
$var parameter 32 _" REG_WIDTH $end
$var parameter 32 `" WB_Ctrl_bits $end
$var reg 64 a" ALU_res_out [63:0] $end
$var reg 5 b" M_Ctrl_out [4:0] $end
$var reg 64 c" PC_out [63:0] $end
$var reg 5 d" WB_Ctrl_out [4:0] $end
$var reg 5 e" rd_addr_out [4:0] $end
$var reg 64 f" rs2_data_out [63:0] $end
$upscope $end
$scope module forward_mux_dut $end
$var wire 64 g" ex_alu_res [63:0] $end
$var wire 64 h" reg_wb_data [63:0] $end
$var wire 64 i" reg_data_rs2 [63:0] $end
$var wire 64 j" reg_data_rs1 [63:0] $end
$var wire 2 k" forwardB [1:0] $end
$var wire 2 l" forwardA [1:0] $end
$var parameter 32 m" REG_WIDTH $end
$var reg 64 n" forwarded_rs1 [63:0] $end
$var reg 64 o" forwarded_rs2 [63:0] $end
$upscope $end
$scope module forwarding_unit_dut $end
$var wire 1 \ EX_MEM_RegWrite $end
$var wire 5 p" EX_MEM_rd [4:0] $end
$var wire 1 [ MEM_WB_RegWrite $end
$var wire 5 q" MEM_WB_rd [4:0] $end
$var wire 5 r" ID_EX_rs2 [4:0] $end
$var wire 5 s" ID_EX_rs1 [4:0] $end
$var reg 2 t" forwardA [1:0] $end
$var reg 2 u" forwardB [1:0] $end
$upscope $end
$scope module hazard_unit_dut $end
$var wire 1 m ID_EX_MemRead $end
$var wire 5 v" IF_ID_rs1 [4:0] $end
$var wire 5 w" IF_ID_rs2 [4:0] $end
$var wire 5 x" ID_EX_rd [4:0] $end
$var parameter 32 y" REG_COUNT $end
$var parameter 32 z" REG_WIDTH $end
$var reg 1 * stall $end
$upscope $end
$scope module id_ex_reg_dut $end
$var wire 5 {" EX_Ctrl_in [4:0] $end
$var wire 5 |" M_Ctrl_in [4:0] $end
$var wire 5 }" WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 3 ~" funct3_in [2:0] $end
$var wire 5 !# rd_addr_in [4:0] $end
$var wire 5 "# rs1_addr_in [4:0] $end
$var wire 5 ## rs2_addr_in [4:0] $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var wire 64 $# rs2_data_in [63:0] $end
$var wire 64 %# rs1_data_in [63:0] $end
$var wire 64 &# imm_in [63:0] $end
$var wire 64 '# PC_in [63:0] $end
$var parameter 32 (# EX_Ctrl_bits $end
$var parameter 32 )# M_Ctrl_bits $end
$var parameter 32 *# PC_WIDTH $end
$var parameter 32 +# REG_COUNT $end
$var parameter 32 ,# REG_WIDTH $end
$var parameter 32 -# WB_Ctrl_bits $end
$var reg 5 .# EX_Ctrl_out [4:0] $end
$var reg 5 /# M_Ctrl_out [4:0] $end
$var reg 64 0# PC_out [63:0] $end
$var reg 5 1# WB_Ctrl_out [4:0] $end
$var reg 3 2# funct3_out [2:0] $end
$var reg 64 3# imm_out [63:0] $end
$var reg 5 4# rd_addr_out [4:0] $end
$var reg 5 5# rs1_addr_out [4:0] $end
$var reg 64 6# rs1_data_out [63:0] $end
$var reg 5 7# rs2_addr_out [4:0] $end
$var reg 64 8# rs2_data_out [63:0] $end
$upscope $end
$scope module if_id_reg_dut $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var wire 32 9# instruction_in [31:0] $end
$var wire 64 :# PC_in [63:0] $end
$var parameter 32 ;# PC_WIDTH $end
$var reg 64 <# PC_out [63:0] $end
$var reg 32 =# instruction_out [31:0] $end
$upscope $end
$scope module imm_gen_dut $end
$var wire 32 ># instruction [31:0] $end
$var wire 7 ?# opcode [6:0] $end
$var parameter 32 @# REG_WIDTH $end
$var reg 64 A# imm [63:0] $end
$upscope $end
$scope module instruction_mem_dut $end
$var wire 1 $ clk $end
$var wire 64 B# pc [63:0] $end
$var parameter 32 C# ADDR_WIDTH $end
$var parameter 32 D# PC_WIDTH $end
$var reg 32 E# instruction [31:0] $end
$upscope $end
$scope module mem_wb_reg_dut $end
$var wire 64 F# ALU_res_in [63:0] $end
$var wire 5 G# WB_Ctrl_in [4:0] $end
$var wire 1 $ clk $end
$var wire 64 H# mem_read_data_in [63:0] $end
$var wire 5 I# rd_addr_in [4:0] $end
$var wire 1 J# rst $end
$var parameter 32 K# REG_COUNT $end
$var parameter 32 L# REG_WIDTH $end
$var parameter 32 M# WB_Ctrl_bits $end
$var reg 64 N# ALU_res_out [63:0] $end
$var reg 5 O# WB_Ctrl_out [4:0] $end
$var reg 64 P# mem_read_data_out [63:0] $end
$var reg 5 Q# rd_addr_out [4:0] $end
$upscope $end
$scope module pc_4_add_dut $end
$var wire 64 R# pc_out [63:0] $end
$var wire 64 S# pc_in [63:0] $end
$var parameter 32 T# PC_WIDTH $end
$upscope $end
$scope module pc_add_imm_dut $end
$var wire 64 U# imm [63:0] $end
$var wire 64 V# pc [63:0] $end
$var parameter 32 W# PC_WIDTH $end
$var parameter 32 X# REG_WIDTH $end
$var reg 64 Y# pc_out [63:0] $end
$upscope $end
$scope module pc_jump_dut $end
$var wire 64 Z# imm [63:0] $end
$var wire 1 F is_jal $end
$var wire 1 B is_jalr $end
$var wire 64 [# pc [63:0] $end
$var wire 64 \# rs1 [63:0] $end
$var parameter 32 ]# PC_WIDTH $end
$var parameter 32 ^# REG_WIDTH $end
$var reg 64 _# pc_jump [63:0] $end
$upscope $end
$scope module pc_next_mux_dut $end
$var wire 64 `# branch_addr [63:0] $end
$var wire 1 U branch_taken $end
$var wire 1 a# jump $end
$var wire 64 b# pc_jump_addr [63:0] $end
$var wire 64 c# pc_plus_4 [63:0] $end
$var parameter 32 d# PC_WIDTH $end
$var reg 64 e# pc_next [63:0] $end
$upscope $end
$scope module pc_reg_dut $end
$var wire 1 $ clk $end
$var wire 64 f# pc_in [63:0] $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var parameter 32 g# PC_WIDTH $end
$var reg 64 h# pc_out [63:0] $end
$upscope $end
$scope module reg_file_dut $end
$var wire 1 $ clk $end
$var wire 5 i# raddr1 [4:0] $end
$var wire 5 j# raddr2 [4:0] $end
$var wire 1 & rst $end
$var wire 5 k# waddr [4:0] $end
$var wire 1 [ writeEnable $end
$var wire 64 l# wdata [63:0] $end
$var wire 64 m# rdata2 [63:0] $end
$var wire 64 n# rdata1 [63:0] $end
$var parameter 32 o# REG_COUNT $end
$var parameter 32 p# REG_WIDTH $end
$scope begin $unm_blk_49 $end
$var integer 32 q# i [31:0] $end
$upscope $end
$upscope $end
$scope module wb_mux_dut $end
$var wire 64 r# ALU_res [63:0] $end
$var wire 1 _ MemtoReg $end
$var wire 64 s# mem_read_data [63:0] $end
$var parameter 32 t# REG_WIDTH $end
$var reg 64 u# reg_wb_data [63:0] $end
$upscope $end
$upscope $end
$scope task print_regfile $end
$var integer 32 v# j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 t#
b1000000 p#
b100000 o#
b1000000 g#
b1000000 d#
b1000000 ^#
b1000000 ]#
b1000000 X#
b1000000 W#
b1000000 T#
b101 M#
b1000000 L#
b100000 K#
b1000000 D#
b1010 C#
b1000000 @#
b1000000 ;#
b101 -#
b1000000 ,#
b100000 +#
b1000000 *#
b101 )#
b101 (#
b1000000 z"
b100000 y"
b1000000 m"
b101 `"
b1000000 _"
b100000 ^"
b1000000 ]"
b101 \"
b1000000 T"
b10000000000 S"
b1010 R"
b1000000 K"
b101 J"
b1000000 >"
b1000000 :"
b1000000 9"
b1000000 3"
b101 2"
b1000000 t
b100000 s
b1000000 r
b101 q
b1000000 #
b1000000 "
b101 !
$end
#0
$dumpvars
bx v#
bx u#
bx s#
bx r#
b100000 q#
b0 n#
b0 m#
bx l#
bx k#
b0 j#
b0 i#
b0 h#
b100 f#
b100 e#
b100 c#
b0 b#
0a#
b0 `#
b0 _#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 V#
b0 U#
b0 S#
b100 R#
bx Q#
bx P#
bx O#
bx N#
zJ#
b0 I#
bx H#
b0 G#
b0 F#
b110010000000011011000000011 E#
b0 B#
b0 A#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 :#
b110010000000011011000000011 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
bx {"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
bx q"
b0 p"
b0 o"
b0 n"
b0 l"
b0 k"
b0 j"
b0 i"
bx h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
bx U"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
bx L"
0I"
b0 H"
b0 G"
b0 F"
0E"
b0 D"
0C"
0B"
b0 A"
0@"
0?"
b0 ="
b0 <"
b0 ;"
b0 8"
b0 7"
b0 6"
05"
b0 4"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
0~
0}
0|
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
xu
bx p
b0 o
0n
0m
0l
0k
0j
0i
b0 h
b0 g
b0 f
0e
0d
0c
0b
0a
0`
x_
0^
0]
0\
x[
b0 Z
b0 Y
b0 X
bx W
0V
0U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b110010000000011011000000011 M
b0 L
0K
0J
0I
xH
0G
0F
0E
xD
0C
0B
0A
x@
bx ?
bx >
b0 =
b0 <
b0 ;
b100 :
b0 9
b0 8
b0 7
b100 6
b0 5
b0 4
bx 3
bx 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
bx )
b11 (
b0 '
1&
bx %
0$
$end
#5000
b0 2
b0 h"
b0 l#
b0 u#
0[
0_
0H
0@
0D
b0 3
b0 q"
b0 Q#
b0 k#
b0 W
b0 N#
b0 r#
b0 O#
b100000 q#
1$
#10000
0$
#15000
b100000 q#
1$
#17000
0&
#20000
0$
#25000
b1100100 O
b1100100 &#
b1100100 A#
b11 h
b11 M"
b10000 p
b10000 L"
b10000 {"
1^
b11 }"
1b
b10011 |"
1n
bx Y
bx 4"
bx V"
b11 ?#
b1 G"
b11 F"
b11 H"
1B"
b11 A"
b100 w"
b100 ##
b1100 !#
b11 ~"
b100 j#
b1000 6
b1000 e#
b1000 f#
b101000000000010110010011 M
b101000000000010110010011 9#
b101000000000010110010011 E#
bx o
bx 1"
bx .#
b110010000000011011000000011 L
b110010000000011011000000011 D"
b110010000000011011000000011 =#
b110010000000011011000000011 >#
b1000 :
b1000 R#
b1000 c#
b100 =
b100 :#
b100 B#
b100 S#
b100 h#
b1 '
1$
#26000
b100000 v#
b101000000000010110010011 %
b1 )
#30000
0$
#35000
b0 h
b0 M"
b1 }"
0b
b0 |"
0n
b1100 6
b1100 e#
b1100 f#
b110001011000010100110011 M
b110001011000010100110011 9#
b110001011000010100110011 E#
b10011 ?#
b0 G"
b0 F"
b0 H"
1E"
0B"
b10011 A"
b1010 w"
b1010 ##
b1011 !#
b0 ~"
b1010 j#
b1010 O
b1010 &#
b1010 A#
b11 g
b10011 W"
1m
1]
b11 X"
1a
b1 &"
b1 ("
b1100100 /"
b1100100 y
b1100100 {
b1100100 Y
b1100100 4"
b1100100 V"
b1100100 9
b1100100 ["
b1100100 Y#
b1100100 `#
bx Q"
b1100 :
b1100 R#
b1100 c#
b1000 =
b1000 :#
b1000 B#
b1000 S#
b1000 h#
b101000000000010110010011 L
b101000000000010110010011 D"
b101000000000010110010011 =#
b101000000000010110010011 >#
b100 <
b100 '#
b100 <#
b100 +
b100 r"
b100 7#
b10000 o
b10000 1"
b10000 .#
b10011 /#
b11 1#
b1100 5
b1100 Z"
b1100 x"
b1100 4#
b11 P
b11 ="
b11 2#
b1100100 N
b1100100 ."
b1100100 3#
b1100100 U#
b1100100 Z#
bx X
bx P"
bx a"
bx g"
bx F#
b10 '
1$
#36000
b100000 v#
b110001011000010100110011 %
b10 )
#40000
0$
#45000
b110101101101010011010010110100001100111011001100110010101100100 ?
b110101101101010011010010110100001100111011001100110010101100100 U"
b110101101101010011010010110100001100111011001100110010101100100 H#
b1010 Y
b1010 4"
b1010 V"
b0 p
b0 L"
b0 {"
b1100100 Q"
b11 f
b11 N"
1l
1\
b11 G#
1`
b0 g
b0 W"
0m
b1 X"
0a
0*
b1010 /"
b1010 y
b1010 {
b1110 9
b1110 ["
b1110 Y#
b1110 `#
b100 7
b100 _#
b100 b#
b110011 ?#
1@"
0E"
b110011 A"
b1100 w"
b1011 v"
b1100 ##
b1011 "#
b1010 !#
b1100 j#
b1011 i#
b0 O
b0 &#
b0 A#
b10000 6
b10000 e#
b10000 f#
bx M
bx 9#
bx E#
bx 2
bx h"
bx l#
bx u#
b1100 4
b1100 e"
b1100 p"
b1100 I#
b1100100 X
b1100100 P"
b1100100 a"
b1100100 g"
b1100100 F#
b1100100 8
b1100100 c"
b10011 b"
b11 d"
b1010 +
b1010 r"
b1010 7#
b0 /#
b1 1#
b1011 5
b1011 Z"
b1011 x"
b1011 4#
b0 P
b0 ="
b0 2#
b1010 N
b1010 ."
b1010 3#
b1010 U#
b1010 Z#
b100 ;
b100 7"
b100 0#
b100 V#
b100 [#
b110001011000010100110011 L
b110001011000010100110011 D"
b110001011000010100110011 =#
b110001011000010100110011 >#
b1000 <
b1000 '#
b1000 <#
b10000 :
b10000 R#
b10000 c#
b1100 =
b1100 :#
b1100 B#
b1100 S#
b1100 h#
bx W
bx N#
bx r#
b11 '
1$
#46000
b100000 v#
bx %
b11 )
#50000
0$
#55000
x^
xe
xb
bx000 |"
xn
xV
bx .
bx $#
bx m#
bx 1
bx %#
bx n#
b1 '"
b1 )"
b1001010010010101100101101001011110011000100110011001101010100110 !"
1}
b110101101101010011010010110100001100111011001100110010101101110 0"
b110101101101010011010010110100001100111011001100110010101101110 x
b110101101101010011010010110100001100111011001100110010101101110 z
b1010 $"
b1010 ""
b1010 *"
b0 %"
b0 #"
b1010000000000000000000000000000000000000 +"
b1010 Z
b1010 -"
b1010 8"
b10100 6
b10100 e#
b10100 f#
bx ?#
bx G"
bx F"
bx H"
x@"
xE"
xB"
x?"
xI"
xG
xC
xC"
bx }"
xK
bx A"
bx w"
bx v"
bx ##
bx "#
bx !#
bx ~"
bx j#
bx i#
b0 &"
b0 ("
b1010 /"
b1010 y
b1010 {
b110101101101010011010010110100001100111011001100110010101101110 Y
b110101101101010011010010110100001100111011001100110010101101110 4"
b110101101101010011010010110100001100111011001100110010101101110 V"
b1000 9
b1000 ["
b1000 Y#
b1000 `#
b1000 7
b1000 _#
b1000 b#
b1010 Q"
b110101101101010011010010110100001100111011001100110010101100100 Q
b110101101101010011010010110100001100111011001100110010101100100 ,"
b110101101101010011010010110100001100111011001100110010101100100 o"
b1010 R
b1010 6"
b1010 n"
b0 f
b0 N"
0l
b1 G#
0`
b1 S
b1 k"
b1 u"
b10 T
b10 l"
b10 t"
b110101101101010011010010110100001100111011001100110010101100100 2
b110101101101010011010010110100001100111011001100110010101100100 h"
b110101101101010011010010110100001100111011001100110010101100100 l#
b110101101101010011010010110100001100111011001100110010101100100 u#
1[
1_
b10100 :
b10100 R#
b10100 c#
b10000 =
b10000 :#
b10000 B#
b10000 S#
b10000 h#
bx L
bx D"
bx =#
bx >#
b1100 <
b1100 '#
b1100 <#
b1100 +
b1100 r"
b1100 7#
b1011 /
b1011 s"
b1011 5#
b0 o
b0 1"
b0 .#
b1010 5
b1010 Z"
b1010 x"
b1010 4#
b0 N
b0 ."
b0 3#
b0 U#
b0 Z#
b1000 ;
b1000 7"
b1000 0#
b1000 V#
b1000 [#
b1011 4
b1011 e"
b1011 p"
b1011 I#
b1010 X
b1010 P"
b1010 a"
b1010 g"
b1010 F#
b1110 8
b1110 c"
b0 b"
b1 d"
b1100 3
b1100 q"
b1100 Q#
b1100 k#
b1100100 W
b1100100 N#
b1100100 r#
b110101101101010011010010110100001100111011001100110010101100100 >
b110101101101010011010010110100001100111011001100110010101100100 P#
b110101101101010011010010110100001100111011001100110010101100100 s#
b11 O#
b100 '
1$
#56000
b100000 v#
b100 )
#60000
0$
#65000
b0x &"
b0x ("
bx /"
x|
bx y
bx {
bx Y
bx 4"
bx V"
x5"
b0x '"
b0x )"
bx !"
x}
bx 0"
x~
bx v
bx x
bx z
bx $"
bx ""
bx *"
bx %"
bx #"
bx +"
bx Z
bx -"
bx 8"
b101101110 Q"
xd
bx000 W"
xm
x]
xa
xJ
xB
bx X"
xF
bx Q
bx ,"
bx o"
bx R
bx 6"
bx n"
b1100 9
b1100 ["
b1100 Y#
b1100 `#
b1100 7
b1100 _#
b1100 b#
b11000 6
b11000 e#
b11000 f#
b0 S
b0 k"
b0 u"
b0 T
b0 l"
b0 t"
b1010 2
b1010 h"
b1010 l#
b1010 u#
0_
b1010 4
b1010 e"
b1010 p"
b1010 I#
b110101101101010011010010110100001100111011001100110010101101110 X
b110101101101010011010010110100001100111011001100110010101101110 P"
b110101101101010011010010110100001100111011001100110010101101110 a"
b110101101101010011010010110100001100111011001100110010101101110 g"
b110101101101010011010010110100001100111011001100110010101101110 F#
b1000 8
b1000 c"
bx +
bx r"
bx 7#
bx /
bx s"
bx 5#
bx000 /#
bx 1#
bx 5
bx Z"
bx x"
bx 4#
bx P
bx ="
bx 2#
bx -
bx ;"
bx Y"
bx i"
bx 8#
bx 0
bx <"
bx j"
bx 6#
bx \#
b1100 ;
b1100 7"
b1100 0#
b1100 V#
b1100 [#
b10000 <
b10000 '#
b10000 <#
b11000 :
b11000 R#
b11000 c#
b10100 =
b10100 :#
b10100 B#
b10100 S#
b10100 h#
b1011 3
b1011 q"
b1011 Q#
b1011 k#
b1010 W
b1010 N#
b1010 r#
b1 O#
b101 '
1$
#66000
b100000 v#
b101 )
#70000
0$
#75000
xa#
b11100 6
b11100 e#
b11100 f#
b10000 9
b10000 ["
b10000 Y#
b10000 `#
b10000 7
b10000 _#
b10000 b#
bx Q"
xc
xl
x\
x`
xI
xA
bx G#
xE
b110101101101010011010010110100001100111011001100110010101101110 2
b110101101101010011010010110100001100111011001100110010101101110 h"
b110101101101010011010010110100001100111011001100110010101101110 l#
b110101101101010011010010110100001100111011001100110010101101110 u#
b11100 :
b11100 R#
b11100 c#
b11000 =
b11000 :#
b11000 B#
b11000 S#
b11000 h#
b10100 <
b10100 '#
b10100 <#
b10000 ;
b10000 7"
b10000 0#
b10000 V#
b10000 [#
bx 4
bx e"
bx p"
bx I#
bx ,
bx O"
bx f"
bx X
bx P"
bx a"
bx g"
bx F#
b1100 8
b1100 c"
bx000 b"
bx d"
b1010 3
b1010 q"
b1010 Q#
b1010 k#
b110101101101010011010010110100001100111011001100110010101101110 W
b110101101101010011010010110100001100111011001100110010101101110 N#
b110101101101010011010010110100001100111011001100110010101101110 r#
b110 '
1$
#76000
b100000 v#
b110 )
#80000
0$
#85000
b10100 9
b10100 ["
b10100 Y#
b10100 `#
b10100 7
b10100 _#
b10100 b#
b100000 6
b100000 e#
b100000 f#
bx 2
bx h"
bx l#
bx u#
x[
x_
xH
x@
xD
b10000 8
b10000 c"
b10100 ;
b10100 7"
b10100 0#
b10100 V#
b10100 [#
b11000 <
b11000 '#
b11000 <#
b100000 :
b100000 R#
b100000 c#
b11100 =
b11100 :#
b11100 B#
b11100 S#
b11100 h#
bx 3
bx q"
bx Q#
bx k#
bx W
bx N#
bx r#
bx O#
b111 '
1$
#86000
b100000 v#
b111 )
#90000
0$
#95000
b100100 6
b100100 e#
b100100 f#
b11000 9
b11000 ["
b11000 Y#
b11000 `#
b11000 7
b11000 _#
b11000 b#
b100100 :
b100100 R#
b100100 c#
b100000 =
b100000 :#
b100000 B#
b100000 S#
b100000 h#
b11100 <
b11100 '#
b11100 <#
b11000 ;
b11000 7"
b11000 0#
b11000 V#
b11000 [#
b10100 8
b10100 c"
b1000 '
1$
#96000
b100000 v#
b1000 )
#100000
0$
#105000
b11100 9
b11100 ["
b11100 Y#
b11100 `#
b11100 7
b11100 _#
b11100 b#
b101000 6
b101000 e#
b101000 f#
b11000 8
b11000 c"
b11100 ;
b11100 7"
b11100 0#
b11100 V#
b11100 [#
b100000 <
b100000 '#
b100000 <#
b101000 :
b101000 R#
b101000 c#
b100100 =
b100100 :#
b100100 B#
b100100 S#
b100100 h#
b1001 '
1$
#106000
b100000 v#
b1001 )
#110000
0$
#115000
b101100 6
b101100 e#
b101100 f#
b100000 9
b100000 ["
b100000 Y#
b100000 `#
b100000 7
b100000 _#
b100000 b#
b101100 :
b101100 R#
b101100 c#
b101000 =
b101000 :#
b101000 B#
b101000 S#
b101000 h#
b100100 <
b100100 '#
b100100 <#
b100000 ;
b100000 7"
b100000 0#
b100000 V#
b100000 [#
b11100 8
b11100 c"
b1010 '
1$
#116000
b100000 v#
b1010 )
#120000
0$
#125000
b100100 9
b100100 ["
b100100 Y#
b100100 `#
b100100 7
b100100 _#
b100100 b#
b110000 6
b110000 e#
b110000 f#
b100000 8
b100000 c"
b100100 ;
b100100 7"
b100100 0#
b100100 V#
b100100 [#
b101000 <
b101000 '#
b101000 <#
b110000 :
b110000 R#
b110000 c#
b101100 =
b101100 :#
b101100 B#
b101100 S#
b101100 h#
b1011 '
1$
#126000
b100000 v#
b1011 )
#130000
0$
#135000
b110100 6
b110100 e#
b110100 f#
b101000 9
b101000 ["
b101000 Y#
b101000 `#
b101000 7
b101000 _#
b101000 b#
b110100 :
b110100 R#
b110100 c#
b110000 =
b110000 :#
b110000 B#
b110000 S#
b110000 h#
b101100 <
b101100 '#
b101100 <#
b101000 ;
b101000 7"
b101000 0#
b101000 V#
b101000 [#
b100100 8
b100100 c"
b1100 '
1$
#136000
b100000 v#
b1100 )
#140000
0$
#145000
b101100 9
b101100 ["
b101100 Y#
b101100 `#
b101100 7
b101100 _#
b101100 b#
b111000 6
b111000 e#
b111000 f#
b101000 8
b101000 c"
b101100 ;
b101100 7"
b101100 0#
b101100 V#
b101100 [#
b110000 <
b110000 '#
b110000 <#
b111000 :
b111000 R#
b111000 c#
b110100 =
b110100 :#
b110100 B#
b110100 S#
b110100 h#
b1101 '
1$
#146000
b100000 v#
b1101 )
#150000
0$
#155000
b111100 6
b111100 e#
b111100 f#
b110000 9
b110000 ["
b110000 Y#
b110000 `#
b110000 7
b110000 _#
b110000 b#
b111100 :
b111100 R#
b111100 c#
b111000 =
b111000 :#
b111000 B#
b111000 S#
b111000 h#
b110100 <
b110100 '#
b110100 <#
b110000 ;
b110000 7"
b110000 0#
b110000 V#
b110000 [#
b101100 8
b101100 c"
b1110 '
1$
#156000
b100000 v#
b1110 )
#160000
0$
#165000
b110100 9
b110100 ["
b110100 Y#
b110100 `#
b110100 7
b110100 _#
b110100 b#
b1000000 6
b1000000 e#
b1000000 f#
b110000 8
b110000 c"
b110100 ;
b110100 7"
b110100 0#
b110100 V#
b110100 [#
b111000 <
b111000 '#
b111000 <#
b1000000 :
b1000000 R#
b1000000 c#
b111100 =
b111100 :#
b111100 B#
b111100 S#
b111100 h#
b1111 '
1$
#166000
b100000 v#
b1111 )
#170000
0$
#175000
b1000100 6
b1000100 e#
b1000100 f#
b111000 9
b111000 ["
b111000 Y#
b111000 `#
b111000 7
b111000 _#
b111000 b#
b1000100 :
b1000100 R#
b1000100 c#
b1000000 =
b1000000 :#
b1000000 B#
b1000000 S#
b1000000 h#
b111100 <
b111100 '#
b111100 <#
b111000 ;
b111000 7"
b111000 0#
b111000 V#
b111000 [#
b110100 8
b110100 c"
b10000 '
1$
#176000
b100000 v#
b10000 )
#180000
0$
#185000
b111100 9
b111100 ["
b111100 Y#
b111100 `#
b111100 7
b111100 _#
b111100 b#
b1001000 6
b1001000 e#
b1001000 f#
b111000 8
b111000 c"
b111100 ;
b111100 7"
b111100 0#
b111100 V#
b111100 [#
b1000000 <
b1000000 '#
b1000000 <#
b1001000 :
b1001000 R#
b1001000 c#
b1000100 =
b1000100 :#
b1000100 B#
b1000100 S#
b1000100 h#
b10001 '
1$
#186000
b100000 v#
b10001 )
