$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 F clk $end
  $var wire  8 D led_1 [7:0] $end
  $var wire  8 E led_2 [7:0] $end
  $var wire  1 G reset $end
  $scope module top $end
   $var wire  1 F clk $end
   $var wire  8 D led_1 [7:0] $end
   $var wire  8 E led_2 [7:0] $end
   $var wire  1 G reset $end
   $scope module cpu $end
    $var wire  8 0 a_calc [7:0] $end
    $var wire  1 . a_out $end
    $var wire  1 + acc_out $end
    $var wire  1 , ad $end
    $var wire  4 8 address_ir [3:0] $end
    $var wire  8 1 b_calc [7:0] $end
    $var wire  1 / b_out $end
    $var wire  8 D bus_d [7:0] $end
    $var wire  8 E bus_i [7:0] $end
    $var wire  8 2 c_calc [7:0] $end
    $var wire  1 J c_out_acc $end
    $var wire  1 F clk $end
    $var wire  1 ) in_a $end
    $var wire  1 ' in_b $end
    $var wire  1 % ir_a $end
    $var wire  4 4 ir_i [3:0] $end
    $var wire  1 & jmp $end
    $var wire  1 $ mar_a $end
    $var wire  1 * out_a $end
    $var wire  1 ( out_b $end
    $var wire  1 K out_bus $end
    $var wire  1 # pc_a $end
    $var wire  1 G reset $end
    $var wire  1 - sb $end
    $var wire  8 H to_a [7:0] $end
    $var wire  8 7 to_acc [7:0] $end
    $var wire  8 I to_b [7:0] $end
    $var wire  8 6 to_ir [7:0] $end
    $var wire  4 5 to_ram [3:0] $end
    $scope module accumulator $end
     $var wire  8 2 areg [7:0] $end
     $var wire  8 D bus_d [7:0] $end
     $var wire  1 F clk $end
     $var wire  8 7 from_inp [7:0] $end
     $var wire  1 J inp_in $end
     $var wire  1 K out_b $end
     $var wire  1 + out_o $end
     $var wire  8 2 to_out [7:0] $end
    $upscope $end
    $scope module alu $end
     $var wire  1 , ad $end
     $var wire  8 D bus_d [7:0] $end
     $var wire  1 F clk $end
     $var wire  8 0 from_a [7:0] $end
     $var wire  8 1 from_b [7:0] $end
     $var wire  8 9 out [7:0] $end
     $var wire  1 - sub $end
     $var wire  8 7 to_acc [7:0] $end
    $upscope $end
    $scope module areg $end
     $var wire  8 0 areg [7:0] $end
     $var wire  8 D bus_d [7:0] $end
     $var wire  1 F clk $end
     $var wire  8 H from_inp [7:0] $end
     $var wire  1 * inp_in $end
     $var wire  1 . out_b $end
     $var wire  1 K out_o $end
     $var wire  8 0 to_out [7:0] $end
    $upscope $end
    $scope module breg $end
     $var wire  8 1 areg [7:0] $end
     $var wire  8 D bus_d [7:0] $end
     $var wire  1 F clk $end
     $var wire  8 I from_inp [7:0] $end
     $var wire  1 ( inp_in $end
     $var wire  1 / out_b $end
     $var wire  1 K out_o $end
     $var wire  8 1 to_out [7:0] $end
    $upscope $end
    $scope module control $end
     $var wire  4 N OP_ADD [3:0] $end
     $var wire  4 S OP_DMA [3:0] $end
     $var wire  4 T OP_DMB [3:0] $end
     $var wire  4 Q OP_HLT [3:0] $end
     $var wire  4 P OP_JMP [3:0] $end
     $var wire  4 L OP_LDA [3:0] $end
     $var wire  4 M OP_LDB [3:0] $end
     $var wire  4 O OP_SUB [3:0] $end
     $var wire  4 R OP_WRT [3:0] $end
     $var wire  1 . a_out_bus $end
     $var wire  1 + acc_out $end
     $var wire  1 , ad $end
     $var wire  1 K aflag $end
     $var wire  1 / b_out_bus $end
     $var wire  8 D bus_d [7:0] $end
     $var wire  8 E bus_i [7:0] $end
     $var wire  1 F clk $end
     $var wire  1 ) in_a $end
     $var wire  1 ' in_b $end
     $var wire  1 % ir_a $end
     $var wire  4 4 ir_i [3:0] $end
     $var wire  1 & jmp $end
     $var wire  1 $ mar_a $end
     $var wire  1 * out_a $end
     $var wire  1 ( out_b $end
     $var wire  1 # pc_a $end
     $var wire  1 G reset $end
     $var wire  1 - sb $end
     $var wire  3 3 stagecount [2:0] $end
    $upscope $end
    $scope module counter $end
     $var wire  8 : bus_i [7:0] $end
     $var wire  1 F clk $end
     $var wire  4 8 from_ir [3:0] $end
     $var wire  1 & jmp $end
     $var wire  4 ; pc [3:0] $end
     $var wire  1 # pc_a $end
     $var wire  1 G reset $end
    $upscope $end
    $scope module ir $end
     $var wire  4 8 address [3:0] $end
     $var wire  8 E bus_i [7:0] $end
     $var wire  1 F clk $end
     $var wire  8 6 from_ram [7:0] $end
     $var wire  4 4 instruction [3:0] $end
     $var wire  1 % ir_a $end
     $var wire  1 G reset $end
     $var wire  4 4 to_ctrl [3:0] $end
     $var wire  4 8 to_ram [3:0] $end
    $upscope $end
    $scope module mar $end
     $var wire  4 5 address [3:0] $end
     $var wire  8 E bus_i [7:0] $end
     $var wire  1 F clk $end
     $var wire  4 8 from_ir [3:0] $end
     $var wire  1 & jmp $end
     $var wire  1 $ mar_a $end
     $var wire  4 U offset [3:0] $end
     $var wire  1 G reset $end
     $var wire  4 5 to_ram [3:0] $end
    $upscope $end
    $scope module ram $end
     $var wire  4 8 address_ir [3:0] $end
     $var wire  1 F clk $end
     $var wire  1 ) in_a $end
     $var wire  1 ' in_b $end
     $var wire  1 + in_c $end
     $var wire  8 A index_ir [7:0] $end
     $var wire  8 B index_reg [7:0] $end
     $var wire  4 5 mar_in [3:0] $end
     $var wire 129 < mem [128:0] $end
     $var wire  1 * out_a $end
     $var wire  1 ( out_b $end
     $var wire  8 6 out_ir [7:0] $end
     $var wire  8 C out_reg [7:0] $end
     $var wire  1 G reset $end
     $var wire  8 H to_a [7:0] $end
     $var wire  8 I to_b [7:0] $end
     $var wire  8 2 to_c [7:0] $end
     $var wire  8 6 to_ir [7:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
b00000000 0
b00000000 1
b00000000 2
b000 3
b0000 4
b0000 5
b00000000 6
b00000000 7
b0000 8
b00000000 9
b00000000 :
b0000 ;
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 <
b00000000 A
b00000000 B
b00000000 C
b00000000 D
b00000000 E
1F
0G
b00000000 H
b00000000 I
1J
0K
b1000 L
b0100 M
b0010 N
b0001 O
b1001 P
b1111 Q
b1010 R
b1011 S
b1101 T
b0000 U
#1
1#
b001 3
0F
#2
b0001 ;
b000000000000000000000000011111111101111111000111110100110100001101000011000001100000011101001011100100001010001011000011000000100 <
1F
#3
0#
1$
b010 3
0F
#4
b00000100 6
b00000100 C
1F
#5
0$
1%
b011 3
0F
#6
b0100 8
b00100000 B
1F
#7
0%
b100 3
0F
#8
b10010111 C
1F
#9
b101 3
0F
#10
1F
#11
b000 3
0F
#12
1F
#13
1#
b001 3
0F
#14
b00000001 :
b0010 ;
b00000001 E
1F
#15
0#
1$
b010 3
0F
#16
b0001 5
1F
#17
0$
1%
b011 3
0F
#18
b00001000 A
1F
#19
0%
b100 3
0F
#20
b10000110 6
1F
#21
b101 3
0F
#22
b00110000 B
1F
#23
b000 3
0F
#24
b00001100 C
1F
#25
1#
b001 3
0F
#26
b00000010 :
b0011 ;
b00000010 E
1F
#27
0#
1$
b010 3
0F
#28
b0010 5
1F
#29
0$
1%
b011 3
0F
#30
b1000 4
b0110 8
b00010000 A
1F
#31
0%
1*
b100 3
0F
b00001100 H
#32
b01000101 6
1F
#33
0*
b00001100 0
b101 3
0F
b00000000 H
#34
b00101000 B
1F
#35
b000 3
0F
#36
b00001110 C
1F
#37
1#
b001 3
0F
#38
b00000011 :
b0100 ;
b00000011 E
1F
#39
0#
1$
b010 3
0F
#40
b0011 5
1F
#41
0$
1%
b011 3
0F
#42
b0100 4
b0101 8
b00011000 A
1F
#43
0%
1(
b100 3
0F
b00001110 I
#44
b00100001 6
1F
#45
0(
b00001110 1
b101 3
0F
b00000000 I
#46
b00001000 B
1F
#47
b000 3
0F
#48
b10000110 C
1F
#49
1#
b001 3
0F
#50
b00000100 :
b0101 ;
b00000100 E
1F
#51
0#
1$
b010 3
0F
#52
b0100 5
1F
#53
0$
1%
b011 3
0F
#54
b0010 4
b0001 8
b00100000 A
1F
#55
0%
1,
b100 3
0F
#56
b10010111 6
b00011010 9
1F
#57
0,
b101 3
0F
#58
b00011010 7
b00111000 B
1F
#59
b00011010 2
b000 3
0F
#60
1F
#61
1#
b001 3
0F
#62
b00000101 :
b0110 ;
b00000101 E
1F
#63
0#
1$
b010 3
0F
#64
b0101 5
1F
#65
0$
1%
b011 3
0F
#66
b1001 4
b0111 8
b00101000 A
1F
#67
0%
1&
b100 3
0F
#68
b0111 5
b00001110 6
1F
#69
0&
b101 3
0F
#70
b00111000 A
b01110000 B
1F
#71
b000 3
0F
#72
b10000110 6
b00000000 C
1F
#73
1#
b001 3
0F
#74
b00000110 :
b0111 ;
b00110000 B
b00000110 E
1F
#75
0#
1$
b010 3
0F
#76
b0110 5
b00001100 C
1F
#77
0$
1%
b011 3
0F
#78
b1000 4
b0110 8
b00110000 A
1F
#79
0%
1*
b100 3
0F
b00001100 H
#80
b00001100 6
1F
#81
0*
b101 3
0F
b00000000 H
#82
b01100000 B
1F
#83
b000 3
0F
#84
b11111111 C
1F
#85
1#
b001 3
0F
#86
b00000111 :
b1000 ;
b00000111 E
1F
#87
0#
1$
b010 3
0F
#88
b0111 5
1F
#89
0$
1%
b011 3
0F
#90
b0000 4
b1100 8
b00111000 A
1F
#91
0%
b100 3
0F
#92
b10000110 6
1F
#93
b101 3
0F
#94
b00110000 B
1F
#95
b000 3
0F
#96
b00001100 C
1F
#97
1#
b001 3
0F
#98
b00001000 :
b1001 ;
b00001000 E
1F
#99
0#
1$
b010 3
0F
#100
b1000 5
1F
#101
0$
1%
b011 3
0F
#102
b1000 4
b0110 8
b01000000 A
1F
#103
0%
1*
b100 3
0F
b00001100 H
#104
1F
#105
0*
b101 3
0F
b00000000 H
#106
1F
#107
b000 3
0F
#108
1F
#109
1#
b001 3
0F
#110
b00001001 :
b1010 ;
b00001001 E
1F
#111
0#
1$
b010 3
0F
#112
b1001 5
1F
#113
0$
1%
b011 3
0F
#114
b01001000 A
1F
#115
0%
1*
b100 3
0F
b00001100 H
#116
b10100110 6
1F
#117
0*
b101 3
0F
b00000000 H
#118
1F
#119
b000 3
0F
#120
1F
#121
1#
b001 3
0F
#122
b00001010 :
b1011 ;
b00001010 E
1F
#123
0#
1$
b010 3
0F
#124
b1010 5
1F
#125
0$
1%
b011 3
0F
#126
b1010 4
b01010000 A
1F
#127
0%
1+
b100 3
0F
#128
b10001111 6
b000011010000000000000000011111111101111111000111110100110100001101000011000001100000011101001011100100001010001011000011000000100 <
1F
#129
0+
b101 3
0F
#130
b01111000 B
1F
#131
b000 3
0F
#132
b00011010 C
1F
#133
1#
b001 3
0F
#134
b00001011 :
b1100 ;
b00001011 E
1F
#135
0#
1$
b010 3
0F
#136
b1011 5
1F
#137
0$
1%
b011 3
0F
#138
b1000 4
b1111 8
b01011000 A
1F
#139
0%
1*
b100 3
0F
b00011010 H
#140
b10111111 6
1F
#141
0*
b00011010 0
b101 3
0F
b00000000 H
#142
1F
#143
b000 3
0F
#144
1F
#145
1#
b001 3
0F
#146
b00001100 :
b1101 ;
b00001100 E
1F
#147
0#
1$
b010 3
0F
#148
b1100 5
1F
#149
0$
1%
b011 3
0F
#150
b1011 4
b01100000 A
1F
#151
0%
1.
b100 3
b00011010 D
0F
#152
b11111111 6
1F
#153
b101 3
0F
#154
1F
#155
b000 3
0F
#156
1F
#157
1#
b001 3
0F
#158
b00001101 :
b1110 ;
b00001101 E
1F
#159
0#
1$
b010 3
0F
#160
b1101 5
1F
#161
0$
1%
b011 3
0F
#162
b1111 4
b01101000 A
1F
#163
0%
0F
#164
b00000000 6
1F
#165
0F
#166
b00000000 B
1F
#167
0F
#168
b00000100 C
1F
#169
0F
#170
1F
#171
0F
#172
1F
#173
0F
#174
1F
#175
0F
#176
1F
#177
0F
#178
1F
#179
0F
#180
1F
#181
0F
#182
1F
#183
0F
#184
1F
#185
0F
#186
1F
#187
0F
#188
1F
#189
0F
#190
1F
#191
0F
#192
1F
#193
0F
#194
1F
#195
0F
#196
1F
#197
0F
#198
1F
#199
0F
#200
1F
#201
0F
#202
1F
#203
0F
#204
1F
#205
0F
#206
1F
#207
0F
#208
1F
#209
0F
#210
1F
#211
0F
#212
1F
#213
0F
#214
1F
#215
0F
#216
1F
#217
0F
#218
1F
#219
0F
#220
1F
#221
0F
#222
1F
#223
0F
#224
1F
#225
0F
#226
1F
#227
0F
#228
1F
#229
0F
#230
1F
#231
0F
#232
1F
#233
0F
#234
1F
#235
0F
#236
1F
#237
0F
#238
1F
#239
0F
#240
1F
#241
0F
#242
1F
#243
0F
#244
1F
#245
0F
#246
1F
#247
0F
#248
1F
#249
0F
