# Repository for Computer Archiecture course 2021

Please create your own directory with your name and student ID under this directory, and submit your reports, presentations, source codes to your own directory

## Paper reading

Please select one paper from the list of papers, read the paper, then make presentation to introduce the work of paper to the class

Suggested organization of the presentation content is as follows:

1. Brief information of the paper (Title, Authors, Institutes, Journal or conference the paper appears in, Published date)
2. Problem addressed by the paper and the background
3. Challenges to solve the problem and existing work mentioned in the paper
4. Solution to the problem proposed by the authors
5. Experimental results and conclusion

### Paper list

1. [ A case for exploiting subarray-level parallelism (SALP) in DRAM, ISCA 2012. ](https://www.pdl.cmu.edu/PDL-FTP/NVM/ISCA39_SALP.pdf )
2. [ A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive Memory, ISCA 2018. ](https://safari.ethz.ch/architecture_seminar/fall2018/lib/exe/fetch.php?tok=2bb676&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2FX-MEM_Expressive-Memory-for-Rich-Cross-Layer-Abstractions_isca18.pdf )
3. [ A case for toggle-aware compression for GPU systems, HPCA 2016 ](https://www.pdl.cmu.edu/PDL-FTP/NVM/toggle-aware-compression-for-GPUs_hpca16.pdf )
4. [ A Logic-in-Memory Computer", IEEE Trans. Comput., 1970 ](https://safari.ethz.ch/architecture_seminar/fall2020/lib/exe/fetch.php?media=05008902.pdf )
5. [ A Permutation-Based Page Interleaving Scheme to Reduce Row-Buffer Conflicts and Exploit Data Locality, MICRO 2000 ](https://safari.ethz.ch/architecture_seminar/spring2021/lib/exe/fetch.php?media=00898056.pdf )
6. [ Accelerating Genome Analysis: A Primer on an Ongoing Journey, IEEE Micro, 2020 ](http://people.inf.ethz.ch/omutlu/pub/AcceleratingGenomeAnalysis_ieeemicro20.pdf )
7. [ Analog content-addressable memories with memristors, Nature Communications 2020 ](https://www.nature.com/articles/s41467-020-15254-4.pdf )
8. [ Architecting Waferscale Processors - A GPU Case Study, HPCA 2019 ](https://passat.crhc.illinois.edu/hpca19_cam.pdf )
9. [ BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows, HPCA 2021 ](https://arxiv.org/pdf/2102.05981.pdf )
10. [ Bottleneck Identification and Scheduling in Multithreaded Applications, ASPLOS 2012. ](https://safari.ethz.ch/architecture_seminar/spring2019/lib/exe/fetch.php?tok=07b88e&media=http%3A%2F%2Fusers.ece.cmu.edu%2F~omutlu%2Fpub%2Fbottleneck-identification-and-scheduling_asplos12.pdf )
11. [ Branch Runahead: An Alternative to Branch Prediction for Impossible to Predict Branches, MICRO 2021 ]( )
12. [ CAPE: A Content-Addressable Processing Engine, HPCA 2021 ](https://safari.ethz.ch/architecture_seminar/spring2021/lib/exe/fetch.php?media=cape-hpca21.pdf )
13. [ Cellular Logic-in-Memory Arrays, IEEE TC 1969 ](https://safari.ethz.ch/architecture_seminar/fall2021/lib/exe/fetch.php?media=cellular_logic-in-memory_arrays.pdf )
14. [ Classifying Memory Access Patterns for Prefetching, ASPLOS, 2020 ](https://people.ucsc.edu/~hlitz/papers/asplos2020.pdf )
15. [ Computer structures: What have we learned from the PDP-11?, ISCA 1976 ](https://dl.acm.org/doi/pdf/10.1145/285930.285974?casa_token=5EnBI-YqPtsAAAAA%3A3U5ZOafYDoMIILhGg8ykpIS4O-vx4dkrNGHP4UD4yCi8VH-nC3rgGEK5QNAg3-fVHmc452R809CNkg )
16. [ CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators ](https://people.inf.ethz.ch/omutlu/pub/CONDA-coherence-for-near-data-accelerators_isca19.pdf )
17. [ DeepStore: In-Storage Acceleration for Intelligent Queries, MICRO 2019 ](https://jianh.web.engr.illinois.edu/papers/deepstore.pdf )
18. [ Designing Vertical Processors in Monolithic 3D, ISCA 2019 ](https://iacoma.cs.uiuc.edu/iacoma-papers/isca19_1.pdf )
19. [ Die Stacking (3D) Microarchitecture, MICRO 2006 ](https://courses.engr.illinois.edu/cs598jt/fa2019/reading_list/12a.pdf )
20. [ Drammer: Deterministic Rowhammer Attacks on Mobile Platforms, CCS 2016. ](https://safari.ethz.ch/architecture_seminar/fall2018/lib/exe/fetch.php?media=drammer.pdf )
21. [ Energy Efficiency Boost in the AI-Infused POWER10 Processor, ISCA 2021 ](https://safari.ethz.ch/architecture_seminar/fall2021/lib/exe/fetch.php?media=energy_efficiency_boost_in_the_ai-infused_power10_processor.pdf )
22. [ Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid State Drives, Proc IEEE 2017 ](https://safari.ethz.ch/architecture_seminar/fall2021/lib/exe/fetch.php?media=error_characterization_mitigation_and_recovery_in_flash-memory-based_solid-state_drives.pdf )
23. [ Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems, ASPLOS 2010. ](https://safari.ethz.ch/architecture_seminar/fall2018/lib/exe/fetch.php?tok=468976&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Ffst_asplos10.pdf )
24. [ GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis, MICRO 2020 ](https://arxiv.org/pdf/2009.07692.pdf )
25. [ Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks, PACT 2021 ](https://people.inf.ethz.ch/omutlu/pub/Google-neural-networks-for-edge-devices-Mensa-Framework_pact21.pdf )
26. [ Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks, ASPLOS 2018. ](https://safari.ethz.ch/architecture_seminar/spring2019/lib/exe/fetch.php?tok=d2103c&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2FGoogle-consumer-workloads-data-movement-and-PIM_asplos18.pdf )
27. [ Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology, ISCA 2021 ](https://safari.ethz.ch/architecture_seminar/fall2021/lib/exe/fetch.php?media=hardware_architecture_and_software_stack_for_pim_based_on_commercial_dram_technology_industrial_product.pdf )
28. [ HoloAR: On-the-Fly Optimization of 3D Holographic Processing for Augmented Reality, MICRO 2021 ]( )
29. [ HPS, a new microarchitecture: rationale and introduction, ACM SIGMICRO Newsletter 1985 ](http://impact.crhc.illinois.edu/shared/Papers/Micro-85-HPS_a_new_microarchitecture.pdf )
30. [ IChannels: Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors, ISCA 2021 ](https://people.inf.ethz.ch/omutlu/pub/IChannels-covert-channels_isca21.pdf )
31. [ ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars, ISCA 2016. ](https://safari.ethz.ch/architecture_seminar/spring2019/lib/exe/fetch.php?tok=4be535&media=http%3A%2F%2Fwww.cs.utah.edu%2F~rajeev%2Fpubs%2Fisca16-old.pdf )
32. [ Lest we remember: cold-boot attacks on encryption keys, 17th USENIX Security Symposium, 2008. ](https://www.usenix.org/legacy/event/sec08/tech/full_papers/halderman/halderman.pdf )
33. [ Leveraging EM Side-Channel Information to Detect Rowhammer Attacks, IEEE Symposium on Security and Privacy, 2020 ](https://www.isis.vanderbilt.edu/sites/default/files/radar.pdf )
34. [ Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM, HPCA 2016 ](https://people.inf.ethz.ch/omutlu/pub/lisa-dram_hpca16.pdf )
35. [ NDS: N-Dimensional Storage, MICRO 2021 ]( )
36. [ Neural Acceleration for General-Purpose Approximate Programs, MICRO, 2012 ](https://homes.cs.washington.edu/~luisceze/publications/micro12-web.pdf )
37. [ Processing in memory: the Terasys massively parallel PIM array, Computer 1995 ](http://www.ai.mit.edu/projects/aries/course/notes/terasys.pdf )
38. [ Profiling a Warehouse-scale Computer, ISCA, 2015. ](https://safari.ethz.ch/architecture_seminar/spring2019/lib/exe/fetch.php?tok=8d2c6c&media=https%3A%2F%2Fstatic.googleusercontent.com%2Fmedia%2Fresearch.google.com%2Fen%2F%2Fpubs%2Farchive%2F44271.pdf )
39. [ Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning, MICRO 2021 ](https://arxiv.org/pdf/2109.12021.pdf )
40. [ QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips, ISCA 2021 ](https://people.inf.ethz.ch/omutlu/pub/QUAC-TRNG-DRAM_isca21.pdf )
41. [ Quantifying Server Memory Frequency Margin and Using It to Improve Performance in HPC Systems, ISCA 2021 ](https://people.cs.vt.edu/xunj/publications/heap_lab_isca_2021.pdf )
42. [ Quantifying the Design-Space Tradeoffs in Autonomous Drones, ASPLOS 2021 ](https://baharasg.github.io/papers/asplos21-drone-author.pdf )
43. [ RAMBleed: Reading Bits in Memory Without Accessing Them, IEEE Symposium on Security and Privacy, 2020. ](https://rambleed.com/docs/20190603-rambleed-web.pdf )
44. [ Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques, ISCA 2020. ](https://people.inf.ethz.ch/omutlu/pub/Revisiting-RowHammer_isca20.pdf )
45. [ Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors, HPCA 2003. ](https://safari.ethz.ch/architecture_seminar/fall2018/lib/exe/fetch.php?tok=7ebf70&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fmutlu_hpca03.pdf )
46. [ SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM, ASPLOS 2021 ](https://people.inf.ethz.ch/omutlu/pub/SIMDRAM_asplos21.pdf )
47. [ SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations, MICRO 2019 ](https://people.inf.ethz.ch/omutlu/pub/SMASH-sparse-matrix-software-hardware-acceleration_micro19.pdf )
48. [ SquiggleFilter: An Accelerator for Portable Virus Detection, MICRO 2021 ](https://arxiv.org/pdf/2108.06610.pdf )
49. [ SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures, HPCA 2021 ](https://people.inf.ethz.ch/omutlu/pub/SynCron-synchronization-for-near-data-processing-systems_hpca21.pdf )
50. [ Ten Lessons From Three Generations Shaped Google's TPUv4i, ISCA 2021 ](https://www.gwern.net/docs/ai/2021-jouppi.pdf )
51. [ The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework, ISCA, 2020 ](https://people.inf.ethz.ch/omutlu/pub/VBI-virtual-block-interface_isca20.pdf )
52. [ Transactional Memory: Architectural Support for Lock-Free Data Structures, ISCA 1993. ](https://safari.ethz.ch/architecture_seminar/fall2018/lib/exe/fetch.php?media=00698569.pdf )
53. [ TRRespass: Exploiting the Many Sides of Target Row Refresh, IEEE Symposium on Security and Privacy, 2020 ](https://people.inf.ethz.ch/omutlu/pub/rowhammer-TRRespass_ieee_security_privacy20.pdf )
54. [ Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications, MICRO 2021, MICRO 2021 ]( )
55. [ Understanding sources of inefficiency in general-purpose chips, ISCA 2010. ](https://safari.ethz.ch/architecture_seminar/spring2019/lib/exe/fetch.php?media=10.1.1.708.3891.pdf )
56. [ Using Memory Errors to Attack a Virtual Machine, IEEE Symposium on Security and Privacy, 2003 ](https://safari.ethz.ch/architecture_seminar/fall2020/lib/exe/fetch.php?media=01199334.pdf )
57. [ Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, MICRO 2006. ](https://safari.ethz.ch/architecture_seminar/fall2018/lib/exe/fetch.php?media=quereshi-micro2006.pdf )
58. [ Very Long Instruction Word Architectures and the ELI-512, ISCA 1983 ](https://people.eecs.berkeley.edu/~kubitron/courses/cs252-F00/handouts/papers/p263-fisher.pdf )
59. [ Voltage Emergency Prediction: Using Signatures to Reduce Operating Margins, HPCA 2009 ](https://www.eecs.harvard.edu/~dbrooks/reddi_hpca2009.pdf )
60. [ You and Your Research, Transcription of the Bell Communications Research Colloquium Seminar 1986 ](https://www.inf.ed.ac.uk/teaching/courses/inf1/fp/lectures/hamming.pdf )
61. [ Zorua: A Holistic Approach to Resource Virtualization in GPUs, MICRO 2016 ](https://people.inf.ethz.ch/omutlu/pub/zorua-holistic-GPU-virtualization_micro16.pdf )
62. [ A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses, MICRO 2021 ]( )
