Inst_eFPGA.Tile_X0Y1_W_IO 100 2550 N
Inst_eFPGA.Tile_X0Y2_W_IO 100 2325 N
Inst_eFPGA.Tile_X0Y3_W_IO 100 2100 N
Inst_eFPGA.Tile_X0Y4_W_IO 100 1875 N
Inst_eFPGA.Tile_X0Y5_W_IO 100 1650 N
Inst_eFPGA.Tile_X0Y6_W_IO 100 1425 N
Inst_eFPGA.Tile_X0Y7_W_IO 100 1200 N
Inst_eFPGA.Tile_X0Y8_W_IO 100 975 N
Inst_eFPGA.Tile_X0Y9_W_IO 100 750 N
Inst_eFPGA.Tile_X0Y10_W_IO 100 525 N
Inst_eFPGA.Tile_X0Y11_W_IO 100 300 N
Inst_eFPGA.Tile_X0Y12_W_IO 100 75 N
Inst_eFPGA.Tile_X1Y0_N_term_single 175 2775 N
Inst_eFPGA.Tile_X1Y1_LUT4AB 175 2550 N
Inst_eFPGA.Tile_X1Y2_LUT4AB 175 2325 N
Inst_eFPGA.Tile_X1Y3_LUT4AB 175 2100 N
Inst_eFPGA.Tile_X1Y4_LUT4AB 175 1875 N
Inst_eFPGA.Tile_X1Y5_LUT4AB 175 1650 N
Inst_eFPGA.Tile_X1Y6_LUT4AB 175 1425 N
Inst_eFPGA.Tile_X1Y7_LUT4AB 175 1200 N
Inst_eFPGA.Tile_X1Y8_LUT4AB 175 975 N
Inst_eFPGA.Tile_X1Y9_LUT4AB 175 750 N
Inst_eFPGA.Tile_X1Y10_LUT4AB 175 525 N
Inst_eFPGA.Tile_X1Y11_LUT4AB 175 300 N
Inst_eFPGA.Tile_X1Y12_LUT4AB 175 75 N
Inst_eFPGA.Tile_X1Y13_S_term_single 175 40 N
Inst_eFPGA.Tile_X2Y0_N_term_single 390 2775 N
Inst_eFPGA.Tile_X2Y1_LUT4AB 390 2550 N
Inst_eFPGA.Tile_X2Y2_LUT4AB 390 2325 N
Inst_eFPGA.Tile_X2Y3_LUT4AB 390 2100 N
Inst_eFPGA.Tile_X2Y4_LUT4AB 390 1875 N
Inst_eFPGA.Tile_X2Y5_LUT4AB 390 1650 N
Inst_eFPGA.Tile_X2Y6_LUT4AB 390 1425 N
Inst_eFPGA.Tile_X2Y7_LUT4AB 390 1200 N
Inst_eFPGA.Tile_X2Y8_LUT4AB 390 975 N
Inst_eFPGA.Tile_X2Y9_LUT4AB 390 750 N
Inst_eFPGA.Tile_X2Y10_LUT4AB 390 525 N
Inst_eFPGA.Tile_X2Y11_LUT4AB 390 300 N
Inst_eFPGA.Tile_X2Y12_LUT4AB 390 75 N
Inst_eFPGA.Tile_X2Y13_S_term_single 390 40 N
Inst_eFPGA.Tile_X3Y0_N_term_single 605 2775 N
Inst_eFPGA.Tile_X3Y1_LUT4AB 605 2550 N
Inst_eFPGA.Tile_X3Y2_LUT4AB 605 2325 N
Inst_eFPGA.Tile_X3Y3_LUT4AB 605 2100 N
Inst_eFPGA.Tile_X3Y4_LUT4AB 605 1875 N
Inst_eFPGA.Tile_X3Y5_LUT4AB 605 1650 N
Inst_eFPGA.Tile_X3Y6_LUT4AB 605 1425 N
Inst_eFPGA.Tile_X3Y7_LUT4AB 605 1200 N
Inst_eFPGA.Tile_X3Y8_LUT4AB 605 975 N
Inst_eFPGA.Tile_X3Y9_LUT4AB 605 750 N
Inst_eFPGA.Tile_X3Y10_LUT4AB 605 525 N
Inst_eFPGA.Tile_X3Y11_LUT4AB 605 300 N
Inst_eFPGA.Tile_X3Y12_LUT4AB 605 75 N
Inst_eFPGA.Tile_X3Y13_S_term_single 605 40 N
Inst_eFPGA.Tile_X4Y0_N_term_single2 820 2775 N
Inst_eFPGA.Tile_X4Y1_RegFile 820 2550 N
Inst_eFPGA.Tile_X4Y2_RegFile 820 2325 N
Inst_eFPGA.Tile_X4Y3_RegFile 820 2100 N
Inst_eFPGA.Tile_X4Y4_RegFile 820 1875 N
Inst_eFPGA.Tile_X4Y5_RegFile 820 1650 N
Inst_eFPGA.Tile_X4Y6_RegFile 820 1425 N
Inst_eFPGA.Tile_X4Y7_RegFile 820 1200 N
Inst_eFPGA.Tile_X4Y8_RegFile 820 975 N
Inst_eFPGA.Tile_X4Y9_RegFile 820 750 N
Inst_eFPGA.Tile_X4Y10_RegFile 820 525 N
Inst_eFPGA.Tile_X4Y11_RegFile 820 300 N
Inst_eFPGA.Tile_X4Y12_RegFile 820 75 N
Inst_eFPGA.Tile_X4Y13_S_term_single2 820 40 N
Inst_eFPGA.Tile_X5Y0_N_term_single 1065 2775 N
Inst_eFPGA.Tile_X5Y1_LUT4AB 1065 2550 N
Inst_eFPGA.Tile_X5Y2_LUT4AB 1065 2325 N
Inst_eFPGA.Tile_X5Y3_LUT4AB 1065 2100 N
Inst_eFPGA.Tile_X5Y4_LUT4AB 1065 1875 N
Inst_eFPGA.Tile_X5Y5_LUT4AB 1065 1650 N
Inst_eFPGA.Tile_X5Y6_LUT4AB 1065 1425 N
Inst_eFPGA.Tile_X5Y7_LUT4AB 1065 1200 N
Inst_eFPGA.Tile_X5Y8_LUT4AB 1065 975 N
Inst_eFPGA.Tile_X5Y9_LUT4AB 1065 750 N
Inst_eFPGA.Tile_X5Y10_LUT4AB 1065 525 N
Inst_eFPGA.Tile_X5Y11_LUT4AB 1065 300 N
Inst_eFPGA.Tile_X5Y12_LUT4AB 1065 75 N
Inst_eFPGA.Tile_X5Y13_S_term_single 1065 40 N
Inst_eFPGA.Tile_X6Y0_N_term_single 1280 2775 N
Inst_eFPGA.Tile_X6Y1_LUT4AB 1280 2550 N
Inst_eFPGA.Tile_X6Y2_LUT4AB 1280 2325 N
Inst_eFPGA.Tile_X6Y3_LUT4AB 1280 2100 N
Inst_eFPGA.Tile_X6Y4_LUT4AB 1280 1875 N
Inst_eFPGA.Tile_X6Y5_LUT4AB 1280 1650 N
Inst_eFPGA.Tile_X6Y6_LUT4AB 1280 1425 N
Inst_eFPGA.Tile_X6Y7_LUT4AB 1280 1200 N
Inst_eFPGA.Tile_X6Y8_LUT4AB 1280 975 N
Inst_eFPGA.Tile_X6Y9_LUT4AB 1280 750 N
Inst_eFPGA.Tile_X6Y10_LUT4AB 1280 525 N
Inst_eFPGA.Tile_X6Y11_LUT4AB 1280 300 N
Inst_eFPGA.Tile_X6Y12_LUT4AB 1280 75 N
Inst_eFPGA.Tile_X6Y13_S_term_single 1280 40 N
Inst_eFPGA.Tile_X7Y0_N_term_single 1495 2775 N
Inst_eFPGA.Tile_X7Y1_LUT4AB 1495 2550 N
Inst_eFPGA.Tile_X7Y2_LUT4AB 1495 2325 N
Inst_eFPGA.Tile_X7Y3_LUT4AB 1495 2100 N
Inst_eFPGA.Tile_X7Y4_LUT4AB 1495 1875 N
Inst_eFPGA.Tile_X7Y5_LUT4AB 1495 1650 N
Inst_eFPGA.Tile_X7Y6_LUT4AB 1495 1425 N
Inst_eFPGA.Tile_X7Y7_LUT4AB 1495 1200 N
Inst_eFPGA.Tile_X7Y8_LUT4AB 1495 975 N
Inst_eFPGA.Tile_X7Y9_LUT4AB 1495 750 N
Inst_eFPGA.Tile_X7Y10_LUT4AB 1495 525 N
Inst_eFPGA.Tile_X7Y11_LUT4AB 1495 300 N
Inst_eFPGA.Tile_X7Y12_LUT4AB 1495 75 N
Inst_eFPGA.Tile_X7Y13_S_term_single 1495 40 N
Inst_eFPGA.Tile_X8Y0_N_term_DSP 1710 2775 N
Inst_eFPGA.Tile_X8Y1_X8Y2_DSP_tile 1710 2325 N
Inst_eFPGA.Tile_X8Y3_X8Y4_DSP_tile 1710 1875 N
Inst_eFPGA.Tile_X8Y5_X8Y6_DSP_tile 1710 1425 N
Inst_eFPGA.Tile_X8Y7_X8Y8_DSP_tile 1710 975 N
Inst_eFPGA.Tile_X8Y9_X8Y10_DSP_tile 1710 525 N
Inst_eFPGA.Tile_X8Y11_X8Y12_DSP_tile 1710 75 N
Inst_eFPGA.Tile_X8Y13_S_term_DSP 1710 40 N
Inst_eFPGA.Tile_X9Y0_N_term_single 1925 2775 N
Inst_eFPGA.Tile_X9Y1_LUT4AB 1925 2550 N
Inst_eFPGA.Tile_X9Y2_LUT4AB 1925 2325 N
Inst_eFPGA.Tile_X9Y3_LUT4AB 1925 2100 N
Inst_eFPGA.Tile_X9Y4_LUT4AB 1925 1875 N
Inst_eFPGA.Tile_X9Y5_LUT4AB 1925 1650 N
Inst_eFPGA.Tile_X9Y6_LUT4AB 1925 1425 N
Inst_eFPGA.Tile_X9Y7_LUT4AB 1925 1200 N
Inst_eFPGA.Tile_X9Y8_LUT4AB 1925 975 N
Inst_eFPGA.Tile_X9Y9_LUT4AB 1925 750 N
Inst_eFPGA.Tile_X9Y10_LUT4AB 1925 525 N
Inst_eFPGA.Tile_X9Y11_LUT4AB 1925 300 N
Inst_eFPGA.Tile_X9Y12_LUT4AB 1925 75 N
Inst_eFPGA.Tile_X9Y13_S_term_single 1925 40 N
Inst_eFPGA.Tile_X10Y0_N_term_single 2140 2775 N
Inst_eFPGA.Tile_X10Y1_LUT4AB 2140 2550 N
Inst_eFPGA.Tile_X10Y2_LUT4AB 2140 2325 N
Inst_eFPGA.Tile_X10Y3_LUT4AB 2140 2100 N
Inst_eFPGA.Tile_X10Y4_LUT4AB 2140 1875 N
Inst_eFPGA.Tile_X10Y5_LUT4AB 2140 1650 N
Inst_eFPGA.Tile_X10Y6_LUT4AB 2140 1425 N
Inst_eFPGA.Tile_X10Y7_LUT4AB 2140 1200 N
Inst_eFPGA.Tile_X10Y8_LUT4AB 2140 975 N
Inst_eFPGA.Tile_X10Y9_LUT4AB 2140 750 N
Inst_eFPGA.Tile_X10Y10_LUT4AB 2140 525 N
Inst_eFPGA.Tile_X10Y11_LUT4AB 2140 300 N
Inst_eFPGA.Tile_X10Y12_LUT4AB 2140 75 N
Inst_eFPGA.Tile_X10Y13_S_term_single 2140 40 N
Inst_eFPGA.Tile_X11Y0_N_term_single 2355 2775 N
Inst_eFPGA.Tile_X11Y1_LUT4AB 2355 2550 N
Inst_eFPGA.Tile_X11Y2_LUT4AB 2355 2325 N
Inst_eFPGA.Tile_X11Y3_LUT4AB 2355 2100 N
Inst_eFPGA.Tile_X11Y4_LUT4AB 2355 1875 N
Inst_eFPGA.Tile_X11Y5_LUT4AB 2355 1650 N
Inst_eFPGA.Tile_X11Y6_LUT4AB 2355 1425 N
Inst_eFPGA.Tile_X11Y7_LUT4AB 2355 1200 N
Inst_eFPGA.Tile_X11Y8_LUT4AB 2355 975 N
Inst_eFPGA.Tile_X11Y9_LUT4AB 2355 750 N
Inst_eFPGA.Tile_X11Y10_LUT4AB 2355 525 N
Inst_eFPGA.Tile_X11Y11_LUT4AB 2355 300 N
Inst_eFPGA.Tile_X11Y12_LUT4AB 2355 75 N
Inst_eFPGA.Tile_X11Y13_S_term_single 2355 40 N
Inst_eFPGA.Tile_X12Y0_N_term_single 2570 2775 N
Inst_eFPGA.Tile_X12Y1_LUT4AB 2570 2550 N
Inst_eFPGA.Tile_X12Y2_LUT4AB 2570 2325 N
Inst_eFPGA.Tile_X12Y3_LUT4AB 2570 2100 N
Inst_eFPGA.Tile_X12Y4_LUT4AB 2570 1875 N
Inst_eFPGA.Tile_X12Y5_LUT4AB 2570 1650 N
Inst_eFPGA.Tile_X12Y6_LUT4AB 2570 1425 N
Inst_eFPGA.Tile_X12Y7_LUT4AB 2570 1200 N
Inst_eFPGA.Tile_X12Y8_LUT4AB 2570 975 N
Inst_eFPGA.Tile_X12Y9_LUT4AB 2570 750 N
Inst_eFPGA.Tile_X12Y10_LUT4AB 2570 525 N
Inst_eFPGA.Tile_X12Y11_LUT4AB 2570 300 N
Inst_eFPGA.Tile_X12Y12_LUT4AB 2570 75 N
Inst_eFPGA.Tile_X12Y13_S_term_single 2570 40 N
Inst_eFPGA.Tile_X13Y0_N_term_RAM_IO 2785 2775 N
Inst_eFPGA.Tile_X13Y1_RAM_IO 2785 2550 N
Inst_eFPGA.Tile_X13Y2_RAM_IO 2785 2325 N
Inst_eFPGA.Tile_X13Y3_RAM_IO 2785 2100 N
Inst_eFPGA.Tile_X13Y4_RAM_IO 2785 1875 N
Inst_eFPGA.Tile_X13Y5_RAM_IO 2785 1650 N
Inst_eFPGA.Tile_X13Y6_RAM_IO 2785 1425 N
Inst_eFPGA.Tile_X13Y7_RAM_IO 2785 1200 N
Inst_eFPGA.Tile_X13Y8_RAM_IO 2785 975 N
Inst_eFPGA.Tile_X13Y9_RAM_IO 2785 750 N
Inst_eFPGA.Tile_X13Y10_RAM_IO 2785 525 N
Inst_eFPGA.Tile_X13Y11_RAM_IO 2785 300 N
Inst_eFPGA.Tile_X13Y12_RAM_IO 2785 75 N
Inst_eFPGA.Tile_X13Y13_S_term_RAM_IO 2785 40 N
Inst_BlockRAM_0.memory_cell 2900 70 R90
Inst_BlockRAM_1.memory_cell 2900 750 R90
Inst_BlockRAM_2.memory_cell 2900 1430 R90
Inst_BlockRAM_3.memory_cell 2900 2110 R90
