# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../First_Submission.srcs/sources_1/ip/bram_1/sim/bram_1.v" \
"../../../../First_Submission.srcs/sources_1/imports/new/Receiving.v" \
"../../../../First_Submission.srcs/sources_1/imports/new/Transmitter.v" \
"../../../../First_Submission.srcs/sources_1/new/UART_BRAM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
