Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/top_tb1_isim_beh.exe" -prj "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/top_tb1_beh.prj" "work.top_tb1" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/SevenSeg5 (1).vhd" into library work
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/PWM.vhd" into library work
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/putin.vhd" into library work
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/Freq_calc.vhd" into library work
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/DivClk.vhd" into library work
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/Debounce_corrected.vhd" into library work
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/Simpel_top.vhd" into library work
Parsing VHDL file "C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/top_tb1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity putin [putin_default]
Compiling architecture behavioral of entity PWM [pwm_default]
Compiling architecture divclk_arch of entity DivClk [divclk_default]
Compiling architecture behavioral of entity Clock_select [clock_select_default]
Compiling architecture behavioral of entity Debounce [debounce_default]
Compiling architecture sevenseg_arch of entity SevenSeg5 [sevenseg5_default]
Compiling architecture behavioral of entity SigGenSpiControl [siggenspicontrol_default]
Compiling architecture behavior of entity top_tb1
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\top_tb1_isim_beh.exe.sim\libPortability.dll".
Compiled 20 VHDL Units
Built simulation executable C:/Users/tniel/OneDrive/Dokumenter/GitHub/DigitalTeknikProjekt/FPGA/SigGenSpiControl_knap/top_tb1_isim_beh.exe
Fuse Memory Usage: 37648 KB
Fuse CPU Usage: 593 ms
