{"vcs1":{"timestamp_begin":1680802472.398409422, "rt":0.96, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1680802473.410660310, "rt":0.91, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680802474.369950528, "rt":0.38, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680802472.119959282}
{"VCS_COMP_START_TIME": 1680802472.119959282}
{"VCS_COMP_END_TIME": 1680803008.306753109}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 340684}}
{"stitch_vcselab": {"peak_mem": 222568}}
