=====
SETUP
-12.787
35.089
22.302
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n7_s15
32.934
33.199
flashController/data_out_0_s0
35.089
=====
SETUP
-12.787
35.089
22.302
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n7_s15
32.934
33.199
flashController/data_out_12_s0
35.089
=====
SETUP
-12.761
35.296
22.535
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1277_s1
31.828
32.354
flashController/n554_s17
34.334
34.832
flashController/n554_s15
34.834
35.296
flashController/data_out_19_s0
35.296
=====
SETUP
-12.748
35.277
22.529
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1277_s1
31.828
32.354
flashController/n568_s16
34.142
34.658
flashController/n568_s15
34.816
35.277
flashController/data_out_5_s0
35.277
=====
SETUP
-12.743
35.293
22.550
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.578
cpu_1/ALUInA_6_s1
13.144
13.407
cpu_1/ALUInA_6_s0
14.453
14.716
cpu_1/cpu_alu/unsigned_sub_6_s
16.316
16.872
cpu_1/cpu_alu/unsigned_sub_7_s
16.872
16.922
cpu_1/cpu_alu/unsigned_sub_8_s
16.922
16.972
cpu_1/cpu_alu/unsigned_sub_9_s
16.972
17.022
cpu_1/cpu_alu/unsigned_sub_10_s
17.022
17.072
cpu_1/cpu_alu/unsigned_sub_11_s
17.072
17.122
cpu_1/cpu_alu/unsigned_sub_12_s
17.122
17.172
cpu_1/cpu_alu/unsigned_sub_13_s
17.172
17.222
cpu_1/cpu_alu/unsigned_sub_14_s
17.222
17.272
cpu_1/cpu_alu/unsigned_sub_15_s
17.272
17.322
cpu_1/cpu_alu/unsigned_sub_16_s
17.322
17.372
cpu_1/cpu_alu/unsigned_sub_17_s
17.372
17.422
cpu_1/cpu_alu/unsigned_sub_18_s
17.422
17.472
cpu_1/cpu_alu/unsigned_sub_19_s
17.472
17.522
cpu_1/cpu_alu/unsigned_sub_20_s
17.522
17.572
cpu_1/cpu_alu/unsigned_sub_21_s
17.572
17.622
cpu_1/cpu_alu/unsigned_sub_22_s
17.622
17.672
cpu_1/cpu_alu/unsigned_sub_23_s
17.672
17.722
cpu_1/cpu_alu/unsigned_sub_24_s
17.722
17.772
cpu_1/cpu_alu/unsigned_sub_25_s
17.772
17.822
cpu_1/cpu_alu/unsigned_sub_26_s
17.822
17.872
cpu_1/cpu_alu/unsigned_sub_27_s
17.872
17.922
cpu_1/cpu_alu/unsigned_sub_28_s
17.922
17.972
cpu_1/cpu_alu/unsigned_sub_29_s
17.972
18.022
cpu_1/cpu_alu/unsigned_sub_30_s
18.022
18.072
cpu_1/cpu_alu/unsigned_sub_31_s
18.072
18.368
cpu_1/n10886_s22
19.293
19.819
cpu_1/n10886_s21
20.742
21.268
cpu_1/n10886_s20
21.806
22.068
cpu_1/n10886_s17
22.071
22.532
cpu_1/n10886_s9
22.689
23.216
cpu_1/n10886_s4
23.218
23.508
bu/data_read_31_s42
25.462
25.724
bu/data_read_24_s14
26.799
27.326
bu/data_read_24_s8
27.483
27.999
flashController/n544_s27
31.726
31.988
flashController/n561_s17
34.414
34.829
flashController/n561_s15
34.832
35.293
flashController/data_out_12_s0
35.293
=====
SETUP
-12.734
35.034
22.301
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n7_s15
32.934
33.199
flashController/data_out_26_s0
35.034
=====
SETUP
-12.726
35.261
22.535
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1277_s1
31.828
32.354
flashController/n558_s17
34.334
34.861
flashController/n558_s15
34.998
35.261
flashController/data_out_15_s0
35.261
=====
SETUP
-12.712
34.993
22.282
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.384
flashController/n1279_s4
32.526
33.023
flashController/flash_address_5_s0
34.993
=====
SETUP
-12.705
34.993
22.288
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.384
flashController/n1279_s4
32.526
33.023
flashController/flash_address_17_s0
34.993
=====
SETUP
-12.704
35.007
22.302
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n7_s15
32.934
33.199
flashController/data_out_16_s0
35.007
=====
SETUP
-12.704
35.252
22.548
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.578
cpu_1/ALUInA_6_s1
13.144
13.407
cpu_1/ALUInA_6_s0
14.453
14.716
cpu_1/cpu_alu/unsigned_sub_6_s
16.316
16.872
cpu_1/cpu_alu/unsigned_sub_7_s
16.872
16.922
cpu_1/cpu_alu/unsigned_sub_8_s
16.922
16.972
cpu_1/cpu_alu/unsigned_sub_9_s
16.972
17.022
cpu_1/cpu_alu/unsigned_sub_10_s
17.022
17.072
cpu_1/cpu_alu/unsigned_sub_11_s
17.072
17.122
cpu_1/cpu_alu/unsigned_sub_12_s
17.122
17.172
cpu_1/cpu_alu/unsigned_sub_13_s
17.172
17.222
cpu_1/cpu_alu/unsigned_sub_14_s
17.222
17.272
cpu_1/cpu_alu/unsigned_sub_15_s
17.272
17.322
cpu_1/cpu_alu/unsigned_sub_16_s
17.322
17.372
cpu_1/cpu_alu/unsigned_sub_17_s
17.372
17.422
cpu_1/cpu_alu/unsigned_sub_18_s
17.422
17.472
cpu_1/cpu_alu/unsigned_sub_19_s
17.472
17.522
cpu_1/cpu_alu/unsigned_sub_20_s
17.522
17.572
cpu_1/cpu_alu/unsigned_sub_21_s
17.572
17.622
cpu_1/cpu_alu/unsigned_sub_22_s
17.622
17.672
cpu_1/cpu_alu/unsigned_sub_23_s
17.672
17.722
cpu_1/cpu_alu/unsigned_sub_24_s
17.722
17.772
cpu_1/cpu_alu/unsigned_sub_25_s
17.772
17.822
cpu_1/cpu_alu/unsigned_sub_26_s
17.822
17.872
cpu_1/cpu_alu/unsigned_sub_27_s
17.872
17.922
cpu_1/cpu_alu/unsigned_sub_28_s
17.922
17.972
cpu_1/cpu_alu/unsigned_sub_29_s
17.972
18.022
cpu_1/cpu_alu/unsigned_sub_30_s
18.022
18.072
cpu_1/cpu_alu/unsigned_sub_31_s
18.072
18.368
cpu_1/n10886_s22
19.293
19.819
cpu_1/n10886_s21
20.742
21.268
cpu_1/n10886_s20
21.806
22.068
cpu_1/n10886_s17
22.071
22.532
cpu_1/n10886_s9
22.689
23.216
cpu_1/n10886_s4
23.218
23.508
bu/data_read_31_s42
25.462
25.724
bu/data_read_24_s14
26.799
27.326
bu/data_read_24_s8
27.483
27.999
flashController/n555_s22
30.591
30.853
flashController/n546_s29
32.176
32.692
flashController/n567_s18
34.496
34.786
flashController/n567_s15
34.791
35.252
flashController/data_out_6_s0
35.252
=====
SETUP
-12.695
35.238
22.543
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.578
cpu_1/ALUInA_6_s1
13.144
13.407
cpu_1/ALUInA_6_s0
14.453
14.716
cpu_1/cpu_alu/unsigned_sub_6_s
16.316
16.872
cpu_1/cpu_alu/unsigned_sub_7_s
16.872
16.922
cpu_1/cpu_alu/unsigned_sub_8_s
16.922
16.972
cpu_1/cpu_alu/unsigned_sub_9_s
16.972
17.022
cpu_1/cpu_alu/unsigned_sub_10_s
17.022
17.072
cpu_1/cpu_alu/unsigned_sub_11_s
17.072
17.122
cpu_1/cpu_alu/unsigned_sub_12_s
17.122
17.172
cpu_1/cpu_alu/unsigned_sub_13_s
17.172
17.222
cpu_1/cpu_alu/unsigned_sub_14_s
17.222
17.272
cpu_1/cpu_alu/unsigned_sub_15_s
17.272
17.322
cpu_1/cpu_alu/unsigned_sub_16_s
17.322
17.372
cpu_1/cpu_alu/unsigned_sub_17_s
17.372
17.422
cpu_1/cpu_alu/unsigned_sub_18_s
17.422
17.472
cpu_1/cpu_alu/unsigned_sub_19_s
17.472
17.522
cpu_1/cpu_alu/unsigned_sub_20_s
17.522
17.572
cpu_1/cpu_alu/unsigned_sub_21_s
17.572
17.622
cpu_1/cpu_alu/unsigned_sub_22_s
17.622
17.672
cpu_1/cpu_alu/unsigned_sub_23_s
17.672
17.722
cpu_1/cpu_alu/unsigned_sub_24_s
17.722
17.772
cpu_1/cpu_alu/unsigned_sub_25_s
17.772
17.822
cpu_1/cpu_alu/unsigned_sub_26_s
17.822
17.872
cpu_1/cpu_alu/unsigned_sub_27_s
17.872
17.922
cpu_1/cpu_alu/unsigned_sub_28_s
17.922
17.972
cpu_1/cpu_alu/unsigned_sub_29_s
17.972
18.022
cpu_1/cpu_alu/unsigned_sub_30_s
18.022
18.072
cpu_1/cpu_alu/unsigned_sub_31_s
18.072
18.368
cpu_1/n10886_s22
19.293
19.819
cpu_1/n10886_s21
20.742
21.268
cpu_1/n10886_s20
21.806
22.068
cpu_1/n10886_s17
22.071
22.532
cpu_1/n10886_s9
22.689
23.216
cpu_1/n10886_s4
23.218
23.508
bu/data_read_31_s42
25.462
25.724
bu/data_read_24_s14
26.799
27.326
bu/data_read_24_s8
27.483
27.999
flashController/n555_s22
30.591
30.853
flashController/n546_s29
32.176
32.692
flashController/n562_s18
34.279
34.569
flashController/n562_s15
34.712
35.238
flashController/data_out_11_s0
35.238
=====
SETUP
-12.691
35.245
22.554
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n550_s28
33.436
33.898
flashController/n550_s19
34.055
34.571
flashController/n550_s15
34.729
35.245
flashController/data_out_23_s0
35.245
=====
SETUP
-12.666
35.199
22.534
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1277_s1
31.828
32.354
flashController/n543_s17
33.482
33.979
flashController/n543_s15
34.678
35.199
flashController/data_out_30_s0
35.199
=====
SETUP
-12.653
34.973
22.320
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1303_s3
32.889
33.387
flashController/flash_data_in_15_s0
34.973
=====
SETUP
-12.651
35.188
22.537
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.578
cpu_1/ALUInA_6_s1
13.144
13.407
cpu_1/ALUInA_6_s0
14.453
14.716
cpu_1/cpu_alu/unsigned_sub_6_s
16.316
16.872
cpu_1/cpu_alu/unsigned_sub_7_s
16.872
16.922
cpu_1/cpu_alu/unsigned_sub_8_s
16.922
16.972
cpu_1/cpu_alu/unsigned_sub_9_s
16.972
17.022
cpu_1/cpu_alu/unsigned_sub_10_s
17.022
17.072
cpu_1/cpu_alu/unsigned_sub_11_s
17.072
17.122
cpu_1/cpu_alu/unsigned_sub_12_s
17.122
17.172
cpu_1/cpu_alu/unsigned_sub_13_s
17.172
17.222
cpu_1/cpu_alu/unsigned_sub_14_s
17.222
17.272
cpu_1/cpu_alu/unsigned_sub_15_s
17.272
17.322
cpu_1/cpu_alu/unsigned_sub_16_s
17.322
17.372
cpu_1/cpu_alu/unsigned_sub_17_s
17.372
17.422
cpu_1/cpu_alu/unsigned_sub_18_s
17.422
17.472
cpu_1/cpu_alu/unsigned_sub_19_s
17.472
17.522
cpu_1/cpu_alu/unsigned_sub_20_s
17.522
17.572
cpu_1/cpu_alu/unsigned_sub_21_s
17.572
17.622
cpu_1/cpu_alu/unsigned_sub_22_s
17.622
17.672
cpu_1/cpu_alu/unsigned_sub_23_s
17.672
17.722
cpu_1/cpu_alu/unsigned_sub_24_s
17.722
17.772
cpu_1/cpu_alu/unsigned_sub_25_s
17.772
17.822
cpu_1/cpu_alu/unsigned_sub_26_s
17.822
17.872
cpu_1/cpu_alu/unsigned_sub_27_s
17.872
17.922
cpu_1/cpu_alu/unsigned_sub_28_s
17.922
17.972
cpu_1/cpu_alu/unsigned_sub_29_s
17.972
18.022
cpu_1/cpu_alu/unsigned_sub_30_s
18.022
18.072
cpu_1/cpu_alu/unsigned_sub_31_s
18.072
18.368
cpu_1/n10886_s22
19.293
19.819
cpu_1/n10886_s21
20.742
21.268
cpu_1/n10886_s20
21.806
22.068
cpu_1/n10886_s17
22.071
22.532
cpu_1/n10886_s9
22.689
23.216
cpu_1/n10886_s4
23.218
23.508
bu/data_read_31_s42
25.462
25.724
bu/data_read_24_s14
26.799
27.326
bu/data_read_24_s8
27.483
27.999
flashController/n555_s22
30.591
30.853
flashController/n546_s29
32.176
32.692
flashController/n564_s18
34.271
34.533
flashController/n564_s15
34.691
35.188
flashController/data_out_9_s0
35.188
=====
SETUP
-12.639
34.949
22.310
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1303_s3
32.889
33.387
flashController/flash_data_in_23_s0
34.949
=====
SETUP
-12.589
34.936
22.346
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1303_s3
32.889
33.387
flashController/flash_data_in_1_s0
34.936
=====
SETUP
-12.552
34.872
22.320
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1303_s3
32.889
33.387
flashController/flash_data_in_9_s0
34.872
=====
SETUP
-12.535
34.836
22.300
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.384
flashController/n1279_s4
32.526
33.023
flashController/flash_address_18_s0
34.836
=====
SETUP
-12.522
34.868
22.346
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1303_s3
32.889
33.387
flashController/flash_data_in_14_s0
34.868
=====
SETUP
-12.503
34.803
22.300
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.384
flashController/n1279_s4
32.526
33.023
flashController/flash_address_13_s0
34.803
=====
SETUP
-12.501
35.049
22.548
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.384
flashController/n555_s21
33.848
34.364
flashController/n555_s18
34.366
34.629
flashController/n555_s15
34.786
35.049
flashController/data_out_18_s0
35.049
=====
SETUP
-12.491
34.816
22.325
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.603
cpu_1/ALUInA_1_s1
12.331
12.593
cpu_1/ALUInA_1_s0
13.626
13.891
cpu_1/cpu_alu/unsigned_sub_1_s
15.562
16.118
cpu_1/cpu_alu/unsigned_sub_2_s
16.118
16.168
cpu_1/cpu_alu/unsigned_sub_3_s
16.168
16.464
cpu_1/data_addr_Z_2_s42
17.409
17.672
cpu_1/data_addr_Z_2_s19
17.809
18.072
cpu_1/data_addr_Z_2_s17
18.973
19.434
cpu_1/data_addr_Z_2_s15
21.768
22.294
flashController/n7_s5
25.166
25.428
flashController/n7_s2
27.726
27.988
bu/data_read_31_s6
30.119
30.409
flashController/n1303_s3
32.889
33.387
flashController/flash_data_in_8_s0
34.816
=====
SETUP
-12.491
35.066
22.575
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_0_s0
2.648
3.031
cpu_1/control_bypass_ex/n17_s0
4.486
5.042
cpu_1/control_bypass_ex/n18_s0
5.042
5.092
cpu_1/control_bypass_ex/n19_s0
5.092
5.142
cpu_1/control_bypass_ex/n20_s0
5.142
5.192
cpu_1/control_bypass_ex/n21_s0
5.192
5.242
cpu_1/ALUInA_30_s12
7.864
8.127
cpu_1/ALUInA_29_s4
10.313
10.578
cpu_1/ALUInA_6_s1
13.144
13.407
cpu_1/ALUInA_6_s0
14.453
14.716
cpu_1/cpu_alu/unsigned_sub_6_s
16.316
16.872
cpu_1/cpu_alu/unsigned_sub_7_s
16.872
16.922
cpu_1/cpu_alu/unsigned_sub_8_s
16.922
16.972
cpu_1/cpu_alu/unsigned_sub_9_s
16.972
17.022
cpu_1/cpu_alu/unsigned_sub_10_s
17.022
17.072
cpu_1/cpu_alu/unsigned_sub_11_s
17.072
17.122
cpu_1/cpu_alu/unsigned_sub_12_s
17.122
17.172
cpu_1/cpu_alu/unsigned_sub_13_s
17.172
17.222
cpu_1/cpu_alu/unsigned_sub_14_s
17.222
17.272
cpu_1/cpu_alu/unsigned_sub_15_s
17.272
17.322
cpu_1/cpu_alu/unsigned_sub_16_s
17.322
17.372
cpu_1/cpu_alu/unsigned_sub_17_s
17.372
17.422
cpu_1/cpu_alu/unsigned_sub_18_s
17.422
17.472
cpu_1/cpu_alu/unsigned_sub_19_s
17.472
17.522
cpu_1/cpu_alu/unsigned_sub_20_s
17.522
17.572
cpu_1/cpu_alu/unsigned_sub_21_s
17.572
17.622
cpu_1/cpu_alu/unsigned_sub_22_s
17.622
17.672
cpu_1/cpu_alu/unsigned_sub_23_s
17.672
17.722
cpu_1/cpu_alu/unsigned_sub_24_s
17.722
17.772
cpu_1/cpu_alu/unsigned_sub_25_s
17.772
17.822
cpu_1/cpu_alu/unsigned_sub_26_s
17.822
17.872
cpu_1/cpu_alu/unsigned_sub_27_s
17.872
17.922
cpu_1/cpu_alu/unsigned_sub_28_s
17.922
17.972
cpu_1/cpu_alu/unsigned_sub_29_s
17.972
18.022
cpu_1/cpu_alu/unsigned_sub_30_s
18.022
18.072
cpu_1/cpu_alu/unsigned_sub_31_s
18.072
18.368
cpu_1/n10886_s22
19.293
19.819
cpu_1/n10886_s21
20.742
21.268
cpu_1/n10886_s20
21.806
22.068
cpu_1/n10886_s17
22.071
22.532
cpu_1/n10886_s9
22.689
23.216
cpu_1/n10886_s4
23.218
23.508
bu/data_read_31_s42
25.462
25.724
bu/data_read_24_s14
26.799
27.326
bu/data_read_24_s8
27.483
27.999
flashController/n555_s22
30.591
30.853
flashController/n555_s25
31.761
32.258
flashController/n557_s23
33.103
33.564
flashController/n572_s15
34.539
35.066
flashController/data_out_1_s0
35.066
=====
HOLD
0.145
1.381
1.237
svo_hdmi_inst_1/svo_tmds_0/dout_2_s0
1.138
1.282
svo_hdmi_inst_1/tmds_serdes[0]
1.381
=====
HOLD
0.150
1.343
1.193
svo_hdmi_inst_1/svo_tmds_2/dout_3_s0
1.106
1.250
svo_hdmi_inst_1/tmds_serdes[2]
1.343
=====
HOLD
0.152
1.371
1.219
svo_hdmi_inst_1/svo_tmds_1/dout_7_s0
1.134
1.278
svo_hdmi_inst_1/tmds_serdes[1]
1.371
=====
HOLD
0.165
1.612
1.446
ppu_inst/writeAttr_1_s0
1.134
1.278
ppu_inst/attributes_Buffer/dpx9b_inst_0
1.612
=====
HOLD
0.170
1.616
1.446
ppu_inst/writeAttr_6_s0
1.138
1.282
ppu_inst/attributes_Buffer/dpx9b_inst_0
1.616
=====
HOLD
0.235
2.919
2.684
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/dmi_s0
2.919
=====
HOLD
0.235
2.920
2.686
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/dpi_s0
2.920
=====
HOLD
0.235
2.907
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/interval_0_s0
2.907
=====
HOLD
0.235
2.902
2.666
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/interval_13_s0
2.902
=====
HOLD
0.237
2.913
2.675
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_13_s0
2.913
=====
HOLD
0.237
2.913
2.675
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_14_s0
2.913
=====
HOLD
0.237
2.913
2.675
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_15_s0
2.913
=====
HOLD
0.237
2.913
2.675
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_16_s0
2.913
=====
HOLD
0.237
2.913
2.675
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_17_s0
2.913
=====
HOLD
0.237
2.913
2.675
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_18_s0
2.913
=====
HOLD
0.238
2.910
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/dmid_s0
2.910
=====
HOLD
0.239
2.902
2.662
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/save_s0
2.902
=====
HOLD
0.241
1.687
1.446
ppu_inst/writeAttr_2_s0
1.134
1.278
ppu_inst/attributes_Buffer/dpx9b_inst_0
1.687
=====
HOLD
0.241
2.913
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_0_s0
2.913
=====
HOLD
0.241
2.913
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_7_s0
2.913
=====
HOLD
0.241
2.913
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_8_s0
2.913
=====
HOLD
0.241
2.913
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_9_s0
2.913
=====
HOLD
0.241
2.913
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_10_s0
2.913
=====
HOLD
0.241
2.913
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_11_s0
2.913
=====
HOLD
0.241
2.913
2.671
clk_ibuf
0.000
0.675
reset_s2
1.397
1.541
usb/usb_host/ukp/conct_12_s0
2.913
