Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Apr 22 18:58:04 2024
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-1   Critical Warning  Invalid clock waveform on Clock Modifying Block  1           
TIMING-20  Warning           Non-clocked latch                                64          
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/alu_res_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/alu_res_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_access_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_access_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_access_out_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu/ex_mem/dmem_we_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.341        0.000                      0                12232        0.057        0.000                      0                12232        3.000        0.000                       0                  2866  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clk_50       {0.000 10.000}     20.000          50.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clk_50             4.341        0.000                      0                12232        0.057        0.000                      0                12232        8.750        0.000                       0                  2863  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50                      
(none)        n_clk_fbout                 
(none)                      clk_50        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        15.291ns  (logic 4.634ns (30.304%)  route 10.657ns (69.696%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 25.909 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.664    17.276    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A0
    SLICE_X2Y131         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.608 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.608    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OD
    SLICE_X2Y131         MUXF7 (Prop_muxf7_I0_O)      0.241    17.849 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000    17.849    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O0
    SLICE_X2Y131         MUXF8 (Prop_muxf8_I0_O)      0.098    17.947 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           0.981    18.928    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X4Y131         LUT3 (Prop_lut3_I2_O)        0.347    19.275 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=2, routed)           1.296    20.572    pdu/info_sender/spo[13]
    SLICE_X8Y146         LUT2 (Prop_lut2_I1_O)        0.355    20.927 r  pdu/info_sender/pdu_imem_rdata_r[13]_i_1/O
                         net (fo=1, routed)           0.617    21.544    mem_bridge/pdu_imem_rdata_r_reg[31]_1[13]
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.509    25.909    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[13]/C
                         clock pessimism              0.311    26.220    
                         clock uncertainty           -0.067    26.153    
    SLICE_X9Y148         FDRE (Setup_fdre_C_D)       -0.268    25.885    mem_bridge/pdu_imem_rdata_r_reg[13]
  -------------------------------------------------------------------
                         required time                         25.885    
                         arrival time                         -21.544    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        15.150ns  (logic 4.605ns (30.396%)  route 10.545ns (69.604%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.687    17.299    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/A0
    SLICE_X6Y132         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.631 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/OD
    SLICE_X6Y132         MUXF7 (Prop_muxf7_I0_O)      0.241    17.872 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    17.872    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/O0
    SLICE_X6Y132         MUXF8 (Prop_muxf8_I0_O)      0.098    17.970 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9/F8/O
                         net (fo=1, routed)           1.191    19.160    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_9_9_n_0
    SLICE_X7Y132         LUT3 (Prop_lut3_I0_O)        0.347    19.507 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=2, routed)           1.040    20.548    pdu/info_sender/spo[9]
    SLICE_X9Y144         LUT2 (Prop_lut2_I1_O)        0.326    20.874 r  pdu/info_sender/pdu_imem_rdata_r[9]_i_1/O
                         net (fo=1, routed)           0.529    21.402    mem_bridge/pdu_imem_rdata_r_reg[31]_1[9]
    SLICE_X11Y144        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.511    25.911    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X11Y144        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[9]/C
                         clock pessimism              0.311    26.222    
                         clock uncertainty           -0.067    26.155    
    SLICE_X11Y144        FDRE (Setup_fdre_C_D)       -0.269    25.886    mem_bridge/pdu_imem_rdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         25.886    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        15.111ns  (logic 4.632ns (30.652%)  route 10.479ns (69.348%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.763    17.375    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A0
    SLICE_X10Y130        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.707 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OD
    SLICE_X10Y130        MUXF7 (Prop_muxf7_I0_O)      0.241    17.948 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.948    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O0
    SLICE_X10Y130        MUXF8 (Prop_muxf8_I0_O)      0.098    18.046 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.776    18.822    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X9Y131         LUT3 (Prop_lut3_I2_O)        0.345    19.167 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           1.500    20.667    pdu/info_sender/spo[3]
    SLICE_X9Y149         LUT2 (Prop_lut2_I1_O)        0.355    21.022 r  pdu/info_sender/pdu_imem_rdata_r[3]_i_1/O
                         net (fo=1, routed)           0.342    21.364    mem_bridge/pdu_imem_rdata_r_reg[31]_1[3]
    SLICE_X11Y149        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.512    25.912    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X11Y149        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[3]/C
                         clock pessimism              0.311    26.223    
                         clock uncertainty           -0.067    26.156    
    SLICE_X11Y149        FDRE (Setup_fdre_C_D)       -0.284    25.872    mem_bridge/pdu_imem_rdata_r_reg[3]
  -------------------------------------------------------------------
                         required time                         25.872    
                         arrival time                         -21.364    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 4.599ns (30.836%)  route 10.315ns (69.164%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 25.909 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.646    17.258    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/A0
    SLICE_X6Y130         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.590 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.590    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/OD
    SLICE_X6Y130         MUXF7 (Prop_muxf7_I0_O)      0.241    17.831 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/F7.B/O
                         net (fo=1, routed)           0.000    17.831    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/O0
    SLICE_X6Y130         MUXF8 (Prop_muxf8_I0_O)      0.098    17.929 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/F8/O
                         net (fo=1, routed)           0.812    18.741    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11_n_0
    SLICE_X7Y132         LUT3 (Prop_lut3_I0_O)        0.347    19.088 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=2, routed)           1.235    20.323    pdu/info_sender/spo[11]
    SLICE_X9Y147         LUT2 (Prop_lut2_I1_O)        0.320    20.643 r  pdu/info_sender/pdu_imem_rdata_r[11]_i_1/O
                         net (fo=1, routed)           0.524    21.167    mem_bridge/pdu_imem_rdata_r_reg[31]_1[11]
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.509    25.909    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[11]/C
                         clock pessimism              0.311    26.220    
                         clock uncertainty           -0.067    26.153    
    SLICE_X9Y148         FDRE (Setup_fdre_C_D)       -0.283    25.870    mem_bridge/pdu_imem_rdata_r_reg[11]
  -------------------------------------------------------------------
                         required time                         25.870    
                         arrival time                         -21.167    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.795ns  (logic 4.552ns (30.767%)  route 10.243ns (69.233%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.361    14.380    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.150    14.530 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.941    17.471    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/A2
    SLICE_X2Y128         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.522    17.993 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.993    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/OA
    SLICE_X2Y128         MUXF7 (Prop_muxf7_I1_O)      0.214    18.207 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F7.A/O
                         net (fo=1, routed)           0.000    18.207    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/O1
    SLICE_X2Y128         MUXF8 (Prop_muxf8_I1_O)      0.088    18.295 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F8/O
                         net (fo=1, routed)           0.700    18.995    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12_n_0
    SLICE_X4Y131         LUT3 (Prop_lut3_I2_O)        0.319    19.314 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=2, routed)           1.117    20.431    pdu/info_sender/spo[12]
    SLICE_X8Y146         LUT2 (Prop_lut2_I1_O)        0.117    20.548 r  pdu/info_sender/pdu_imem_rdata_r[12]_i_1/O
                         net (fo=1, routed)           0.499    21.047    mem_bridge/pdu_imem_rdata_r_reg[31]_1[12]
    SLICE_X11Y146        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.511    25.911    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X11Y146        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[12]/C
                         clock pessimism              0.311    26.222    
                         clock uncertainty           -0.067    26.155    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)       -0.282    25.873    mem_bridge/pdu_imem_rdata_r_reg[12]
  -------------------------------------------------------------------
                         required time                         25.873    
                         arrival time                         -21.047    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 4.555ns (31.003%)  route 10.137ns (68.997%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 25.908 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.361    14.380    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.150    14.530 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         2.772    17.301    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/A2
    SLICE_X6Y128         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.522    17.823 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.823    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/OA
    SLICE_X6Y128         MUXF7 (Prop_muxf7_I1_O)      0.214    18.037 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000    18.037    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/O1
    SLICE_X6Y128         MUXF8 (Prop_muxf8_I1_O)      0.088    18.125 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.693    18.819    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8_n_0
    SLICE_X7Y132         LUT3 (Prop_lut3_I2_O)        0.319    19.138 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           1.211    20.349    pdu/info_sender/spo[8]
    SLICE_X9Y145         LUT2 (Prop_lut2_I1_O)        0.120    20.469 r  pdu/info_sender/pdu_imem_rdata_r[8]_i_1/O
                         net (fo=1, routed)           0.475    20.944    mem_bridge/pdu_imem_rdata_r_reg[31]_1[8]
    SLICE_X9Y146         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.508    25.908    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X9Y146         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[8]/C
                         clock pessimism              0.311    26.219    
                         clock uncertainty           -0.067    26.152    
    SLICE_X9Y146         FDRE (Setup_fdre_C_D)       -0.264    25.888    mem_bridge/pdu_imem_rdata_r_reg[8]
  -------------------------------------------------------------------
                         required time                         25.888    
                         arrival time                         -20.944    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.588ns  (logic 4.597ns (31.513%)  route 9.991ns (68.487%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 25.909 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.150    16.761    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/A0
    SLICE_X14Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.093 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.093    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/OD
    SLICE_X14Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    17.334 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/F7.B/O
                         net (fo=1, routed)           0.000    17.334    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/O0
    SLICE_X14Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    17.432 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15/F8/O
                         net (fo=1, routed)           0.918    18.350    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_15_15_n_0
    SLICE_X15Y136        LUT3 (Prop_lut3_I0_O)        0.345    18.695 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=2, routed)           1.122    19.817    pdu/info_sender/spo[15]
    SLICE_X15Y148        LUT2 (Prop_lut2_I1_O)        0.320    20.137 r  pdu/info_sender/pdu_imem_rdata_r[15]_i_1/O
                         net (fo=1, routed)           0.703    20.840    mem_bridge/pdu_imem_rdata_r_reg[31]_1[15]
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.509    25.909    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[15]/C
                         clock pessimism              0.311    26.220    
                         clock uncertainty           -0.067    26.153    
    SLICE_X9Y148         FDRE (Setup_fdre_C_D)       -0.260    25.893    mem_bridge/pdu_imem_rdata_r_reg[15]
  -------------------------------------------------------------------
                         required time                         25.893    
                         arrival time                         -20.840    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.535ns  (logic 4.634ns (31.881%)  route 9.901ns (68.119%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 25.908 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.606    17.218    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A0
    SLICE_X12Y133        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.550 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.550    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X12Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    17.791 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    17.791    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X12Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    17.889 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.801    18.690    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X13Y134        LUT3 (Prop_lut3_I2_O)        0.347    19.037 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.921    19.958    pdu/info_sender/spo[5]
    SLICE_X13Y144        LUT2 (Prop_lut2_I1_O)        0.355    20.313 r  pdu/info_sender/pdu_imem_rdata_r[5]_i_1/O
                         net (fo=1, routed)           0.475    20.788    mem_bridge/pdu_imem_rdata_r_reg[31]_1[5]
    SLICE_X13Y145        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.508    25.908    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X13Y145        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[5]/C
                         clock pessimism              0.311    26.219    
                         clock uncertainty           -0.067    26.152    
    SLICE_X13Y145        FDRE (Setup_fdre_C_D)       -0.284    25.868    mem_bridge/pdu_imem_rdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                         25.868    
                         arrival time                         -20.788    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.505ns  (logic 4.630ns (31.920%)  route 9.875ns (68.080%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 25.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.622    17.233    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/A0
    SLICE_X8Y132         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    17.565 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.565    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/OD
    SLICE_X8Y132         MUXF7 (Prop_muxf7_I0_O)      0.241    17.806 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F7.B/O
                         net (fo=1, routed)           0.000    17.806    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/O0
    SLICE_X8Y132         MUXF8 (Prop_muxf8_I0_O)      0.098    17.904 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           0.801    18.706    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1_n_0
    SLICE_X9Y133         LUT3 (Prop_lut3_I0_O)        0.347    19.053 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           1.013    20.066    pdu/info_sender/spo[1]
    SLICE_X8Y146         LUT2 (Prop_lut2_I1_O)        0.351    20.417 r  pdu/info_sender/pdu_imem_rdata_r[1]_i_1/O
                         net (fo=1, routed)           0.341    20.757    mem_bridge/pdu_imem_rdata_r_reg[31]_1[1]
    SLICE_X11Y146        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.511    25.911    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X11Y146        FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[1]/C
                         clock pessimism              0.311    26.222    
                         clock uncertainty           -0.067    26.155    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)       -0.274    25.881    mem_bridge/pdu_imem_rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         25.881    
                         arrival time                         -20.757    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_bridge/pdu_imem_rdata_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50 rise@20.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        14.492ns  (logic 4.383ns (30.244%)  route 10.109ns (69.756%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 25.909 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.119    14.612 r  mem_bridge/instruction_memory_i_9/O
                         net (fo=256, routed)         2.553    17.164    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/A0
    SLICE_X2Y133         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.385    17.549 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.549    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/OA
    SLICE_X2Y133         MUXF7 (Prop_muxf7_I1_O)      0.214    17.763 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F7.A/O
                         net (fo=1, routed)           0.000    17.763    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/O1
    SLICE_X2Y133         MUXF8 (Prop_muxf8_I1_O)      0.088    17.851 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/F8/O
                         net (fo=1, routed)           0.935    18.786    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10_n_0
    SLICE_X7Y132         LUT3 (Prop_lut3_I2_O)        0.319    19.105 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0/O
                         net (fo=2, routed)           1.049    20.155    pdu/info_sender/spo[10]
    SLICE_X8Y146         LUT2 (Prop_lut2_I1_O)        0.116    20.271 r  pdu/info_sender/pdu_imem_rdata_r[10]_i_1/O
                         net (fo=1, routed)           0.473    20.744    mem_bridge/pdu_imem_rdata_r_reg[31]_1[10]
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)    20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.509    25.909    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X9Y148         FDRE                                         r  mem_bridge/pdu_imem_rdata_r_reg[10]/C
                         clock pessimism              0.311    26.220    
                         clock uncertainty           -0.067    26.153    
    SLICE_X9Y148         FDRE (Setup_fdre_C_D)       -0.271    25.882    mem_bridge/pdu_imem_rdata_r_reg[10]
  -------------------------------------------------------------------
                         required time                         25.882    
                         arrival time                         -20.744    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pdu/info_sender/buffer_reg[17][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/info_sender/buffer_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.230ns (53.704%)  route 0.198ns (46.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.557     1.836    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X51Y139        FDRE                                         r  pdu/info_sender/buffer_reg[17][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y139        FDRE (Prop_fdre_C_Q)         0.128     1.964 r  pdu/info_sender/buffer_reg[17][5]/Q
                         net (fo=1, routed)           0.198     2.163    pdu/info_sender/buffer_reg[17]_14[5]
    SLICE_X52Y139        LUT4 (Prop_lut4_I0_O)        0.102     2.265 r  pdu/info_sender/buffer[16][5]_i_1/O
                         net (fo=1, routed)           0.000     2.265    pdu/info_sender/buffer[16][5]_i_1_n_2
    SLICE_X52Y139        FDRE                                         r  pdu/info_sender/buffer_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.826     2.386    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X52Y139        FDRE                                         r  pdu/info_sender/buffer_reg[16][5]/C
                         clock pessimism             -0.285     2.100    
    SLICE_X52Y139        FDRE (Hold_fdre_C_D)         0.107     2.207    pdu/info_sender/buffer_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/if_id/inst_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex/inst_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.648%)  route 0.323ns (66.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.569     1.848    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X8Y146         FDRE                                         r  cpu/if_id/inst_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.164     2.012 r  cpu/if_id/inst_out_reg[13]/Q
                         net (fo=7, routed)           0.323     2.336    cpu/id_ex/Q[13]
    SLICE_X11Y155        FDRE                                         r  cpu/id_ex/inst_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.926     2.486    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X11Y155        FDRE                                         r  cpu/id_ex/inst_out_reg[13]/C
                         clock pessimism             -0.285     2.201    
    SLICE_X11Y155        FDRE (Hold_fdre_C_D)         0.075     2.276    cpu/id_ex/inst_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu/if_id/inst_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex/inst_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.618%)  route 0.352ns (71.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.569     1.848    cpu/if_id/CLK_25MHZ_BUFG
    SLICE_X9Y144         FDRE                                         r  cpu/if_id/inst_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  cpu/if_id/inst_out_reg[9]/Q
                         net (fo=2, routed)           0.352     2.341    cpu/id_ex/Q[9]
    SLICE_X11Y155        FDRE                                         r  cpu/id_ex/inst_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.926     2.486    cpu/id_ex/CLK_25MHZ_BUFG
    SLICE_X11Y155        FDRE                                         r  cpu/id_ex/inst_out_reg[9]/C
                         clock pessimism             -0.285     2.201    
    SLICE_X11Y155        FDRE (Hold_fdre_C_D)         0.070     2.271    cpu/id_ex/inst_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pdu/uart_tx/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/uart_tx/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.563     1.842    pdu/uart_tx/CLK_25MHZ_BUFG
    SLICE_X40Y147        FDRE                                         r  pdu/uart_tx/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147        FDRE (Prop_fdre_C_Q)         0.141     1.983 r  pdu/uart_tx/counter_reg[0]/Q
                         net (fo=9, routed)           0.338     2.322    pdu/uart_tx/counter_reg_n_2_[0]
    SLICE_X49Y154        LUT6 (Prop_lut6_I5_O)        0.045     2.367 r  pdu/uart_tx/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.367    pdu/uart_tx/counter[4]_i_1_n_2
    SLICE_X49Y154        FDRE                                         r  pdu/uart_tx/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.917     2.477    pdu/uart_tx/CLK_25MHZ_BUFG
    SLICE_X49Y154        FDRE                                         r  pdu/uart_tx/counter_reg[4]/C
                         clock pessimism             -0.285     2.192    
    SLICE_X49Y154        FDRE (Hold_fdre_C_D)         0.092     2.284    pdu/uart_tx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_bridge/pdu_dmem_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.568     1.847    mem_bridge/CLK_25MHZ_BUFG
    SLICE_X15Y140        FDRE                                         r  mem_bridge/pdu_dmem_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141     1.988 r  mem_bridge/pdu_dmem_wdata_r_reg[28]/Q
                         net (fo=9, routed)           0.112     2.101    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/D
    SLICE_X12Y139        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.838     2.398    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/WCLK
    SLICE_X12Y139        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D/CLK
                         clock pessimism             -0.535     1.862    
    SLICE_X12Y139        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.006    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.565     1.844    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X32Y144        FDRE                                         r  pdu/tx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y144        FDRE (Prop_fdre_C_Q)         0.141     1.985 r  pdu/tx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.244     2.229    pdu/tx_queue/fifo_queue_reg_512_575_3_5/ADDRD2
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.835     2.395    pdu/tx_queue/fifo_queue_reg_512_575_3_5/WCLK
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMA/CLK
                         clock pessimism             -0.514     1.880    
    SLICE_X34Y143        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.134    pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.565     1.844    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X32Y144        FDRE                                         r  pdu/tx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y144        FDRE (Prop_fdre_C_Q)         0.141     1.985 r  pdu/tx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.244     2.229    pdu/tx_queue/fifo_queue_reg_512_575_3_5/ADDRD2
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.835     2.395    pdu/tx_queue/fifo_queue_reg_512_575_3_5/WCLK
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMB/CLK
                         clock pessimism             -0.514     1.880    
    SLICE_X34Y143        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.134    pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.565     1.844    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X32Y144        FDRE                                         r  pdu/tx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y144        FDRE (Prop_fdre_C_Q)         0.141     1.985 r  pdu/tx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.244     2.229    pdu/tx_queue/fifo_queue_reg_512_575_3_5/ADDRD2
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.835     2.395    pdu/tx_queue/fifo_queue_reg_512_575_3_5/WCLK
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMC/CLK
                         clock pessimism             -0.514     1.880    
    SLICE_X34Y143        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.134    pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.565     1.844    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X32Y144        FDRE                                         r  pdu/tx_queue/rear_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y144        FDRE (Prop_fdre_C_Q)         0.141     1.985 r  pdu/tx_queue/rear_reg[2]/Q
                         net (fo=248, routed)         0.244     2.229    pdu/tx_queue/fifo_queue_reg_512_575_3_5/ADDRD2
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.835     2.395    pdu/tx_queue/fifo_queue_reg_512_575_3_5/WCLK
    SLICE_X34Y143        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMD/CLK
                         clock pessimism             -0.514     1.880    
    SLICE_X34Y143        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.134    pdu/tx_queue/fifo_queue_reg_512_575_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pdu/info_sender/buffer_reg[11][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/info_sender/buffer_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50 rise@0.000ns - clk_50 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.266%)  route 0.265ns (58.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.558     1.837    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X51Y140        FDRE                                         r  pdu/info_sender/buffer_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDRE (Prop_fdre_C_Q)         0.141     1.978 r  pdu/info_sender/buffer_reg[11][1]/Q
                         net (fo=1, routed)           0.265     2.243    pdu/info_sender/buffer_reg[11]_20[1]
    SLICE_X52Y142        LUT5 (Prop_lut5_I2_O)        0.045     2.288 r  pdu/info_sender/buffer[10][1]_i_1/O
                         net (fo=1, routed)           0.000     2.288    pdu/info_sender/buffer[10][1]_i_1_n_2
    SLICE_X52Y142        FDRE                                         r  pdu/info_sender/buffer_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.826     2.387    pdu/info_sender/CLK_25MHZ_BUFG
    SLICE_X52Y142        FDRE                                         r  pdu/info_sender/buffer_reg[10][1]/C
                         clock pessimism             -0.285     2.101    
    SLICE_X52Y142        FDRE (Hold_fdre_C_D)         0.091     2.192    pdu/info_sender/buffer_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_25MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X6Y158    cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X2Y158    cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y158    cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y157    cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y158    cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y156    cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y158    cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y157    cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y153   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.642ns  (logic 5.169ns (37.891%)  route 8.473ns (62.109%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           4.556     6.045    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.124     6.169 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.917    10.086    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.642 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.642    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.002ns  (logic 1.558ns (31.155%)  route 3.444ns (68.845%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           2.055     2.312    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.045     2.357 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.389     3.746    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.002 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.002    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.773ns  (logic 5.000ns (26.634%)  route 13.773ns (73.366%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          1.207    23.885    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X9Y154         LUT6 (Prop_lut6_I3_O)        0.328    24.213 r  cpu/ex_mem/rd_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.813    25.026    cpu/sl_unit/D[29]
    SLICE_X14Y159        LDCE                                         r  cpu/sl_unit/rd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.581ns  (logic 5.000ns (26.910%)  route 13.581ns (73.090%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          1.205    23.883    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X9Y154         LUT6 (Prop_lut6_I3_O)        0.328    24.211 r  cpu/ex_mem/rd_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.622    24.833    cpu/sl_unit/D[28]
    SLICE_X9Y154         LDCE                                         r  cpu/sl_unit/rd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.426ns  (logic 5.000ns (27.136%)  route 13.426ns (72.864%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          0.722    23.400    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.328    23.728 r  cpu/ex_mem/rd_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.951    24.678    cpu/sl_unit/D[20]
    SLICE_X16Y153        LDCE                                         r  cpu/sl_unit/rd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.357ns  (logic 5.000ns (27.237%)  route 13.357ns (72.763%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          1.078    23.756    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X4Y154         LUT6 (Prop_lut6_I1_O)        0.328    24.084 r  cpu/ex_mem/rd_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.526    24.610    cpu/sl_unit/D[12]
    SLICE_X4Y153         LDCE                                         r  cpu/sl_unit/rd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.350ns  (logic 5.000ns (27.248%)  route 13.350ns (72.752%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          0.934    23.612    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X6Y154         LUT6 (Prop_lut6_I2_O)        0.328    23.940 r  cpu/ex_mem/rd_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.663    24.602    cpu/sl_unit/D[31]
    SLICE_X6Y155         LDCE                                         r  cpu/sl_unit/rd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.308ns  (logic 5.000ns (27.310%)  route 13.308ns (72.690%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          0.849    23.527    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X9Y153         LUT6 (Prop_lut6_I3_O)        0.328    23.855 r  cpu/ex_mem/rd_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.706    24.560    cpu/sl_unit/D[27]
    SLICE_X14Y159        LDCE                                         r  cpu/sl_unit/rd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.283ns  (logic 5.000ns (27.348%)  route 13.283ns (72.652%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          0.709    23.387    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X7Y154         LUT6 (Prop_lut6_I3_O)        0.328    23.715 r  cpu/ex_mem/rd_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.821    24.535    cpu/sl_unit/D[23]
    SLICE_X15Y154        LDCE                                         r  cpu/sl_unit/rd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.250ns  (logic 5.000ns (27.397%)  route 13.250ns (72.603%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          0.910    23.587    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X2Y153         LUT6 (Prop_lut6_I1_O)        0.328    23.915 r  cpu/ex_mem/rd_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.587    24.503    cpu/sl_unit/D[14]
    SLICE_X2Y153         LDCE                                         r  cpu/sl_unit/rd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.216ns  (logic 5.000ns (27.449%)  route 13.216ns (72.551%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          0.852    23.530    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X9Y153         LUT6 (Prop_lut6_I3_O)        0.328    23.858 r  cpu/ex_mem/rd_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.610    24.468    cpu/sl_unit/D[22]
    SLICE_X9Y154         LDCE                                         r  cpu/sl_unit/rd_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/rd_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.044ns  (logic 5.000ns (27.710%)  route 13.044ns (72.290%))
  Logic Levels:           22  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.620     6.252    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X33Y135        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.419     6.671 f  pdu/bp_reg/bp_0_reg[2]/Q
                         net (fo=3, routed)           0.776     7.447    pdu/bp_reg/bp_0_31[2]
    SLICE_X29Y133        LUT1 (Prop_lut1_I0_O)        0.299     7.746 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_83/O
                         net (fo=1, routed)           0.000     7.746    pdu/bp_reg/pdu_ctrl_cs[6]_i_83_n_2
    SLICE_X29Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.296    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_72_n_2
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.410    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_63_n_2
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.524    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_62_n_2
    SLICE_X29Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.638    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_42_n_2
    SLICE_X29Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.752    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_41_n_2
    SLICE_X29Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_31_n_2
    SLICE_X29Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.980    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_30_n_2
    SLICE_X29Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.219 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_29/O[2]
                         net (fo=2, routed)           0.810    10.029    pdu/bp_reg/pdu_ctrl_ns3[30]
    SLICE_X28Y138        LUT4 (Prop_lut4_I0_O)        0.302    10.331 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_16/O
                         net (fo=1, routed)           0.000    10.331    cpu/pdu_ctrl_cs[1]_i_15_0[3]
    SLICE_X28Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.732 r  cpu/pdu_ctrl_cs_reg[6]_i_10/CO[3]
                         net (fo=4, routed)           1.463    12.196    cpu/sl_unit/CO[0]
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    12.320 r  cpu/sl_unit/pdu_ctrl_cs[6]_i_8/O
                         net (fo=2, routed)           0.575    12.895    pdu/info_sender/pdu_dmem_rdata_r_reg[0]
    SLICE_X41Y147        LUT6 (Prop_lut6_I1_O)        0.124    13.019 r  pdu/info_sender/inst_out[31]_i_4/O
                         net (fo=179, routed)         1.474    14.493    mem_bridge/is_pdu
    SLICE_X18Y150        LUT3 (Prop_lut3_I1_O)        0.124    14.617 r  mem_bridge/data_memory_i_9/O
                         net (fo=256, routed)         2.870    17.487    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A0
    SLICE_X2Y138         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    17.611 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.611    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OD
    SLICE_X2Y138         MUXF7 (Prop_muxf7_I0_O)      0.241    17.852 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.B/O
                         net (fo=1, routed)           0.000    17.852    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O0
    SLICE_X2Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    17.950 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           0.812    18.762    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X3Y140         LUT3 (Prop_lut3_I0_O)        0.347    19.109 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           1.035    20.145    cpu/ex_mem/spo[7]
    SLICE_X5Y144         LUT5 (Prop_lut5_I2_O)        0.326    20.471 r  cpu/ex_mem/wd_out_reg[7]_i_4/O
                         net (fo=4, routed)           1.119    21.590    cpu/ex_mem/dmem_cpu_rdata[7]
    SLICE_X5Y152         LUT6 (Prop_lut6_I1_O)        0.124    21.714 r  cpu/ex_mem/rd_out_reg[7]_i_5/O
                         net (fo=2, routed)           0.817    22.531    cpu/ex_mem/sl_unit/data0[30]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.146    22.677 r  cpu/ex_mem/rd_out_reg[31]_i_4/O
                         net (fo=24, routed)          0.700    23.378    cpu/ex_mem/rd_out_reg[31]_i_4_n_2
    SLICE_X9Y154         LUT6 (Prop_lut6_I3_O)        0.328    23.706 r  cpu/ex_mem/rd_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.591    24.296    cpu/sl_unit/D[26]
    SLICE_X9Y154         LDCE                                         r  cpu/sl_unit/rd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.679     1.959    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X7Y153         FDRE                                         r  cpu/ex_mem/rf_rd1_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDRE (Prop_fdre_C_Q)         0.141     2.100 r  cpu/ex_mem/rf_rd1_out_reg[18]/Q
                         net (fo=1, routed)           0.110     2.210    cpu/ex_mem/rf_rd1_mem[18]
    SLICE_X7Y151         LUT6 (Prop_lut6_I3_O)        0.045     2.255 r  cpu/ex_mem/wd_out_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.255    cpu/sl_unit/cpu_uart_valid_reg_reg[31][18]
    SLICE_X7Y151         LDCE                                         r  cpu/sl_unit/wd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.209ns (55.662%)  route 0.166ns (44.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.680     1.960    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X6Y152         FDRE                                         r  cpu/ex_mem/rf_rd1_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_fdre_C_Q)         0.164     2.124 r  cpu/ex_mem/rf_rd1_out_reg[21]/Q
                         net (fo=1, routed)           0.051     2.175    cpu/ex_mem/rf_rd1_mem[21]
    SLICE_X7Y152         LUT6 (Prop_lut6_I3_O)        0.045     2.220 r  cpu/ex_mem/wd_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.115     2.335    cpu/sl_unit/cpu_uart_valid_reg_reg[31][21]
    SLICE_X7Y150         LDCE                                         r  cpu/sl_unit/wd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/dmem_access_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.603%)  route 0.272ns (59.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.651     1.931    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X9Y155         FDRE                                         r  cpu/ex_mem/dmem_access_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.141     2.072 f  cpu/ex_mem/dmem_access_out_reg[2]/Q
                         net (fo=43, routed)          0.156     2.228    cpu/ex_mem/dmem_access_mem[2]
    SLICE_X8Y153         LUT5 (Prop_lut5_I4_O)        0.045     2.273 r  cpu/ex_mem/wd_out_reg[30]_i_1/O
                         net (fo=1, routed)           0.116     2.389    cpu/sl_unit/cpu_uart_valid_reg_reg[31][30]
    SLICE_X8Y153         LDCE                                         r  cpu/sl_unit/wd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/dmem_access_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.347%)  route 0.299ns (61.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.651     1.931    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X9Y155         FDRE                                         r  cpu/ex_mem/dmem_access_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.141     2.072 f  cpu/ex_mem/dmem_access_out_reg[2]/Q
                         net (fo=43, routed)          0.154     2.226    cpu/ex_mem/dmem_access_mem[2]
    SLICE_X9Y153         LUT5 (Prop_lut5_I4_O)        0.045     2.271 r  cpu/ex_mem/wd_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.145     2.416    cpu/sl_unit/cpu_uart_valid_reg_reg[31][29]
    SLICE_X9Y153         LDCE                                         r  cpu/sl_unit/wd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/dmem_access_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.875%)  route 0.363ns (66.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.651     1.931    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X9Y155         FDRE                                         r  cpu/ex_mem/dmem_access_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.141     2.072 f  cpu/ex_mem/dmem_access_out_reg[2]/Q
                         net (fo=43, routed)          0.250     2.322    cpu/ex_mem/dmem_access_mem[2]
    SLICE_X9Y151         LUT5 (Prop_lut5_I4_O)        0.045     2.367 r  cpu/ex_mem/wd_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.113     2.480    cpu/sl_unit/cpu_uart_valid_reg_reg[31][26]
    SLICE_X9Y151         LDCE                                         r  cpu/sl_unit/wd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/dmem_access_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.186ns (33.770%)  route 0.365ns (66.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.651     1.931    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X9Y155         FDRE                                         r  cpu/ex_mem/dmem_access_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.141     2.072 f  cpu/ex_mem/dmem_access_out_reg[2]/Q
                         net (fo=43, routed)          0.253     2.325    cpu/ex_mem/dmem_access_mem[2]
    SLICE_X8Y151         LUT5 (Prop_lut5_I4_O)        0.045     2.370 r  cpu/ex_mem/wd_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.112     2.482    cpu/sl_unit/cpu_uart_valid_reg_reg[31][28]
    SLICE_X8Y151         LDCE                                         r  cpu/sl_unit/wd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.186ns (32.715%)  route 0.383ns (67.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.651     1.931    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X11Y153        FDRE                                         r  cpu/ex_mem/rf_rd1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  cpu/ex_mem/rf_rd1_out_reg[12]/Q
                         net (fo=4, routed)           0.383     2.454    cpu/ex_mem/rf_rd1_mem[12]
    SLICE_X5Y150         LUT6 (Prop_lut6_I2_O)        0.045     2.499 r  cpu/ex_mem/wd_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.499    cpu/sl_unit/cpu_uart_valid_reg_reg[31][12]
    SLICE_X5Y150         LDCE                                         r  cpu/sl_unit/wd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.186ns (32.377%)  route 0.388ns (67.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.680     1.960    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X5Y152         FDRE                                         r  cpu/ex_mem/rf_rd1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.141     2.101 r  cpu/ex_mem/rf_rd1_out_reg[1]/Q
                         net (fo=6, routed)           0.388     2.489    cpu/ex_mem/rf_rd1_mem[1]
    SLICE_X4Y145         LUT5 (Prop_lut5_I1_O)        0.045     2.534 r  cpu/ex_mem/wd_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.534    cpu/sl_unit/cpu_uart_valid_reg_reg[31][1]
    SLICE_X4Y145         LDCE                                         r  cpu/sl_unit/wd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.185ns (32.196%)  route 0.390ns (67.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.680     1.960    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X5Y152         FDRE                                         r  cpu/ex_mem/rf_rd1_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.141     2.101 r  cpu/ex_mem/rf_rd1_out_reg[25]/Q
                         net (fo=1, routed)           0.219     2.320    cpu/ex_mem/rf_rd1_mem[25]
    SLICE_X5Y152         LUT5 (Prop_lut5_I1_O)        0.044     2.364 r  cpu/ex_mem/wd_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.170     2.534    cpu/sl_unit/cpu_uart_valid_reg_reg[31][25]
    SLICE_X5Y150         LDCE                                         r  cpu/sl_unit/wd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/rf_rd1_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/sl_unit/wd_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.186ns (32.277%)  route 0.390ns (67.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.680     1.960    cpu/ex_mem/CLK_25MHZ_BUFG
    SLICE_X5Y151         FDRE                                         r  cpu/ex_mem/rf_rd1_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.141     2.101 r  cpu/ex_mem/rf_rd1_out_reg[23]/Q
                         net (fo=1, routed)           0.158     2.259    cpu/ex_mem/rf_rd1_mem[23]
    SLICE_X5Y151         LUT6 (Prop_lut6_I3_O)        0.045     2.304 r  cpu/ex_mem/wd_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.232     2.536    cpu/sl_unit/cpu_uart_valid_reg_reg[31][23]
    SLICE_X3Y149         LDCE                                         r  cpu/sl_unit/wd_out_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50

Max Delay          2644 Endpoints
Min Delay          2644 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.472ns  (logic 1.595ns (11.021%)  route 12.877ns (88.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.449    14.472    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X45Y139        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.497     5.897    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X45Y139        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[29]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.355ns  (logic 1.595ns (11.111%)  route 12.760ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.332    14.355    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.498     5.898    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[22]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.355ns  (logic 1.595ns (11.111%)  route 12.760ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.332    14.355    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.498     5.898    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[23]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.355ns  (logic 1.595ns (11.111%)  route 12.760ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.332    14.355    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.498     5.898    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[26]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.355ns  (logic 1.595ns (11.111%)  route 12.760ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.332    14.355    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.498     5.898    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[27]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.355ns  (logic 1.595ns (11.111%)  route 12.760ns (88.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.332    14.355    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.498     5.898    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X39Y137        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[30]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.174ns  (logic 1.595ns (11.253%)  route 12.579ns (88.747%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.151    14.174    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.499     5.899    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[20]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.174ns  (logic 1.595ns (11.253%)  route 12.579ns (88.747%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.151    14.174    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.499     5.899    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[24]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.174ns  (logic 1.595ns (11.253%)  route 12.579ns (88.747%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.151    14.174    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.499     5.899    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[25]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/pdu_decode/rx_data_hex_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.174ns  (logic 1.595ns (11.253%)  route 12.579ns (88.747%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=1152, routed)       11.428    12.899    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  pdu/pdu_decode/rx_data_hex[31]_i_1/O
                         net (fo=32, routed)          1.151    14.174    pdu/pdu_decode/rx_data_hex[31]_i_1_n_2
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        1.499     5.899    pdu/pdu_decode/CLK_25MHZ_BUFG
    SLICE_X41Y138        FDRE                                         r  pdu/pdu_decode/rx_data_hex_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.158ns (59.505%)  route 0.108ns (40.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153        LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[20]/G
    SLICE_X16Y153        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/rd_out_reg[20]/Q
                         net (fo=1, routed)           0.108     0.266    cpu/mem_wb/Q[20]
    SLICE_X18Y152        FDRE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.927     2.487    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X18Y152        FDRE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[20]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.388%)  route 0.122ns (43.612%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[14]/G
    SLICE_X3Y149         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[14]/Q
                         net (fo=5, routed)           0.122     0.280    mmio/D[14]
    SLICE_X3Y148         FDRE                                         r  mmio/cpu_uart_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.872     2.432    mmio/CLK_25MHZ_BUFG
    SLICE_X3Y148         FDRE                                         r  mmio/cpu_uart_data_reg_reg[14]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_led_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.872%)  route 0.130ns (45.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[1]/G
    SLICE_X4Y145         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[1]/Q
                         net (fo=6, routed)           0.130     0.288    mmio/D[1]
    SLICE_X5Y143         FDRE                                         r  mmio/cpu_led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.867     2.428    mmio/CLK_25MHZ_BUFG
    SLICE_X5Y143         FDRE                                         r  mmio/cpu_led_reg_reg[1]/C

Slack:                    inf
  Source:                 cpu/sl_unit/rd_out_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            cpu/mem_wb/dmem_rd_out_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y155         LDCE                         0.000     0.000 r  cpu/sl_unit/rd_out_reg[16]/G
    SLICE_X6Y155         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/sl_unit/rd_out_reg[16]/Q
                         net (fo=1, routed)           0.110     0.288    cpu/mem_wb/Q[16]
    SLICE_X6Y154         FDRE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.956     2.516    cpu/mem_wb/CLK_25MHZ_BUFG
    SLICE_X6Y154         FDRE                                         r  cpu/mem_wb/dmem_rd_out_out_reg[16]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_led_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.767%)  route 0.130ns (45.233%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[14]/G
    SLICE_X3Y149         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[14]/Q
                         net (fo=5, routed)           0.130     0.288    mmio/D[14]
    SLICE_X1Y148         FDRE                                         r  mmio/cpu_led_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.872     2.432    mmio/CLK_25MHZ_BUFG
    SLICE_X1Y148         FDRE                                         r  mmio/cpu_led_reg_reg[14]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mmio/pdu_uart_ready_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.158ns (54.670%)  route 0.131ns (45.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[11]/G
    SLICE_X1Y144         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[11]/Q
                         net (fo=5, routed)           0.131     0.289    mmio/D[11]
    SLICE_X1Y143         FDRE                                         r  mmio/pdu_uart_ready_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.871     2.431    mmio/CLK_25MHZ_BUFG
    SLICE_X1Y143         FDRE                                         r  mmio/pdu_uart_ready_reg_reg[11]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.158ns (53.983%)  route 0.135ns (46.017%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[4]/G
    SLICE_X4Y145         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[4]/Q
                         net (fo=6, routed)           0.135     0.293    mmio/D[4]
    SLICE_X4Y144         FDRE                                         r  mmio/cpu_uart_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.867     2.428    mmio/CLK_25MHZ_BUFG
    SLICE_X4Y144         FDRE                                         r  mmio/cpu_uart_data_reg_reg[4]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            mmio/pdu_uart_ready_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.158ns (53.677%)  route 0.136ns (46.323%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[14]/G
    SLICE_X3Y149         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[14]/Q
                         net (fo=5, routed)           0.136     0.294    mmio/D[14]
    SLICE_X0Y148         FDRE                                         r  mmio/pdu_uart_ready_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.872     2.432    mmio/CLK_25MHZ_BUFG
    SLICE_X0Y148         FDRE                                         r  mmio/pdu_uart_ready_reg_reg[14]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_led_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.583%)  route 0.137ns (46.417%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[11]/G
    SLICE_X1Y144         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[11]/Q
                         net (fo=5, routed)           0.137     0.295    mmio/D[11]
    SLICE_X0Y143         FDRE                                         r  mmio/cpu_led_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.871     2.431    mmio/CLK_25MHZ_BUFG
    SLICE_X0Y143         FDRE                                         r  mmio/cpu_led_reg_reg[11]/C

Slack:                    inf
  Source:                 cpu/sl_unit/wd_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            mmio/cpu_uart_valid_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.929%)  route 0.141ns (47.071%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         LDCE                         0.000     0.000 r  cpu/sl_unit/wd_out_reg[22]/G
    SLICE_X5Y146         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/sl_unit/wd_out_reg[22]/Q
                         net (fo=5, routed)           0.141     0.299    mmio/D[22]
    SLICE_X0Y146         FDRE                                         r  mmio/cpu_uart_valid_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2861, routed)        0.871     2.431    mmio/CLK_25MHZ_BUFG
    SLICE_X0Y146         FDRE                                         r  mmio/cpu_uart_valid_reg_reg[22]/C





