// Seed: 1529280830
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_9 = 0;
  always_latch disable id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    output tri id_6,
    output tri0 id_7,
    input wand id_8,
    output wand id_9,
    input supply1 id_10,
    input wire id_11,
    input tri1 id_12,
    output supply0 id_13,
    input tri id_14,
    output wand id_15,
    input wire id_16,
    output supply0 id_17
    , id_20,
    input wor id_18
);
  parameter id_21 = 1;
  assign id_13 = id_20;
  module_0 modCall_1 (
      id_21,
      id_20
  );
  logic id_22, id_23, id_24;
endmodule
