

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    19009|    19009|  95.045 us|  95.045 us|  19009|  19009|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |    19007|    19007|        27|         19|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    1112|   1110|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    168|    -|
|Register         |        -|    -|     260|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1372|   1381|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_16_full_dsp_1_U4  |dadd_64ns_64ns_64_16_full_dsp_1  |        0|   3|  1112|  1110|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                               |                                 |        0|   3|  1112|  1110|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_110_p2     |         +|   0|  0|  13|          10|           1|
    |and_ln16_fu_159_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_104_p2    |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln16_1_fu_149_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln16_fu_143_p2    |      icmp|   0|  0|  12|          11|           2|
    |or_ln16_fu_155_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 103|          86|          14|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  100|         20|    1|         20|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i           |    9|          2|   10|         20|
    |hist_address0                |   14|          3|   10|         30|
    |i_1_fu_44                    |    9|          2|   10|         20|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  168|         35|   35|         98|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_i_i_reg_235                 |  64|   0|   64|          0|
    |and_ln16_reg_211                |   1|   0|    1|          0|
    |and_ln16_reg_211_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                       |  19|   0|   19|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |f_load_reg_220                  |  10|   0|   10|          0|
    |hist_addr_reg_225               |  10|   0|   10|          0|
    |i_1_fu_44                       |  10|   0|   10|          0|
    |icmp_ln14_reg_175               |   1|   0|    1|          0|
    |icmp_ln16_1_reg_201             |   1|   0|    1|          0|
    |icmp_ln16_reg_196               |   1|   0|    1|          0|
    |temp_reg_189                    |  64|   0|   64|          0|
    |tmp_1_reg_206                   |   1|   0|    1|          0|
    |x_reg_230                       |  64|   0|   64|          0|
    |zext_ln14_reg_179               |  10|   0|   64|         54|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 260|   0|  314|         54|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|grp_fu_76_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|grp_fu_76_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|grp_fu_76_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|grp_fu_76_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|grp_fu_76_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_14_1|  return value|
|w_address0          |  out|   10|   ap_memory|                              w|         array|
|w_ce0               |  out|    1|   ap_memory|                              w|         array|
|w_q0                |   in|   64|   ap_memory|                              w|         array|
|f_address0          |  out|   10|   ap_memory|                              f|         array|
|f_ce0               |  out|    1|   ap_memory|                              f|         array|
|f_q0                |   in|   10|   ap_memory|                              f|         array|
|hist_address0       |  out|   10|   ap_memory|                           hist|         array|
|hist_ce0            |  out|    1|   ap_memory|                           hist|         array|
|hist_we0            |  out|    1|   ap_memory|                           hist|         array|
|hist_d0             |  out|   64|   ap_memory|                           hist|         array|
|hist_q0             |   in|   64|   ap_memory|                           hist|         array|
+--------------------+-----+-----+------------+-------------------------------+--------------+

