library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity pipe5 is port(
  data81_0: in std_logic_vector(81 downto 0);
  data97_82: in std_logic_vector(15 downto 0);
  clr : in std_logic;
  wr : in std_logic;
  data_out : out std_logic_vector(97 downto 0);
  clk : in std_logic;
);
            end entity;
architecture pip5 of pipe5 is 
        signal data : std_logic_vector(97 downto 0) := others=>(others='0');
        begin
          process(data81_0,data97_82,clk,wr,clr)
          begin
            
            if(rising_edge(clk) and wr = '1') then
              data(97 downto 82) <= data97_82;
              data(81 downto 0) <= data81_0;
            end if;
          end process;
          process(data)
          begin
            if(clr) then
              data <= (others=>(others=>'0'));
            end if;
            data_out <= data;
          end process;
end architecture;