RADEON_CAP0_TRIG_CNTL,VAR_0
RADEON_CAP1_TRIG_CNTL,VAR_1
RADEON_CRT2_DISP1_SEL,VAR_2
RADEON_DAC2_DAC2_CLK_SEL,VAR_3
RADEON_DAC2_DAC_CLK_SEL,VAR_4
RADEON_DAC_CNTL2,VAR_5
RADEON_DISP_HW_DEBUG,VAR_6
RADEON_DVI_I2C_CNTL_1,VAR_7
RADEON_I2C_CNTL_1,VAR_8
RADEON_OV0_SCALE_CNTL,VAR_9
RADEON_PLL_PWRMGT_CNTL,VAR_10
RADEON_PM_MODE_SEL,VAR_11
RADEON_SUBPIC_CNTL,VAR_12
RADEON_TV_DAC_BDACPD,VAR_13
RADEON_TV_DAC_BGADJ_MASK,VAR_14
RADEON_TV_DAC_CNTL,VAR_15
RADEON_TV_DAC_DACADJ_MASK,VAR_16
RADEON_TV_DAC_GDACPD,VAR_17
RADEON_TV_DAC_NBLANK,VAR_18
RADEON_TV_DAC_NHOLD,VAR_19
RADEON_TV_DAC_PEDESTAL,VAR_20
RADEON_TV_DAC_RDACPD,VAR_21
RADEON_TV_DAC_STD_MASK,VAR_22
RADEON_TV_DAC_STD_PS2,VAR_23
RADEON_VIPH_CONTROL,VAR_24
RREG32,FUNC_0
RREG32_PLL,FUNC_1
WREG32,FUNC_2
WREG32_PLL,FUNC_3
r100_set_common_regs,FUNC_4
rdev,VAR_25
dev,VAR_26
force_dac2,VAR_27
tmp,VAR_28
disp_hw_debug,VAR_29
tv_dac_cntl,VAR_30
dac2_cntl,VAR_31
