{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 3594, "design__instance__area": 31794.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002176697365939617, "power__switching__total": 0.001084871357306838, "power__leakage__total": 3.7958546528216175e-08, "power__total": 0.0032616066746413708, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.43830249004157673, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4699346600424838, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3001551314676183, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.968412044632299, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.300155, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.556266, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 33, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5825834424220004, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6402509814649371, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8298093558274886, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.303995281996101, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.829809, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.303995, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.37761173035035644, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.40025883740328155, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1069426799607736, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.651206440537175, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.106943, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.329305, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 42, "design__max_fanout_violation__count": 43, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.375982089437571, "clock__skew__worst_setup": 0.3963277596065103, "timing__hold__ws": 0.10495854482619958, "timing__setup__ws": 2.167766472129682, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.104959, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.167767, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4782, "design__instance__area__stdcell": 33280.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.400214, "design__instance__utilization__stdcell": 0.400214, "design__rows": 106, "design__rows:unithd": 106, "design__sites": 66462, "design__sites:unithd": 66462, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 26.2752, "design__instance__count__class:inverter": 84, "design__instance__area__class:inverter": 315.302, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 8027.7, "design__instance__count__class:multi_input_combinational_cell": 2272, "design__instance__area__class:multi_input_combinational_cell": 16558.4, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "design__instance__count__class:timing_repair_buffer": 726, "design__instance__area__class:timing_repair_buffer": 5376.41, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 78212, "design__violations": 0, "design__instance__count__class:clock_buffer": 58, "design__instance__area__class:clock_buffer": 854.57, "design__instance__count__class:clock_inverter": 44, "design__instance__area__class:clock_inverter": 630.605, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 176, "antenna__violating__nets": 5, "antenna__violating__pins": 6, "route__antenna_violation__count": 5, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "design__instance__area__class:antenna_cell": 5.0048, "route__net": 3576, "route__net__special": 2, "route__drc_errors__iter:0": 1252, "route__wirelength__iter:0": 88549, "route__drc_errors__iter:1": 766, "route__wirelength__iter:1": 87736, "route__drc_errors__iter:2": 622, "route__wirelength__iter:2": 87346, "route__drc_errors__iter:3": 93, "route__wirelength__iter:3": 87403, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 87404, "route__drc_errors": 0, "route__wirelength": 87404, "route__vias": 24798, "route__vias__singlecut": 24798, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 484.47, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4365588847320904, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.46409363776685736, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2969941043825056, "timing__setup__ws__corner:min_tt_025C_1v80": 9.03731159931073, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.296994, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.635659, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5785950771155384, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6300230515613122, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8267153862149599, "timing__setup__ws__corner:min_ss_100C_1v60": 2.440298698851885, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.826715, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.440299, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.375982089437571, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3963277596065103, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10495854482619958, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.69943719462621, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.104959, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.380009, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 43, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.441378474040598, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4757347983540721, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3029085956688644, "timing__setup__ws__corner:max_tt_025C_1v80": 8.90152865502361, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.302909, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.481493, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 50, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 42, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 43, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5883259601569811, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.651357985984322, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8344749571981256, "timing__setup__ws__corner:max_ss_100C_1v60": 2.167766472129682, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.834475, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.167767, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 50, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 43, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.38019999336086613, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.40392079713127244, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1092712617984792, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.604588618503932, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.109271, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.279209, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 50, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 50, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79948, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7999, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000519166, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000451671, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 9.39874e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000451671, "design_powergrid__voltage__worst": 0.000451671, "design_powergrid__voltage__worst__net:VPWR": 1.79948, "design_powergrid__drop__worst": 0.000519166, "design_powergrid__drop__worst__net:VPWR": 0.000519166, "design_powergrid__voltage__worst__net:VGND": 0.000451671, "design_powergrid__drop__worst__net:VGND": 0.000451671, "ir__voltage__worst": 1.8, "ir__drop__avg": 9.86e-05, "ir__drop__worst": 0.000519, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}