// Seed: 3244076779
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    input reg id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    input tri0 id_11,
    input logic id_12,
    input id_13
);
  type_21(
      id_4, id_2
  );
  always @(id_12 or negedge 1'b0) begin
    id_0 = 1;
    id_4 <= 1'b0;
    id_0 <= (1 || 1 || 1);
  end
  assign id_2 = id_8 ? id_5 : 1'b0 ? (1'b0 ? 1 : 1'b0) : "" < 1 - id_11[(1)] + id_9 ? id_7 : (1);
  defparam id_14.id_15 = id_11;
endmodule
