$date
	Wed Jun 17 00:21:24 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 128 ! str [127:0] $end
$var reg 128 " word [127:0] $end
$scope module ls $end
$var wire 128 # in [127:0] $end
$var wire 128 $ out [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010000101000001111000001000000100100001110000000110000100000001101000000100000011100001100000000010000011000001011 $
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 #
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 "
b1010000101000001111000001000000100100001110000000110000100000001101000000100000011100001100000000010000011000001011 !
$end
#100
