20:26:48 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
20:26:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
20:26:49 INFO  : Platform repository initialization has completed.
20:26:49 INFO  : Registering command handlers for Vitis TCF services
20:26:50 INFO  : XSCT server has started successfully.
20:26:50 INFO  : Successfully done setting XSCT server connection channel  
20:26:50 INFO  : Successfully done setting workspace for the tool. 
20:26:50 INFO  : Successfully done query RDI_DATADIR 
20:26:51 INFO  : plnx-install-location is set to ''
20:27:51 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
20:27:51 INFO  : Result from executing command 'getPlatforms': 
20:27:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:27:51 INFO  : Platform 'Lab_design_wrapper' is added to custom repositories.
20:27:55 INFO  : Platform 'Lab_design_wrapper' is added to custom repositories.
20:28:05 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
20:28:05 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
20:28:08 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
20:28:21 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
20:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:29:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:29:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:31:00 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
20:31:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
20:31:01 INFO  : Platform repository initialization has completed.
20:31:02 INFO  : XSCT server has started successfully.
20:31:02 INFO  : Successfully done setting XSCT server connection channel  
20:31:02 INFO  : plnx-install-location is set to ''
20:31:02 INFO  : Successfully done query RDI_DATADIR 
20:31:02 INFO  : Successfully done setting workspace for the tool. 
20:31:02 INFO  : Registering command handlers for Vitis TCF services
20:33:27 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
20:33:27 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
20:33:28 INFO  : Platform repository initialization has completed.
20:33:28 INFO  : XSCT server has started successfully.
20:33:28 INFO  : Successfully done setting XSCT server connection channel  
20:33:28 INFO  : plnx-install-location is set to ''
20:33:28 INFO  : Successfully done setting workspace for the tool. 
20:33:28 INFO  : Successfully done query RDI_DATADIR 
20:33:29 INFO  : Registering command handlers for Vitis TCF services
20:33:41 INFO  : Result from executing command 'removePlatformRepo': 
20:33:45 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
20:33:59 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
20:34:04 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
20:34:04 INFO  : Result from executing command 'getPlatforms': 
20:38:28 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
20:38:39 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
20:38:39 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
20:38:56 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
20:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:39:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:06:16 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
21:06:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
21:06:17 INFO  : Platform repository initialization has completed.
21:06:17 INFO  : XSCT server has started successfully.
21:06:17 INFO  : Successfully done setting XSCT server connection channel  
21:06:17 INFO  : plnx-install-location is set to ''
21:06:17 INFO  : Successfully done query RDI_DATADIR 
21:06:17 INFO  : Successfully done setting workspace for the tool. 
21:06:18 INFO  : Registering command handlers for Vitis TCF services
21:06:35 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:06:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa is already opened

21:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:06:42 INFO  : 'jtag frequency' command is executed.
21:06:42 INFO  : Context for 'APU' is selected.
21:06:42 INFO  : System reset is completed.
21:06:45 INFO  : 'after 3000' command is executed.
21:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:06:49 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
21:06:49 INFO  : Context for 'APU' is selected.
21:06:49 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
21:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:49 INFO  : Context for 'APU' is selected.
21:06:49 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
21:06:49 INFO  : 'ps7_init' command is executed.
21:06:49 INFO  : 'ps7_post_config' command is executed.
21:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:49 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:49 INFO  : 'con' command is executed.
21:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:49 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
21:30:28 INFO  : Disconnected from the channel tcfchan#2.
21:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:30:29 INFO  : 'jtag frequency' command is executed.
21:30:29 INFO  : Context for 'APU' is selected.
21:30:30 ERROR : Cannot reset APU. Timeout waiting DAP to reconnect after reset
21:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:30:30 ERROR : Cannot reset APU. Timeout waiting DAP to reconnect after reset
21:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:30:50 INFO  : 'jtag frequency' command is executed.
21:30:50 INFO  : Context for 'APU' is selected.
21:30:50 INFO  : System reset is completed.
21:30:53 INFO  : 'after 3000' command is executed.
21:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:30:56 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
21:30:56 INFO  : Context for 'APU' is selected.
21:30:57 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
21:30:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:57 INFO  : Context for 'APU' is selected.
21:30:57 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
21:30:57 INFO  : 'ps7_init' command is executed.
21:30:57 INFO  : 'ps7_post_config' command is executed.
21:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:57 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:57 INFO  : 'con' command is executed.
21:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:30:57 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
21:31:54 INFO  : Disconnected from the channel tcfchan#3.
21:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:31:55 INFO  : 'jtag frequency' command is executed.
21:31:55 INFO  : Context for 'APU' is selected.
21:31:55 INFO  : System reset is completed.
21:31:58 INFO  : 'after 3000' command is executed.
21:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:32:01 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
21:32:01 INFO  : Context for 'APU' is selected.
21:32:02 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
21:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:02 INFO  : Context for 'APU' is selected.
21:32:02 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
21:32:02 INFO  : 'ps7_init' command is executed.
21:32:02 INFO  : 'ps7_post_config' command is executed.
21:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:02 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:02 INFO  : 'con' command is executed.
21:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:02 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
21:47:07 INFO  : Disconnected from the channel tcfchan#4.
21:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:47:09 INFO  : 'jtag frequency' command is executed.
21:47:09 INFO  : Context for 'APU' is selected.
21:47:09 INFO  : System reset is completed.
21:47:12 INFO  : 'after 3000' command is executed.
21:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:47:15 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
21:47:15 INFO  : Context for 'APU' is selected.
21:47:16 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
21:47:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:16 INFO  : Context for 'APU' is selected.
21:47:16 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
21:47:16 INFO  : 'ps7_init' command is executed.
21:47:16 INFO  : 'ps7_post_config' command is executed.
21:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:16 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:16 INFO  : 'con' command is executed.
21:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:16 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
21:48:36 INFO  : Disconnected from the channel tcfchan#5.
21:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:48:37 INFO  : 'jtag frequency' command is executed.
21:48:37 INFO  : Context for 'APU' is selected.
21:48:37 INFO  : System reset is completed.
21:48:40 INFO  : 'after 3000' command is executed.
21:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:48:43 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
21:48:43 INFO  : Context for 'APU' is selected.
21:48:44 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
21:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:44 INFO  : Context for 'APU' is selected.
21:48:44 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
21:48:44 INFO  : 'ps7_init' command is executed.
21:48:44 INFO  : 'ps7_post_config' command is executed.
21:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:44 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:44 INFO  : 'con' command is executed.
21:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:48:44 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
00:12:26 INFO  : Disconnected from the channel tcfchan#6.
16:02:15 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
16:02:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
16:02:17 INFO  : XSCT server has started successfully.
16:02:17 INFO  : Successfully done setting XSCT server connection channel  
16:02:17 INFO  : plnx-install-location is set to ''
16:02:17 INFO  : Successfully done setting workspace for the tool. 
16:02:17 INFO  : Platform repository initialization has completed.
16:02:17 INFO  : Successfully done query RDI_DATADIR 
16:02:17 INFO  : Registering command handlers for Vitis TCF services
16:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:03:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:59:59 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
23:59:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
00:00:00 INFO  : XSCT server has started successfully.
00:00:00 INFO  : Successfully done setting XSCT server connection channel  
00:00:00 INFO  : plnx-install-location is set to ''
00:00:00 INFO  : Successfully done setting workspace for the tool. 
00:00:01 INFO  : Platform repository initialization has completed.
00:00:01 INFO  : Successfully done query RDI_DATADIR 
00:00:01 INFO  : Registering command handlers for Vitis TCF services
00:07:48 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
00:08:12 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:08:18 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:08:30 INFO  : 'jtag frequency' command is executed.
00:08:30 INFO  : Context for 'APU' is selected.
00:08:30 INFO  : System reset is completed.
00:08:33 INFO  : 'after 3000' command is executed.
00:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:08:37 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
00:08:37 INFO  : Context for 'APU' is selected.
00:08:37 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
00:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:37 INFO  : Context for 'APU' is selected.
00:08:37 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
00:08:37 INFO  : 'ps7_init' command is executed.
00:08:37 INFO  : 'ps7_post_config' command is executed.
00:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:37 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:37 INFO  : 'con' command is executed.
00:08:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:08:37 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
00:30:52 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:36:21 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:36:49 INFO  : Disconnected from the channel tcfchan#5.
00:37:19 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
00:37:19 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
00:37:20 INFO  : Platform repository initialization has completed.
00:37:20 INFO  : XSCT server has started successfully.
00:37:20 INFO  : Registering command handlers for Vitis TCF services
00:37:21 INFO  : Successfully done setting XSCT server connection channel  
00:37:21 INFO  : plnx-install-location is set to ''
00:37:21 INFO  : Successfully done query RDI_DATADIR 
00:37:21 INFO  : Successfully done setting workspace for the tool. 
00:37:33 INFO  : Result from executing command 'removePlatformRepo': 
00:37:41 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
00:37:41 INFO  : Result from executing command 'getPlatforms': 
00:37:44 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:39:03 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:39:12 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:39:15 INFO  : Result from executing command 'removePlatformRepo': 
00:39:21 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
00:39:21 INFO  : Result from executing command 'getPlatforms': 
00:39:24 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:41:03 INFO  : Result from executing command 'removePlatformRepo': 
00:41:09 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
00:41:09 INFO  : Result from executing command 'getPlatforms': 
00:41:12 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
00:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:41:34 INFO  : 'jtag frequency' command is executed.
00:41:34 INFO  : Context for 'APU' is selected.
00:41:34 INFO  : System reset is completed.
00:41:37 INFO  : 'after 3000' command is executed.
00:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:41:40 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
00:41:40 INFO  : Context for 'APU' is selected.
00:41:40 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
00:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:40 INFO  : Context for 'APU' is selected.
00:41:40 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
00:41:40 INFO  : 'ps7_init' command is executed.
00:41:40 INFO  : 'ps7_post_config' command is executed.
00:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:41 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:41 INFO  : 'con' command is executed.
00:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:41:41 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
00:43:02 INFO  : Disconnected from the channel tcfchan#8.
00:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:43:04 INFO  : 'jtag frequency' command is executed.
00:43:04 INFO  : Context for 'APU' is selected.
00:43:04 INFO  : System reset is completed.
00:43:07 INFO  : 'after 3000' command is executed.
00:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:43:10 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
00:43:10 INFO  : Context for 'APU' is selected.
00:43:10 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
00:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:10 INFO  : Context for 'APU' is selected.
00:43:10 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
00:43:10 INFO  : 'ps7_init' command is executed.
00:43:10 INFO  : 'ps7_post_config' command is executed.
00:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:10 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:10 INFO  : 'con' command is executed.
00:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:10 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
00:43:23 INFO  : Disconnected from the channel tcfchan#9.
00:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:43:24 INFO  : 'jtag frequency' command is executed.
00:43:24 INFO  : Context for 'APU' is selected.
00:43:24 INFO  : System reset is completed.
00:43:27 INFO  : 'after 3000' command is executed.
00:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:43:31 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
00:43:31 INFO  : Context for 'APU' is selected.
00:43:31 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
00:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:31 INFO  : Context for 'APU' is selected.
00:43:31 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
00:43:31 INFO  : 'ps7_init' command is executed.
00:43:31 INFO  : 'ps7_post_config' command is executed.
00:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:31 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:31 INFO  : 'con' command is executed.
00:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:31 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
00:47:11 INFO  : Disconnected from the channel tcfchan#10.
14:26:54 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
14:26:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
14:26:55 INFO  : XSCT server has started successfully.
14:26:55 INFO  : plnx-install-location is set to ''
14:26:55 INFO  : Successfully done setting XSCT server connection channel  
14:26:55 INFO  : Successfully done setting workspace for the tool. 
14:26:55 INFO  : Platform repository initialization has completed.
14:26:56 INFO  : Successfully done query RDI_DATADIR 
14:26:56 INFO  : Registering command handlers for Vitis TCF services
14:27:44 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
14:27:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa is already opened

17:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:30:13 INFO  : 'jtag frequency' command is executed.
17:30:13 INFO  : Context for 'APU' is selected.
17:30:13 INFO  : System reset is completed.
17:30:16 INFO  : 'after 3000' command is executed.
17:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
17:30:19 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
17:30:19 INFO  : Context for 'APU' is selected.
17:30:19 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
17:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:19 INFO  : Context for 'APU' is selected.
17:30:19 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
17:30:19 INFO  : 'ps7_init' command is executed.
17:30:19 INFO  : 'ps7_post_config' command is executed.
17:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:20 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:20 INFO  : 'con' command is executed.
17:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:20 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
17:30:37 INFO  : Disconnected from the channel tcfchan#2.
17:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:30:38 INFO  : 'jtag frequency' command is executed.
17:30:38 INFO  : Context for 'APU' is selected.
17:30:38 INFO  : System reset is completed.
17:30:41 INFO  : 'after 3000' command is executed.
17:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
17:30:44 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
17:30:44 INFO  : Context for 'APU' is selected.
17:30:45 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
17:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:45 INFO  : Context for 'APU' is selected.
17:30:45 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
17:30:45 INFO  : 'ps7_init' command is executed.
17:30:45 INFO  : 'ps7_post_config' command is executed.
17:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : 'con' command is executed.
17:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:46 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
18:42:00 INFO  : Disconnected from the channel tcfchan#3.
19:59:53 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
19:59:53 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
19:59:54 INFO  : XSCT server has started successfully.
19:59:54 INFO  : Successfully done setting XSCT server connection channel  
19:59:54 INFO  : plnx-install-location is set to ''
19:59:54 INFO  : Successfully done setting workspace for the tool. 
19:59:54 INFO  : Platform repository initialization has completed.
19:59:54 INFO  : Registering command handlers for Vitis TCF services
19:59:54 INFO  : Successfully done query RDI_DATADIR 
20:00:44 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
20:01:10 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
20:01:10 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
20:49:11 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
20:49:47 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
20:49:47 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
20:49:55 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
20:50:02 INFO  : The hardware specification used by project 'ReactionTester' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:50:02 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit' stored in project is removed.
20:50:02 INFO  : The updated bitstream files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream' in project 'ReactionTester'.
20:50:02 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:50:04 INFO  : The updated ps init files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit' in project 'ReactionTester'.
20:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:50:04 INFO  : 'jtag frequency' command is executed.
20:50:04 INFO  : Context for 'APU' is selected.
20:50:04 INFO  : System reset is completed.
20:50:07 INFO  : 'after 3000' command is executed.
20:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
20:50:10 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
20:50:10 INFO  : Context for 'APU' is selected.
20:50:10 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
20:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:10 INFO  : Context for 'APU' is selected.
20:50:10 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
20:50:11 INFO  : 'ps7_init' command is executed.
20:50:11 INFO  : 'ps7_post_config' command is executed.
20:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:11 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:11 INFO  : 'con' command is executed.
20:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:11 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
21:49:32 INFO  : Disconnected from the channel tcfchan#3.
10:27:34 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
10:27:35 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
10:27:35 INFO  : Platform repository initialization has completed.
10:27:36 INFO  : XSCT server has started successfully.
10:27:36 INFO  : Successfully done setting XSCT server connection channel  
10:27:36 INFO  : plnx-install-location is set to ''
10:27:36 INFO  : Successfully done query RDI_DATADIR 
10:27:36 INFO  : Successfully done setting workspace for the tool. 
10:27:36 INFO  : Registering command handlers for Vitis TCF services
11:54:00 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
11:54:00 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
11:54:03 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
11:54:54 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
11:55:07 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
11:55:20 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
11:55:54 INFO  : Result from executing command 'removePlatformRepo': 
11:56:03 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
11:56:03 INFO  : Result from executing command 'getPlatforms': 
11:56:06 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:01:23 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:02:48 INFO  : Result from executing command 'removePlatformRepo': 
12:02:57 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
12:02:57 INFO  : Result from executing command 'getPlatforms': 
12:03:00 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:04:51 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:11:48 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:12:42 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:19:29 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:20:00 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:20:29 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:20:43 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:52:26 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:53:34 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:54:05 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:55:43 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:56:07 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:00:29 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:17:29 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:17:55 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:18:11 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:18:46 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:19:34 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:21:00 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:21:23 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:21:54 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:22:32 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
13:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:23:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:23:52 INFO  : 'jtag frequency' command is executed.
13:23:52 INFO  : Context for 'APU' is selected.
13:23:52 INFO  : System reset is completed.
13:23:55 INFO  : 'after 3000' command is executed.
13:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
13:23:59 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
13:23:59 INFO  : Context for 'APU' is selected.
13:23:59 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
13:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:59 INFO  : Context for 'APU' is selected.
13:23:59 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
13:23:59 INFO  : 'ps7_init' command is executed.
13:23:59 INFO  : 'ps7_post_config' command is executed.
13:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:59 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:59 INFO  : 'con' command is executed.
13:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:23:59 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
13:24:52 INFO  : Disconnected from the channel tcfchan#7.
13:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:24:53 INFO  : 'jtag frequency' command is executed.
13:24:54 INFO  : Context for 'APU' is selected.
13:24:54 INFO  : System reset is completed.
13:24:57 INFO  : 'after 3000' command is executed.
13:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
13:25:00 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
13:25:00 INFO  : Context for 'APU' is selected.
13:25:00 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
13:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:00 INFO  : Context for 'APU' is selected.
13:25:00 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
13:25:00 INFO  : 'ps7_init' command is executed.
13:25:00 INFO  : 'ps7_post_config' command is executed.
13:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:01 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:01 INFO  : 'con' command is executed.
13:25:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:01 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
13:38:26 INFO  : Disconnected from the channel tcfchan#8.
13:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:38:27 INFO  : 'jtag frequency' command is executed.
13:38:28 INFO  : Context for 'APU' is selected.
13:38:28 INFO  : System reset is completed.
13:38:31 INFO  : 'after 3000' command is executed.
13:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
13:38:34 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
13:38:34 INFO  : Context for 'APU' is selected.
13:38:34 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
13:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:34 INFO  : Context for 'APU' is selected.
13:38:34 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
13:38:35 INFO  : 'ps7_init' command is executed.
13:38:35 INFO  : 'ps7_post_config' command is executed.
13:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:35 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:35 INFO  : 'con' command is executed.
13:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:35 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
18:07:12 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
18:07:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
18:07:13 INFO  : XSCT server has started successfully.
18:07:13 INFO  : plnx-install-location is set to ''
18:07:13 INFO  : Successfully done setting XSCT server connection channel  
18:07:13 INFO  : Successfully done setting workspace for the tool. 
18:07:13 INFO  : Platform repository initialization has completed.
18:07:13 INFO  : Successfully done query RDI_DATADIR 
18:07:14 INFO  : Registering command handlers for Vitis TCF services
18:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:31:05 INFO  : 'jtag frequency' command is executed.
18:31:05 INFO  : Context for 'APU' is selected.
18:31:05 INFO  : System reset is completed.
18:31:08 INFO  : 'after 3000' command is executed.
18:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
18:31:12 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
18:31:12 INFO  : Context for 'APU' is selected.
18:31:12 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
18:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:12 INFO  : Context for 'APU' is selected.
18:31:12 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
18:31:12 INFO  : 'ps7_init' command is executed.
18:31:12 INFO  : 'ps7_post_config' command is executed.
18:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:12 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:12 INFO  : 'con' command is executed.
18:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:12 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
18:34:32 INFO  : Disconnected from the channel tcfchan#1.
18:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:34:33 INFO  : 'jtag frequency' command is executed.
18:34:35 INFO  : Context for 'APU' is selected.
18:34:35 INFO  : System reset is completed.
18:34:38 INFO  : 'after 3000' command is executed.
18:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
18:34:42 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
18:34:42 INFO  : Context for 'APU' is selected.
18:34:43 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
18:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:43 INFO  : Context for 'APU' is selected.
18:34:43 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
18:34:43 INFO  : 'ps7_init' command is executed.
18:34:43 INFO  : 'ps7_post_config' command is executed.
18:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:43 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:43 INFO  : 'con' command is executed.
18:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:43 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
18:51:15 INFO  : Disconnected from the channel tcfchan#2.
19:08:56 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
19:08:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
19:08:57 INFO  : XSCT server has started successfully.
19:08:57 INFO  : Successfully done setting XSCT server connection channel  
19:08:57 INFO  : plnx-install-location is set to ''
19:08:57 INFO  : Successfully done setting workspace for the tool. 
19:08:57 INFO  : Platform repository initialization has completed.
19:08:57 INFO  : Successfully done query RDI_DATADIR 
19:08:57 INFO  : Registering command handlers for Vitis TCF services
19:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:40:47 INFO  : 'jtag frequency' command is executed.
19:40:47 INFO  : Context for 'APU' is selected.
19:40:47 INFO  : System reset is completed.
19:40:50 INFO  : 'after 3000' command is executed.
19:40:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
19:40:54 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
19:40:54 INFO  : Context for 'APU' is selected.
19:40:54 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
19:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:54 INFO  : Context for 'APU' is selected.
19:40:54 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
19:40:54 INFO  : 'ps7_init' command is executed.
19:40:54 INFO  : 'ps7_post_config' command is executed.
19:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:54 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:54 INFO  : 'con' command is executed.
19:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:54 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
19:43:15 INFO  : Disconnected from the channel tcfchan#1.
19:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:43:16 INFO  : 'jtag frequency' command is executed.
19:43:16 INFO  : Context for 'APU' is selected.
19:43:16 INFO  : System reset is completed.
19:43:19 INFO  : 'after 3000' command is executed.
19:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
19:43:22 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
19:43:22 INFO  : Context for 'APU' is selected.
19:43:23 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
19:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:23 INFO  : Context for 'APU' is selected.
19:43:23 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
19:43:23 INFO  : 'ps7_init' command is executed.
19:43:23 INFO  : 'ps7_post_config' command is executed.
19:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:24 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:24 INFO  : 'con' command is executed.
19:43:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:24 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
19:45:45 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
19:45:55 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
19:45:55 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
19:46:01 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
19:46:17 INFO  : Disconnected from the channel tcfchan#2.
19:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:46:18 INFO  : 'jtag frequency' command is executed.
19:46:19 INFO  : Context for 'APU' is selected.
19:46:19 INFO  : System reset is completed.
19:46:22 INFO  : 'after 3000' command is executed.
19:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
19:46:25 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
19:46:25 INFO  : Context for 'APU' is selected.
19:46:25 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
19:46:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:25 INFO  : Context for 'APU' is selected.
19:46:25 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
19:46:26 INFO  : 'ps7_init' command is executed.
19:46:26 INFO  : 'ps7_post_config' command is executed.
19:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:26 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:26 INFO  : 'con' command is executed.
19:46:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:26 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
23:18:46 INFO  : Disconnected from the channel tcfchan#5.
10:04:25 DEBUG : Logs will be stored at '/home/jefferyli/Project/ReactionTester/vitis/IDE.log'.
10:04:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/jefferyli/Project/ReactionTester/vitis/temp_xsdb_launch_script.tcl
10:04:26 INFO  : XSCT server has started successfully.
10:04:26 INFO  : Successfully done setting XSCT server connection channel  
10:04:26 INFO  : plnx-install-location is set to ''
10:04:26 INFO  : Successfully done setting workspace for the tool. 
10:04:26 INFO  : Platform repository initialization has completed.
10:04:26 INFO  : Successfully done query RDI_DATADIR 
10:04:26 INFO  : Registering command handlers for Vitis TCF services
10:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:58:18 INFO  : 'jtag frequency' command is executed.
10:58:18 INFO  : Context for 'APU' is selected.
10:58:18 INFO  : System reset is completed.
10:58:21 INFO  : 'after 3000' command is executed.
10:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
10:58:25 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
10:58:25 INFO  : Context for 'APU' is selected.
10:58:25 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
10:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:25 INFO  : Context for 'APU' is selected.
10:58:25 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
10:58:25 INFO  : 'ps7_init' command is executed.
10:58:25 INFO  : 'ps7_post_config' command is executed.
10:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:25 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:25 INFO  : 'con' command is executed.
10:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:58:25 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
11:02:30 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
11:02:36 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
11:02:36 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
11:03:24 INFO  : Disconnected from the channel tcfchan#1.
11:03:25 INFO  : The hardware specification used by project 'ReactionTester' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:03:25 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit' stored in project is removed.
11:03:25 INFO  : The updated bitstream files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream' in project 'ReactionTester'.
11:03:25 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' stored in project is removed.
11:03:27 INFO  : The updated ps init files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit' in project 'ReactionTester'.
11:03:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:03:27 INFO  : 'jtag frequency' command is executed.
11:03:27 INFO  : Context for 'APU' is selected.
11:03:27 INFO  : System reset is completed.
11:03:30 INFO  : 'after 3000' command is executed.
11:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
11:03:33 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
11:03:34 INFO  : Context for 'APU' is selected.
11:03:34 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
11:03:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:34 INFO  : Context for 'APU' is selected.
11:03:34 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
11:03:34 INFO  : 'ps7_init' command is executed.
11:03:34 INFO  : 'ps7_post_config' command is executed.
11:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:34 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:34 INFO  : 'con' command is executed.
11:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:03:34 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
11:37:18 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
11:58:05 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
11:58:10 INFO  : Disconnected from the channel tcfchan#3.
11:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:58:11 INFO  : 'jtag frequency' command is executed.
11:58:11 INFO  : Context for 'APU' is selected.
11:58:11 INFO  : System reset is completed.
11:58:14 INFO  : 'after 3000' command is executed.
11:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
11:58:17 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
11:58:17 INFO  : Context for 'APU' is selected.
11:58:17 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
11:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:17 INFO  : Context for 'APU' is selected.
11:58:17 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
11:58:17 INFO  : 'ps7_init' command is executed.
11:58:17 INFO  : 'ps7_post_config' command is executed.
11:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:17 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:18 INFO  : 'con' command is executed.
11:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:58:18 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:00:01 INFO  : Disconnected from the channel tcfchan#5.
12:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:00:02 INFO  : 'jtag frequency' command is executed.
12:00:02 INFO  : Context for 'APU' is selected.
12:00:02 INFO  : System reset is completed.
12:00:05 INFO  : 'after 3000' command is executed.
12:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:00:08 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:00:08 INFO  : Context for 'APU' is selected.
12:00:08 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:08 INFO  : Context for 'APU' is selected.
12:00:08 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:00:08 INFO  : 'ps7_init' command is executed.
12:00:08 INFO  : 'ps7_post_config' command is executed.
12:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:09 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:09 INFO  : 'con' command is executed.
12:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:09 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:00:28 INFO  : Disconnected from the channel tcfchan#6.
12:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:00:29 INFO  : 'jtag frequency' command is executed.
12:00:29 INFO  : Context for 'APU' is selected.
12:00:29 INFO  : System reset is completed.
12:00:32 INFO  : 'after 3000' command is executed.
12:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:00:36 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:00:36 INFO  : Context for 'APU' is selected.
12:00:36 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:00:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:36 INFO  : Context for 'APU' is selected.
12:00:36 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:00:36 INFO  : 'ps7_init' command is executed.
12:00:36 INFO  : 'ps7_post_config' command is executed.
12:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:36 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:36 INFO  : 'con' command is executed.
12:00:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:36 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:01:24 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
12:01:24 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:01:24 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:02:06 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:02:31 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:02:41 INFO  : Disconnected from the channel tcfchan#7.
12:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:02:42 INFO  : 'jtag frequency' command is executed.
12:02:42 INFO  : Context for 'APU' is selected.
12:02:42 INFO  : System reset is completed.
12:02:45 INFO  : 'after 3000' command is executed.
12:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:02:48 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:02:49 INFO  : Context for 'APU' is selected.
12:02:49 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:49 INFO  : Context for 'APU' is selected.
12:02:49 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:02:49 INFO  : 'ps7_init' command is executed.
12:02:49 INFO  : 'ps7_post_config' command is executed.
12:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:49 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:49 INFO  : 'con' command is executed.
12:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:49 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:03:15 INFO  : Disconnected from the channel tcfchan#8.
12:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:03:16 INFO  : 'jtag frequency' command is executed.
12:03:16 INFO  : Context for 'APU' is selected.
12:03:16 INFO  : System reset is completed.
12:03:19 INFO  : 'after 3000' command is executed.
12:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:03:23 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:03:23 INFO  : Context for 'APU' is selected.
12:03:23 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:23 INFO  : Context for 'APU' is selected.
12:03:23 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:03:23 INFO  : 'ps7_init' command is executed.
12:03:23 INFO  : 'ps7_post_config' command is executed.
12:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:23 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:23 INFO  : 'con' command is executed.
12:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:03:23 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:04:48 INFO  : Result from executing command 'removePlatformRepo': 
12:04:56 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
12:04:56 INFO  : Result from executing command 'getPlatforms': 
12:04:59 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:05:09 INFO  : Disconnected from the channel tcfchan#9.
12:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:05:10 INFO  : 'jtag frequency' command is executed.
12:05:10 INFO  : Context for 'APU' is selected.
12:05:10 INFO  : System reset is completed.
12:05:13 INFO  : 'after 3000' command is executed.
12:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:05:16 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:05:16 INFO  : Context for 'APU' is selected.
12:05:16 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:16 INFO  : Context for 'APU' is selected.
12:05:16 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:05:16 INFO  : 'ps7_init' command is executed.
12:05:16 INFO  : 'ps7_post_config' command is executed.
12:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:17 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:17 INFO  : 'con' command is executed.
12:05:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:17 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:05:44 INFO  : Disconnected from the channel tcfchan#13.
12:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:05:45 INFO  : 'jtag frequency' command is executed.
12:05:45 INFO  : Context for 'APU' is selected.
12:05:45 INFO  : System reset is completed.
12:05:48 INFO  : 'after 3000' command is executed.
12:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:05:51 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:05:51 INFO  : Context for 'APU' is selected.
12:05:51 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:51 INFO  : Context for 'APU' is selected.
12:05:51 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:05:51 INFO  : 'ps7_init' command is executed.
12:05:51 INFO  : 'ps7_post_config' command is executed.
12:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:52 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:52 INFO  : 'con' command is executed.
12:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:52 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:06:09 INFO  : Disconnected from the channel tcfchan#14.
12:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:06:11 INFO  : 'jtag frequency' command is executed.
12:06:11 INFO  : Context for 'APU' is selected.
12:06:11 INFO  : System reset is completed.
12:06:14 INFO  : 'after 3000' command is executed.
12:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:06:17 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:06:17 INFO  : Result from executing command 'removePlatformRepo': 
12:06:17 INFO  : Context for 'APU' is selected.
12:06:17 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:06:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:17 INFO  : Context for 'APU' is selected.
12:06:17 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:06:17 INFO  : 'ps7_init' command is executed.
12:06:17 INFO  : 'ps7_post_config' command is executed.
12:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:17 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:18 INFO  : 'con' command is executed.
12:06:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:18 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
12:06:26 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Debug'
12:06:26 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:06:30 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
12:06:30 INFO  : Build configuration of system project is automatically updated to 'Release'.
12:06:33 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
12:06:33 INFO  : Result from executing command 'getPlatforms': 
12:06:36 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:06:50 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
12:06:59 INFO  : Disconnected from the channel tcfchan#15.
12:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:07:04 INFO  : 'jtag frequency' command is executed.
12:07:04 INFO  : Context for 'APU' is selected.
12:07:04 INFO  : System reset is completed.
12:07:07 INFO  : 'after 3000' command is executed.
12:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:07:11 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
12:07:11 INFO  : Context for 'APU' is selected.
12:07:11 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
12:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:11 INFO  : Context for 'APU' is selected.
12:07:11 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
12:07:11 INFO  : 'ps7_init' command is executed.
12:07:11 INFO  : 'ps7_post_config' command is executed.
12:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:07:11 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
18:43:51 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
18:44:00 INFO  : Result from executing command 'removePlatformRepo': 
18:44:06 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
18:44:06 INFO  : Result from executing command 'getPlatforms': 
18:44:09 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
18:50:30 INFO  : Disconnected from the channel tcfchan#19.
18:50:43 INFO  : Result from executing command 'removePlatformRepo': 
18:50:49 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
18:50:49 INFO  : Result from executing command 'getPlatforms': 
18:50:52 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
18:51:03 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
18:51:14 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Debug'
18:51:14 INFO  : Build configuration of system project is automatically updated to 'Debug'.
18:51:14 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
18:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:51:16 INFO  : 'jtag frequency' command is executed.
18:51:16 INFO  : Context for 'APU' is selected.
18:51:16 INFO  : System reset is completed.
18:51:19 INFO  : 'after 3000' command is executed.
18:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
18:51:23 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
18:51:23 INFO  : Context for 'APU' is selected.
18:51:23 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
18:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:23 INFO  : Context for 'APU' is selected.
18:51:23 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
18:51:23 INFO  : 'ps7_init' command is executed.
18:51:23 INFO  : 'ps7_post_config' command is executed.
18:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:23 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:23 INFO  : 'con' command is executed.
18:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:23 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
19:07:38 INFO  : Result from executing command 'removePlatformRepo': 
19:07:44 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
19:07:44 INFO  : Result from executing command 'getPlatforms': 
19:07:47 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
19:07:52 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
19:07:52 INFO  : Build configuration of system project is automatically updated to 'Release'.
19:07:52 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
19:08:48 INFO  : Disconnected from the channel tcfchan#26.
19:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:08:49 INFO  : 'jtag frequency' command is executed.
19:08:49 INFO  : Context for 'APU' is selected.
19:08:49 INFO  : System reset is completed.
19:08:52 INFO  : 'after 3000' command is executed.
19:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
19:08:56 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
19:08:56 INFO  : Context for 'APU' is selected.
19:08:56 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
19:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:56 INFO  : Context for 'APU' is selected.
19:08:56 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
19:08:56 INFO  : 'ps7_init' command is executed.
19:08:56 INFO  : 'ps7_post_config' command is executed.
19:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:56 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:56 INFO  : 'con' command is executed.
19:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:56 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
21:13:22 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
21:13:28 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
21:13:28 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
21:13:48 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:13:49 INFO  : The hardware specification used by project 'ReactionTester' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:13:49 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit' stored in project is removed.
21:13:49 INFO  : The updated bitstream files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream' in project 'ReactionTester'.
21:13:49 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:13:51 INFO  : The updated ps init files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit' in project 'ReactionTester'.
21:17:45 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Debug'
21:17:45 INFO  : Build configuration of system project is automatically updated to 'Debug'.
21:17:45 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:17:49 INFO  : Disconnected from the channel tcfchan#29.
21:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:17:50 INFO  : 'jtag frequency' command is executed.
21:17:50 INFO  : Context for 'APU' is selected.
21:17:50 INFO  : System reset is completed.
21:17:53 INFO  : 'after 3000' command is executed.
21:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:17:56 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
21:17:56 INFO  : Context for 'APU' is selected.
21:17:56 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
21:17:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:56 INFO  : Context for 'APU' is selected.
21:17:56 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
21:17:56 INFO  : 'ps7_init' command is executed.
21:17:56 INFO  : 'ps7_post_config' command is executed.
21:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:56 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:57 INFO  : 'con' command is executed.
21:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:17:57 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
21:27:22 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:27:32 INFO  : Result from executing command 'removePlatformRepo': 
21:27:40 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
21:27:40 INFO  : Result from executing command 'getPlatforms': 
21:27:44 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:27:46 INFO  : Result from executing command 'removePlatformRepo': 
21:28:05 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
21:28:05 INFO  : Result from executing command 'getPlatforms': 
21:28:08 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:28:57 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:31:56 INFO  : Result from executing command 'removePlatformRepo': 
21:32:02 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
21:32:02 INFO  : Result from executing command 'getPlatforms': 
21:32:05 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:32:56 INFO  : Result from executing command 'removePlatformRepo': 
21:33:02 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
21:33:02 INFO  : Result from executing command 'getPlatforms': 
21:33:05 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:39:21 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:39:24 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
21:39:24 INFO  : Build configuration of system project is automatically updated to 'Release'.
21:39:24 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
21:39:28 INFO  : Disconnected from the channel tcfchan#32.
21:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:39:29 INFO  : 'jtag frequency' command is executed.
21:39:29 INFO  : Context for 'APU' is selected.
21:39:29 INFO  : System reset is completed.
21:39:32 INFO  : 'after 3000' command is executed.
21:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:39:36 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
21:39:36 INFO  : Context for 'APU' is selected.
21:39:36 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
21:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:36 INFO  : Context for 'APU' is selected.
21:39:36 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
21:39:36 INFO  : 'ps7_init' command is executed.
21:39:36 INFO  : 'ps7_post_config' command is executed.
21:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:36 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:36 INFO  : 'con' command is executed.
21:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:36 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
22:10:29 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Debug'
22:10:29 INFO  : Build configuration of system project is automatically updated to 'Debug'.
22:10:29 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:11:12 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:11:45 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:11:49 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
22:11:49 INFO  : Build configuration of system project is automatically updated to 'Release'.
22:11:49 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:12:08 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Debug'
22:12:08 INFO  : Build configuration of system project is automatically updated to 'Debug'.
22:12:08 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:12:10 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
22:12:10 INFO  : Build configuration of system project is automatically updated to 'Release'.
22:12:10 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:12:13 INFO  : Disconnected from the channel tcfchan#42.
22:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:12:14 INFO  : 'jtag frequency' command is executed.
22:12:14 INFO  : Context for 'APU' is selected.
22:12:14 INFO  : System reset is completed.
22:12:17 INFO  : 'after 3000' command is executed.
22:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:12:21 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
22:12:21 INFO  : Context for 'APU' is selected.
22:12:21 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
22:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:21 INFO  : Context for 'APU' is selected.
22:12:21 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
22:12:21 INFO  : 'ps7_init' command is executed.
22:12:21 INFO  : 'ps7_post_config' command is executed.
22:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:21 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:21 INFO  : 'con' command is executed.
22:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:21 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
22:12:57 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Debug'
22:12:57 INFO  : Build configuration of system project is automatically updated to 'Debug'.
22:12:57 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:12:59 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
22:12:59 INFO  : Build configuration of system project is automatically updated to 'Release'.
22:12:59 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:13:03 INFO  : Disconnected from the channel tcfchan#43.
22:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:13:04 INFO  : 'jtag frequency' command is executed.
22:13:04 INFO  : Context for 'APU' is selected.
22:13:04 INFO  : System reset is completed.
22:13:07 INFO  : 'after 3000' command is executed.
22:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:13:11 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
22:13:11 INFO  : Context for 'APU' is selected.
22:13:11 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
22:13:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:11 INFO  : Context for 'APU' is selected.
22:13:11 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
22:13:11 INFO  : 'ps7_init' command is executed.
22:13:11 INFO  : 'ps7_post_config' command is executed.
22:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:11 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:11 INFO  : 'con' command is executed.
22:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:11 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
22:14:15 INFO  : Disconnected from the channel tcfchan#44.
22:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:14:16 INFO  : 'jtag frequency' command is executed.
22:14:16 INFO  : Context for 'APU' is selected.
22:14:16 INFO  : System reset is completed.
22:14:19 INFO  : 'after 3000' command is executed.
22:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:14:22 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
22:14:22 INFO  : Context for 'APU' is selected.
22:14:22 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
22:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:22 INFO  : Context for 'APU' is selected.
22:14:22 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
22:14:23 INFO  : 'ps7_init' command is executed.
22:14:23 INFO  : 'ps7_post_config' command is executed.
22:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:23 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:23 INFO  : 'con' command is executed.
22:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:23 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
22:15:39 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Debug'
22:15:39 INFO  : Build configuration of system project is automatically updated to 'Debug'.
22:15:39 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:15:41 INFO  : Build configuration of 'ReactionTester_system' is updated to 'Release'
22:15:41 INFO  : Build configuration of system project is automatically updated to 'Release'.
22:15:41 INFO  : Checking for BSP changes to sync application flags for project 'ReactionTester'...
22:22:02 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
22:22:07 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
22:22:07 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
22:22:16 INFO  : Disconnected from the channel tcfchan#45.
22:22:17 INFO  : The hardware specification used by project 'ReactionTester' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:22:17 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit' stored in project is removed.
22:22:17 INFO  : The updated bitstream files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream' in project 'ReactionTester'.
22:22:17 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:22:19 INFO  : The updated ps init files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit' in project 'ReactionTester'.
22:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:22:19 INFO  : 'jtag frequency' command is executed.
22:22:19 INFO  : Context for 'APU' is selected.
22:22:19 INFO  : System reset is completed.
22:22:22 INFO  : 'after 3000' command is executed.
22:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:22:26 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
22:22:26 INFO  : Context for 'APU' is selected.
22:22:26 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
22:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:26 INFO  : Context for 'APU' is selected.
22:22:26 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
22:22:26 INFO  : 'ps7_init' command is executed.
22:22:26 INFO  : 'ps7_post_config' command is executed.
22:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:26 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:26 INFO  : 'con' command is executed.
22:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:22:26 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
22:23:26 INFO  : Disconnected from the channel tcfchan#47.
22:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:23:27 INFO  : 'jtag frequency' command is executed.
22:23:27 INFO  : Context for 'APU' is selected.
22:23:27 INFO  : System reset is completed.
22:23:30 INFO  : 'after 3000' command is executed.
22:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:23:34 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
22:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
22:23:34 INFO  : 'ps7_init' command is executed.
22:23:34 INFO  : 'ps7_post_config' command is executed.
22:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:34 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:34 INFO  : 'con' command is executed.
22:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:34 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
22:26:38 INFO  : Disconnected from the channel tcfchan#48.
22:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:26:39 INFO  : 'jtag frequency' command is executed.
22:26:39 INFO  : Context for 'APU' is selected.
22:26:39 INFO  : System reset is completed.
22:26:42 INFO  : 'after 3000' command is executed.
22:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:26:46 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
22:26:46 INFO  : Context for 'APU' is selected.
22:26:46 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
22:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:46 INFO  : Context for 'APU' is selected.
22:26:46 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
22:26:46 INFO  : 'ps7_init' command is executed.
22:26:46 INFO  : 'ps7_post_config' command is executed.
22:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:46 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:46 INFO  : 'con' command is executed.
22:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:46 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
23:10:01 INFO  : Hardware specification for platform project 'Lab_design_wrapper' is updated.
23:10:07 INFO  : Result from executing command 'getProjects': Lab_design_wrapper
23:10:07 INFO  : Result from executing command 'getPlatforms': Lab_design_wrapper|/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/Lab_design_wrapper.xpfm
23:36:33 INFO  : Disconnected from the channel tcfchan#49.
23:36:34 INFO  : The hardware specification used by project 'ReactionTester' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:36:34 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit' stored in project is removed.
23:36:34 INFO  : The updated bitstream files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream' in project 'ReactionTester'.
23:36:34 INFO  : The file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' stored in project is removed.
23:36:36 INFO  : The updated ps init files are copied from platform to folder '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit' in project 'ReactionTester'.
23:36:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:36:36 INFO  : 'jtag frequency' command is executed.
23:36:36 INFO  : Context for 'APU' is selected.
23:36:36 INFO  : System reset is completed.
23:36:39 INFO  : 'after 3000' command is executed.
23:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:36:42 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
23:36:42 INFO  : Context for 'APU' is selected.
23:36:42 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
23:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:42 INFO  : Context for 'APU' is selected.
23:36:42 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
23:36:43 INFO  : 'ps7_init' command is executed.
23:36:43 INFO  : 'ps7_post_config' command is executed.
23:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:43 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:43 INFO  : 'con' command is executed.
23:36:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:43 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
23:51:26 INFO  : Disconnected from the channel tcfchan#51.
23:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:51:27 INFO  : 'jtag frequency' command is executed.
23:51:27 INFO  : Context for 'APU' is selected.
23:51:27 INFO  : System reset is completed.
23:51:30 INFO  : 'after 3000' command is executed.
23:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:51:33 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
23:51:33 INFO  : Context for 'APU' is selected.
23:51:33 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
23:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:33 INFO  : Context for 'APU' is selected.
23:51:33 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
23:51:33 INFO  : 'ps7_init' command is executed.
23:51:33 INFO  : 'ps7_post_config' command is executed.
23:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:34 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:34 INFO  : 'con' command is executed.
23:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:34 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
23:52:56 INFO  : Disconnected from the channel tcfchan#52.
23:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:52:57 INFO  : 'jtag frequency' command is executed.
23:52:57 INFO  : Context for 'APU' is selected.
23:52:57 INFO  : System reset is completed.
23:53:00 INFO  : 'after 3000' command is executed.
23:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:53:03 INFO  : Device configured successfully with "/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit"
23:53:03 INFO  : Context for 'APU' is selected.
23:53:03 INFO  : Hardware design and registers information is loaded from '/home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa'.
23:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:03 INFO  : Context for 'APU' is selected.
23:53:03 INFO  : Sourcing of '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl' is done.
23:53:03 INFO  : 'ps7_init' command is executed.
23:53:03 INFO  : 'ps7_post_config' command is executed.
23:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:03 INFO  : The application '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/bitstream/Lab_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/jefferyli/Project/ReactionTester/vitis/Lab_design_wrapper/export/Lab_design_wrapper/hw/Lab_design_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/jefferyli/Project/ReactionTester/vitis/ReactionTester/Debug/ReactionTester.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:03 INFO  : 'con' command is executed.
23:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:53:03 INFO  : Launch script is exported to file '/home/jefferyli/Project/ReactionTester/vitis/ReactionTester_system/_ide/scripts/debugger_reactiontester-default.tcl'
00:12:36 INFO  : Result from executing command 'removePlatformRepo': 
00:12:40 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
