0.7
2020.2
Oct 14 2022
05:20:55
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim/glbl.v,1770350864,verilog,,,,glbl,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv,1770350864,systemVerilog,,,,testbench8,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv,1770350864,systemVerilog,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv;C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv;C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv;C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv;C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv;C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv;C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv;C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv,,$unit_Control_sv_1411822023;control,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv,1770350864,systemVerilog,,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv,,HexDriver,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv,1770352998,systemVerilog,,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv,,Processor,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv,1770350864,systemVerilog,,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv,,reg_4,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv,1770350864,systemVerilog,,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv,,register_unit,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv,1770350864,systemVerilog,,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv,,router,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv,1770350864,systemVerilog,,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv,,sync_debounce,,uvm,,,,,,
C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv,1770350864,systemVerilog,,C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv,,compute,,uvm,,,,,,
