{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558667789216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558667789216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:16:29 2019 " "Processing started: Fri May 24 11:16:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558667789216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558667789216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558667789216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558667789509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bha " "Found design unit 1: top-bha" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789969 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558667789969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-bev " "Found design unit 1: uart-bev" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789972 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558667789972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgactsram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgactsram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGActSRAM-beha " "Found design unit 1: VGActSRAM-beha" {  } { { "VGActSRAM.vhd" "" { Text "E:/alter13/project/atop/VGActSRAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789974 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGActSRAM " "Found entity 1: VGActSRAM" {  } { { "VGActSRAM.vhd" "" { Text "E:/alter13/project/atop/VGActSRAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558667789974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behave " "Found design unit 1: VGA_Controller-behave" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789977 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558667789977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-beh " "Found design unit 1: SRAM-beh" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789979 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558667789979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558667789979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558667790014 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RAMDATA top.vhd(16) " "VHDL Signal Declaration warning at top.vhd(16): used implicit default value for signal \"RAMDATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558667790016 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_uart_data top.vhd(17) " "VHDL Signal Declaration warning at top.vhd(17): used implicit default value for signal \"from_uart_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558667790016 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_uart_addr top.vhd(18) " "VHDL Signal Declaration warning at top.vhd(18): used implicit default value for signal \"from_uart_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558667790016 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_clk top.vhd(38) " "Verilog HDL or VHDL warning at top.vhd(38): object \"uart_clk\" assigned a value but never read" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558667790017 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:v2 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:v2\"" {  } { { "top.vhd" "v2" { Text "E:/alter13/project/atop/top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558667790049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGActSRAM VGActSRAM:vtran " "Elaborating entity \"VGActSRAM\" for hierarchy \"VGActSRAM:vtran\"" {  } { { "top.vhd" "vtran" { Text "E:/alter13/project/atop/top.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558667790063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u2 " "Elaborating entity \"uart\" for hierarchy \"uart:u2\"" {  } { { "top.vhd" "u2" { Text "E:/alter13/project/atop/top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558667790071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_xaxis uart.vhd(39) " "Verilog HDL or VHDL warning at uart.vhd(39): object \"pre_xaxis\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558667790071 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uart_clk uart.vhd(71) " "VHDL Process Statement warning at uart.vhd(71): signal \"uart_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790072 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uart_clk uart.vhd(87) " "VHDL Process Statement warning at uart.vhd(87): signal \"uart_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790072 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uart_clk uart.vhd(121) " "VHDL Process Statement warning at uart.vhd(121): signal \"uart_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790072 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(182) " "VHDL Process Statement warning at uart.vhd(182): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790075 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(187) " "VHDL Process Statement warning at uart.vhd(187): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790075 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(190) " "VHDL Process Statement warning at uart.vhd(190): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790075 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(191) " "VHDL Process Statement warning at uart.vhd(191): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790075 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_yaxis uart.vhd(191) " "VHDL Process Statement warning at uart.vhd(191): signal \"pre_yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790076 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xaxis uart.vhd(195) " "VHDL Process Statement warning at uart.vhd(195): signal \"xaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790076 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(196) " "VHDL Process Statement warning at uart.vhd(196): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790076 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xaxis uart.vhd(198) " "VHDL Process Statement warning at uart.vhd(198): signal \"xaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790076 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(198) " "VHDL Process Statement warning at uart.vhd(198): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558667790076 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "draw uart.vhd(177) " "VHDL Process Statement warning at uart.vhd(177): inferring latch(es) for signal or variable \"draw\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558667790077 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempData uart.vhd(177) " "VHDL Process Statement warning at uart.vhd(177): inferring latch(es) for signal or variable \"tempData\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558667790077 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pre_yaxis uart.vhd(177) " "VHDL Process Statement warning at uart.vhd(177): inferring latch(es) for signal or variable \"pre_yaxis\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558667790077 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RamData uart.vhd(177) " "VHDL Process Statement warning at uart.vhd(177): inferring latch(es) for signal or variable \"RamData\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558667790077 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RamAddr uart.vhd(177) " "VHDL Process Statement warning at uart.vhd(177): inferring latch(es) for signal or variable \"RamAddr\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558667790077 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[0\] uart.vhd(177) " "Inferred latch for \"RamAddr\[0\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[1\] uart.vhd(177) " "Inferred latch for \"RamAddr\[1\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[2\] uart.vhd(177) " "Inferred latch for \"RamAddr\[2\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[3\] uart.vhd(177) " "Inferred latch for \"RamAddr\[3\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[4\] uart.vhd(177) " "Inferred latch for \"RamAddr\[4\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[5\] uart.vhd(177) " "Inferred latch for \"RamAddr\[5\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[6\] uart.vhd(177) " "Inferred latch for \"RamAddr\[6\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[7\] uart.vhd(177) " "Inferred latch for \"RamAddr\[7\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[8\] uart.vhd(177) " "Inferred latch for \"RamAddr\[8\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[9\] uart.vhd(177) " "Inferred latch for \"RamAddr\[9\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[10\] uart.vhd(177) " "Inferred latch for \"RamAddr\[10\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790080 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[11\] uart.vhd(177) " "Inferred latch for \"RamAddr\[11\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[12\] uart.vhd(177) " "Inferred latch for \"RamAddr\[12\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[13\] uart.vhd(177) " "Inferred latch for \"RamAddr\[13\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[14\] uart.vhd(177) " "Inferred latch for \"RamAddr\[14\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[15\] uart.vhd(177) " "Inferred latch for \"RamAddr\[15\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[16\] uart.vhd(177) " "Inferred latch for \"RamAddr\[16\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[17\] uart.vhd(177) " "Inferred latch for \"RamAddr\[17\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[18\] uart.vhd(177) " "Inferred latch for \"RamAddr\[18\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamAddr\[19\] uart.vhd(177) " "Inferred latch for \"RamAddr\[19\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[0\] uart.vhd(177) " "Inferred latch for \"RamData\[0\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[1\] uart.vhd(177) " "Inferred latch for \"RamData\[1\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[2\] uart.vhd(177) " "Inferred latch for \"RamData\[2\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[3\] uart.vhd(177) " "Inferred latch for \"RamData\[3\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[4\] uart.vhd(177) " "Inferred latch for \"RamData\[4\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790081 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[5\] uart.vhd(177) " "Inferred latch for \"RamData\[5\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[6\] uart.vhd(177) " "Inferred latch for \"RamData\[6\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[7\] uart.vhd(177) " "Inferred latch for \"RamData\[7\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[8\] uart.vhd(177) " "Inferred latch for \"RamData\[8\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[9\] uart.vhd(177) " "Inferred latch for \"RamData\[9\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[10\] uart.vhd(177) " "Inferred latch for \"RamData\[10\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[11\] uart.vhd(177) " "Inferred latch for \"RamData\[11\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[12\] uart.vhd(177) " "Inferred latch for \"RamData\[12\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[13\] uart.vhd(177) " "Inferred latch for \"RamData\[13\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[14\] uart.vhd(177) " "Inferred latch for \"RamData\[14\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[15\] uart.vhd(177) " "Inferred latch for \"RamData\[15\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[16\] uart.vhd(177) " "Inferred latch for \"RamData\[16\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[17\] uart.vhd(177) " "Inferred latch for \"RamData\[17\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790082 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[18\] uart.vhd(177) " "Inferred latch for \"RamData\[18\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[19\] uart.vhd(177) " "Inferred latch for \"RamData\[19\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[20\] uart.vhd(177) " "Inferred latch for \"RamData\[20\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[21\] uart.vhd(177) " "Inferred latch for \"RamData\[21\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[22\] uart.vhd(177) " "Inferred latch for \"RamData\[22\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[23\] uart.vhd(177) " "Inferred latch for \"RamData\[23\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[24\] uart.vhd(177) " "Inferred latch for \"RamData\[24\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[25\] uart.vhd(177) " "Inferred latch for \"RamData\[25\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[26\] uart.vhd(177) " "Inferred latch for \"RamData\[26\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[27\] uart.vhd(177) " "Inferred latch for \"RamData\[27\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[28\] uart.vhd(177) " "Inferred latch for \"RamData\[28\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[29\] uart.vhd(177) " "Inferred latch for \"RamData\[29\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790083 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[30\] uart.vhd(177) " "Inferred latch for \"RamData\[30\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RamData\[31\] uart.vhd(177) " "Inferred latch for \"RamData\[31\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[0\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[0\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[1\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[1\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[2\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[2\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[3\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[3\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[4\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[4\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[5\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[5\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[6\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[6\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[7\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[7\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[8\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[8\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[9\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[9\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[10\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[10\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790084 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[11\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[11\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[12\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[12\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[13\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[13\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[14\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[14\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_yaxis\[15\] uart.vhd(177) " "Inferred latch for \"pre_yaxis\[15\]\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw uart.vhd(177) " "Inferred latch for \"draw\" at uart.vhd(177)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[0\] uart.vhd(181) " "Inferred latch for \"tempData\[0\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[1\] uart.vhd(181) " "Inferred latch for \"tempData\[1\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[2\] uart.vhd(181) " "Inferred latch for \"tempData\[2\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[3\] uart.vhd(181) " "Inferred latch for \"tempData\[3\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[4\] uart.vhd(181) " "Inferred latch for \"tempData\[4\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[5\] uart.vhd(181) " "Inferred latch for \"tempData\[5\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790085 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[6\] uart.vhd(181) " "Inferred latch for \"tempData\[6\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[7\] uart.vhd(181) " "Inferred latch for \"tempData\[7\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[8\] uart.vhd(181) " "Inferred latch for \"tempData\[8\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[9\] uart.vhd(181) " "Inferred latch for \"tempData\[9\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[10\] uart.vhd(181) " "Inferred latch for \"tempData\[10\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[11\] uart.vhd(181) " "Inferred latch for \"tempData\[11\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[12\] uart.vhd(181) " "Inferred latch for \"tempData\[12\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[13\] uart.vhd(181) " "Inferred latch for \"tempData\[13\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[14\] uart.vhd(181) " "Inferred latch for \"tempData\[14\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[15\] uart.vhd(181) " "Inferred latch for \"tempData\[15\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[16\] uart.vhd(181) " "Inferred latch for \"tempData\[16\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790086 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[17\] uart.vhd(181) " "Inferred latch for \"tempData\[17\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[18\] uart.vhd(181) " "Inferred latch for \"tempData\[18\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[19\] uart.vhd(181) " "Inferred latch for \"tempData\[19\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[20\] uart.vhd(181) " "Inferred latch for \"tempData\[20\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[21\] uart.vhd(181) " "Inferred latch for \"tempData\[21\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[22\] uart.vhd(181) " "Inferred latch for \"tempData\[22\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[23\] uart.vhd(181) " "Inferred latch for \"tempData\[23\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[24\] uart.vhd(181) " "Inferred latch for \"tempData\[24\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[25\] uart.vhd(181) " "Inferred latch for \"tempData\[25\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[26\] uart.vhd(181) " "Inferred latch for \"tempData\[26\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[27\] uart.vhd(181) " "Inferred latch for \"tempData\[27\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[28\] uart.vhd(181) " "Inferred latch for \"tempData\[28\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790087 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[29\] uart.vhd(181) " "Inferred latch for \"tempData\[29\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790088 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[30\] uart.vhd(181) " "Inferred latch for \"tempData\[30\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790088 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[31\] uart.vhd(181) " "Inferred latch for \"tempData\[31\]\" at uart.vhd(181)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558667790088 "|top|uart:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:rm " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:rm\"" {  } { { "top.vhd" "rm" { Text "E:/alter13/project/atop/top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558667790107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_addr SRAM.vhd(30) " "Verilog HDL or VHDL warning at SRAM.vhd(30): object \"in_addr\" assigned a value but never read" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558667790109 "|top|SRAM:rm"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[0\] " "Latch uart:u2\|tempData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790688 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[1\] " "Latch uart:u2\|tempData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790688 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[2\] " "Latch uart:u2\|tempData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790688 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[3\] " "Latch uart:u2\|tempData\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790688 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[4\] " "Latch uart:u2\|tempData\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[5\] " "Latch uart:u2\|tempData\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[6\] " "Latch uart:u2\|tempData\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[7\] " "Latch uart:u2\|tempData\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[8\] " "Latch uart:u2\|tempData\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[9\] " "Latch uart:u2\|tempData\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[10\] " "Latch uart:u2\|tempData\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[11\] " "Latch uart:u2\|tempData\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790689 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[12\] " "Latch uart:u2\|tempData\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[13\] " "Latch uart:u2\|tempData\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[14\] " "Latch uart:u2\|tempData\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[15\] " "Latch uart:u2\|tempData\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[16\] " "Latch uart:u2\|tempData\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[17\] " "Latch uart:u2\|tempData\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[18\] " "Latch uart:u2\|tempData\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[19\] " "Latch uart:u2\|tempData\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790690 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[20\] " "Latch uart:u2\|tempData\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[21\] " "Latch uart:u2\|tempData\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[22\] " "Latch uart:u2\|tempData\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[23\] " "Latch uart:u2\|tempData\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[24\] " "Latch uart:u2\|tempData\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[25\] " "Latch uart:u2\|tempData\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[26\] " "Latch uart:u2\|tempData\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[27\] " "Latch uart:u2\|tempData\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[28\] " "Latch uart:u2\|tempData\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790691 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[29\] " "Latch uart:u2\|tempData\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790692 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[30\] " "Latch uart:u2\|tempData\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790692 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[31\] " "Latch uart:u2\|tempData\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558667790692 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558667790692 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 27 -1 0 } } { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 76 -1 0 } } { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 119 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558667790694 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558667790695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[0\] GND " "Pin \"RAMDATA\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[1\] GND " "Pin \"RAMDATA\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[2\] GND " "Pin \"RAMDATA\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[3\] GND " "Pin \"RAMDATA\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[4\] GND " "Pin \"RAMDATA\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[5\] GND " "Pin \"RAMDATA\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[6\] GND " "Pin \"RAMDATA\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[7\] GND " "Pin \"RAMDATA\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[8\] GND " "Pin \"RAMDATA\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[9\] GND " "Pin \"RAMDATA\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[10\] GND " "Pin \"RAMDATA\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[11\] GND " "Pin \"RAMDATA\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[12\] GND " "Pin \"RAMDATA\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[13\] GND " "Pin \"RAMDATA\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[14\] GND " "Pin \"RAMDATA\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[15\] GND " "Pin \"RAMDATA\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[16\] GND " "Pin \"RAMDATA\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[17\] GND " "Pin \"RAMDATA\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[18\] GND " "Pin \"RAMDATA\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[19\] GND " "Pin \"RAMDATA\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[20\] GND " "Pin \"RAMDATA\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[21\] GND " "Pin \"RAMDATA\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[22\] GND " "Pin \"RAMDATA\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[23\] GND " "Pin \"RAMDATA\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[24\] GND " "Pin \"RAMDATA\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[25\] GND " "Pin \"RAMDATA\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[26\] GND " "Pin \"RAMDATA\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[27\] GND " "Pin \"RAMDATA\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[28\] GND " "Pin \"RAMDATA\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[29\] GND " "Pin \"RAMDATA\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[30\] GND " "Pin \"RAMDATA\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMDATA\[31\] GND " "Pin \"RAMDATA\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|RAMDATA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[0\] GND " "Pin \"from_uart_data\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[1\] GND " "Pin \"from_uart_data\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[2\] GND " "Pin \"from_uart_data\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[3\] GND " "Pin \"from_uart_data\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[4\] GND " "Pin \"from_uart_data\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[5\] GND " "Pin \"from_uart_data\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[6\] GND " "Pin \"from_uart_data\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[7\] GND " "Pin \"from_uart_data\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[8\] GND " "Pin \"from_uart_data\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[9\] GND " "Pin \"from_uart_data\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[10\] GND " "Pin \"from_uart_data\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[11\] GND " "Pin \"from_uart_data\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[12\] GND " "Pin \"from_uart_data\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[13\] GND " "Pin \"from_uart_data\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[14\] GND " "Pin \"from_uart_data\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[15\] GND " "Pin \"from_uart_data\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[16\] GND " "Pin \"from_uart_data\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[17\] GND " "Pin \"from_uart_data\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[18\] GND " "Pin \"from_uart_data\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[19\] GND " "Pin \"from_uart_data\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[20\] GND " "Pin \"from_uart_data\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[21\] GND " "Pin \"from_uart_data\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[22\] GND " "Pin \"from_uart_data\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[23\] GND " "Pin \"from_uart_data\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[24\] GND " "Pin \"from_uart_data\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[25\] GND " "Pin \"from_uart_data\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[26\] GND " "Pin \"from_uart_data\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[27\] GND " "Pin \"from_uart_data\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[28\] GND " "Pin \"from_uart_data\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[29\] GND " "Pin \"from_uart_data\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[30\] GND " "Pin \"from_uart_data\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_data\[31\] GND " "Pin \"from_uart_data\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[0\] GND " "Pin \"from_uart_addr\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[1\] GND " "Pin \"from_uart_addr\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[2\] GND " "Pin \"from_uart_addr\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[3\] GND " "Pin \"from_uart_addr\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[4\] GND " "Pin \"from_uart_addr\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[5\] GND " "Pin \"from_uart_addr\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[6\] GND " "Pin \"from_uart_addr\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[7\] GND " "Pin \"from_uart_addr\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[8\] GND " "Pin \"from_uart_addr\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[9\] GND " "Pin \"from_uart_addr\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[10\] GND " "Pin \"from_uart_addr\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[11\] GND " "Pin \"from_uart_addr\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[12\] GND " "Pin \"from_uart_addr\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[13\] GND " "Pin \"from_uart_addr\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[14\] GND " "Pin \"from_uart_addr\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[15\] GND " "Pin \"from_uart_addr\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[16\] GND " "Pin \"from_uart_addr\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[17\] GND " "Pin \"from_uart_addr\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[18\] GND " "Pin \"from_uart_addr\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_uart_addr\[19\] GND " "Pin \"from_uart_addr\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|from_uart_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[0\] VCC " "Pin \"LEDRX\[0\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[1\] VCC " "Pin \"LEDRX\[1\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[2\] VCC " "Pin \"LEDRX\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[3\] VCC " "Pin \"LEDRX\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[4\] VCC " "Pin \"LEDRX\[4\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[5\] VCC " "Pin \"LEDRX\[5\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[6\] VCC " "Pin \"LEDRX\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[7\] VCC " "Pin \"LEDRX\[7\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558667790790 "|top|LEDRX[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558667790790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558667791043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558667791043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "728 " "Implemented 728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558667791112 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558667791112 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1558667791112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "565 " "Implemented 565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558667791112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558667791112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558667791151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 11:16:31 2019 " "Processing ended: Fri May 24 11:16:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558667791151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558667791151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558667791151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558667791151 ""}
