// Seed: 139694189
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  wand id_3,
    output tri0 id_4,
    input  wire id_5,
    output wand id_6,
    input  wire id_7
    , id_14,
    input  tri0 id_8,
    input  tri  id_9,
    output wire id_10,
    input  tri  id_11,
    output tri0 id_12
);
  wire id_15;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output tri0  id_3
);
  initial id_0 <= #1 1;
  wire id_5, id_6, id_7, id_8;
  wire id_9;
  module_0(
      id_1, id_1, id_1, id_1, id_3, id_1, id_3, id_1, id_2, id_2, id_3, id_1, id_3
  );
endmodule
