# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3957 \
    name p_read8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read8 \
    op interface \
    ports { p_read8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3958 \
    name p_read9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read9 \
    op interface \
    ports { p_read9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3959 \
    name p_read10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read10 \
    op interface \
    ports { p_read10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3960 \
    name p_read11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read11 \
    op interface \
    ports { p_read11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3961 \
    name p_read12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read12 \
    op interface \
    ports { p_read12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3962 \
    name p_read13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read13 \
    op interface \
    ports { p_read13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3963 \
    name p_read14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read14 \
    op interface \
    ports { p_read14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3964 \
    name p_read15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read15 \
    op interface \
    ports { p_read15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3965 \
    name p_read16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read16 \
    op interface \
    ports { p_read16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3966 \
    name p_read18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read18 \
    op interface \
    ports { p_read18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3967 \
    name p_read20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read20 \
    op interface \
    ports { p_read20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3968 \
    name p_read22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read22 \
    op interface \
    ports { p_read22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3969 \
    name patches_parameters_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_read \
    op interface \
    ports { patches_parameters_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3970 \
    name patches_parameters12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters12_read \
    op interface \
    ports { patches_parameters12_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3971 \
    name patches_parameters14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters14_read \
    op interface \
    ports { patches_parameters14_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3972 \
    name patches_parameters143_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters143_read \
    op interface \
    ports { patches_parameters143_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3973 \
    name patches_parameters1210_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters1210_read \
    op interface \
    ports { patches_parameters1210_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3974 \
    name patches_parameters125_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters125_read \
    op interface \
    ports { patches_parameters125_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3975 \
    name patches_parameters1215_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters1215_read \
    op interface \
    ports { patches_parameters1215_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3976 \
    name patches_parameters12157_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters12157_read \
    op interface \
    ports { patches_parameters12157_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3977 \
    name patches_parameters13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters13_read \
    op interface \
    ports { patches_parameters13_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3978 \
    name patches_parameters139_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters139_read \
    op interface \
    ports { patches_parameters139_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3979 \
    name patches_parameters1316_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters1316_read \
    op interface \
    ports { patches_parameters1316_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3980 \
    name patches_parameters131611_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters131611_read \
    op interface \
    ports { patches_parameters131611_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3981 \
    name patches_parameters1417_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters1417_read \
    op interface \
    ports { patches_parameters1417_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3982 \
    name patches_parameters141713_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters141713_read \
    op interface \
    ports { patches_parameters141713_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3983 \
    name patches_parameters1418_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters1418_read \
    op interface \
    ports { patches_parameters1418_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3984 \
    name patches_parameters141815_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters141815_read \
    op interface \
    ports { patches_parameters141815_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3985 \
    name patches_parameters3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters3_read \
    op interface \
    ports { patches_parameters3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3986 \
    name patches_parameters317_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters317_read \
    op interface \
    ports { patches_parameters317_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3987 \
    name patches_parameters319_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters319_read \
    op interface \
    ports { patches_parameters319_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3988 \
    name patches_parameters31919_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31919_read \
    op interface \
    ports { patches_parameters31919_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3989 \
    name patches_parameters315_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters315_read \
    op interface \
    ports { patches_parameters315_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3990 \
    name patches_parameters31521_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31521_read \
    op interface \
    ports { patches_parameters31521_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3991 \
    name patches_parameters31520_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31520_read \
    op interface \
    ports { patches_parameters31520_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3992 \
    name patches_parameters3152023_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters3152023_read \
    op interface \
    ports { patches_parameters3152023_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3993 \
    name patches_parameters316_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters316_read \
    op interface \
    ports { patches_parameters316_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3994 \
    name patches_parameters31625_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31625_read \
    op interface \
    ports { patches_parameters31625_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3995 \
    name patches_parameters31621_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31621_read \
    op interface \
    ports { patches_parameters31621_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3996 \
    name patches_parameters3162127_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters3162127_read \
    op interface \
    ports { patches_parameters3162127_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3997 \
    name patches_parameters31729_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31729_read \
    op interface \
    ports { patches_parameters31729_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3998 \
    name patches_parameters31730_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31730_read \
    op interface \
    ports { patches_parameters31730_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3999 \
    name patches_parameters31722_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters31722_read \
    op interface \
    ports { patches_parameters31722_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4000 \
    name patches_parameters3172232_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters3172232_read \
    op interface \
    ports { patches_parameters3172232_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4001 \
    name patches_parameters4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters4_read \
    op interface \
    ports { patches_parameters4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4002 \
    name patches_parameters434_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters434_read \
    op interface \
    ports { patches_parameters434_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4003 \
    name patches_parameters423_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters423_read \
    op interface \
    ports { patches_parameters423_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4004 \
    name patches_parameters42336_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters42336_read \
    op interface \
    ports { patches_parameters42336_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4005 \
    name patches_parameters418_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters418_read \
    op interface \
    ports { patches_parameters418_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4006 \
    name patches_parameters41838_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters41838_read \
    op interface \
    ports { patches_parameters41838_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4007 \
    name patches_parameters41824_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters41824_read \
    op interface \
    ports { patches_parameters41824_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4008 \
    name patches_parameters4182440_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters4182440_read \
    op interface \
    ports { patches_parameters4182440_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4009 \
    name patches_parameters419_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters419_read \
    op interface \
    ports { patches_parameters419_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4010 \
    name patches_parameters41942_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters41942_read \
    op interface \
    ports { patches_parameters41942_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4011 \
    name patches_parameters41925_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters41925_read \
    op interface \
    ports { patches_parameters41925_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4012 \
    name patches_parameters4192544_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters4192544_read \
    op interface \
    ports { patches_parameters4192544_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4013 \
    name patches_parameters420_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters420_read \
    op interface \
    ports { patches_parameters420_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4014 \
    name patches_parameters42046_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters42046_read \
    op interface \
    ports { patches_parameters42046_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4015 \
    name patches_parameters42026_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters42026_read \
    op interface \
    ports { patches_parameters42026_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4016 \
    name patches_parameters4202648_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters4202648_read \
    op interface \
    ports { patches_parameters4202648_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


