# This is a repository for my internship in UPV

## In the folder "Sim", you will find the VHDL components testbench code

#### decoder
	dec_tb.vhd
	dec3to8_tb.vhd
	dec3to8i_tb.vhd
	dec3to8u_tb.vhd

#### simple counter
	simple_counter_tb.vhd
	cascadable_counter_tb.vhd

#### FSM
	start_stop_tb.vhd

#### mux
	mux2to1_tb.vhd
	mux2togen_tb.vhd
	mux4to1_tb.vhd
	mux4togen_tb.vhd
	mux8to1_tb.vhd
	mux8togen_tb.vhd	
	
#### tristate
	tristate1_tb.vhd
	tristategen_tb.vhd
	
#### register
	register1_tb.vhd
	registergen_tb.vhd
	reg_file_tb.vhd


