

================================================================
== Vivado HLS Report for 'finger_counter'
================================================================
* Date:           Mon Dec  7 20:43:22 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      9.52|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   28|  16797718|   28|  16797718|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    6|  16797696| 6 ~ 4101 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    3|      4098|         4|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	7  / (!tmp_6)
	4  / (tmp_6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: prevcol [1/1] 0.00ns
entry:0  %prevcol = alloca i8                            ; <i8*> [#uses=3]

ST_1: prev [1/1] 0.00ns
entry:1  %prev = alloca i8                               ; <i8*> [#uses=3]

ST_1: pixel_in_val [1/1] 0.00ns
entry:2  %pixel_in_val = alloca i8                       ; <i8*> [#uses=3]

ST_1: empty [1/1] 0.00ns
entry:3  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str137, i32 0, i32 0, i32 0, [8 x i8]* @str137) ; <i32> [#uses=0]

ST_1: empty_121 [1/1] 0.00ns
entry:4  %empty_121 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str134, i32 0, i32 0, i32 0, [8 x i8]* @str134) ; <i32> [#uses=0]

ST_1: empty_122 [1/1] 0.00ns
entry:5  %empty_122 = call i32 (...)* @_ssdm_op_SpecFifo(i2* %gesture_V_V, [8 x i8]* @str92, i32 0, i32 0, i32 0, [8 x i8]* @str92) ; <i32> [#uses=0]

ST_1: src_cols_V_read_2 [1/1] 0.00ns
entry:6  %src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=2]

ST_1: src_rows_V_read_2 [1/1] 0.00ns
entry:7  %src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=2]

ST_1: retval_i_cast [1/1] 0.00ns
entry:8  %retval_i_cast = zext i12 %src_rows_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign [1/1] 1.84ns
entry:9  %op2_assign = add i13 %retval_i_cast, 1         ; <i13> [#uses=1]

ST_1: retval_i3_cast [1/1] 0.00ns
entry:10  %retval_i3_cast = zext i12 %src_cols_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign_3 [1/1] 1.84ns
entry:11  %op2_assign_3 = add i13 %retval_i3_cast, 1      ; <i13> [#uses=1]

ST_1: stg_41 [1/1] 1.39ns
entry:12  store i8 0, i8* %pixel_in_val

ST_1: stg_42 [1/1] 1.39ns
entry:13  store i8 0, i8* %prev

ST_1: stg_43 [1/1] 1.39ns
entry:14  store i8 0, i8* %prevcol

ST_1: stg_44 [1/1] 1.57ns
entry:15  br label %bb37


 <State 2>: 4.13ns
ST_2: t_V [1/1] 0.00ns
bb37:0  %t_V = phi i12 [ %i_V, %bb28 ], [ 0, %entry ]   ; <i12> [#uses=4]

ST_2: flip2 [1/1] 0.00ns
bb37:1  %flip2 = phi i32 [ %flip2_2, %bb28 ], [ 0, %entry ] ; <i32> [#uses=3]

ST_2: flip4 [1/1] 0.00ns
bb37:2  %flip4 = phi i32 [ %flip4_2, %bb28 ], [ 0, %entry ] ; <i32> [#uses=3]

ST_2: flip8 [1/1] 0.00ns
bb37:3  %flip8 = phi i32 [ %flip8_2, %bb28 ], [ 0, %entry ] ; <i32> [#uses=3]

ST_2: tmp_cast [1/1] 0.00ns
bb37:4  %tmp_cast = zext i12 %t_V to i13                ; <i13> [#uses=1]

ST_2: tmp_s [1/1] 2.18ns
bb37:5  %tmp_s = icmp ult i13 %tmp_cast, %op2_assign    ; <i1> [#uses=1]

ST_2: stg_51 [1/1] 0.00ns
bb37:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_2: i_V [1/1] 1.84ns
bb37:7  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_2: stg_53 [1/1] 0.00ns
bb37:8  br i1 %tmp_s, label %bb27.preheader, label %bb38_ifconv

ST_2: not [1/1] 2.14ns
bb27.preheader:0  %not = icmp ult i12 %t_V, %src_rows_V_read_2    ; <i1> [#uses=1]

ST_2: notrhs [1/1] 2.14ns
bb27.preheader:1  %notrhs = icmp ne i12 %t_V, 0                   ; <i1> [#uses=1]

ST_2: stg_56 [1/1] 1.57ns
bb27.preheader:2  br label %bb27

ST_2: tmp_2 [1/1] 0.00ns
bb38_ifconv:2  %tmp_2 = sext i32 %flip2 to i64                 ; <i64> [#uses=1]

ST_2: tmp_9 [9/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 3>: 3.51ns
ST_3: t_V_5 [1/1] 0.00ns
bb27:0  %t_V_5 = phi i12 [ %j_V, %bb26 ], [ 0, %bb27.preheader ] ; <i12> [#uses=5]

ST_3: rowcnt [1/1] 0.00ns
bb27:1  %rowcnt = phi i32 [ %rowcnt_2, %bb26 ], [ 0, %bb27.preheader ] ; <i32> [#uses=6]

ST_3: tmp_17_cast [1/1] 0.00ns
bb27:2  %tmp_17_cast = zext i12 %t_V_5 to i13           ; <i13> [#uses=2]

ST_3: tmp_6 [1/1] 2.18ns
bb27:3  %tmp_6 = icmp ult i13 %tmp_17_cast, %op2_assign_3 ; <i1> [#uses=1]

ST_3: stg_63 [1/1] 0.00ns
bb27:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_3: j_V [1/1] 1.84ns
bb27:5  %j_V = add i12 %t_V_5, 1                        ; <i12> [#uses=1]

ST_3: stg_65 [1/1] 0.00ns
bb27:6  br i1 %tmp_6, label %bb3, label %bb28

ST_3: not6 [1/1] 2.14ns
bb3:2  %not6 = icmp ult i12 %t_V_5, %src_cols_V_read_2 ; <i1> [#uses=1]

ST_3: or_cond [1/1] 1.37ns
bb3:3  %or_cond = and i1 %not, %not6                   ; <i1> [#uses=1]

ST_3: stg_68 [1/1] 0.00ns
bb3:4  br i1 %or_cond, label %bb11, label %bb12_ifconv

ST_3: prevcol_1 [1/1] 0.00ns
bb12_ifconv:9  %prevcol_1 = trunc i12 %t_V_5 to i8             ; <i8> [#uses=1]

ST_3: notlhs [1/1] 2.14ns
bb12_ifconv:19  %notlhs = icmp ne i12 %t_V_5, 0                 ; <i1> [#uses=1]

ST_3: not_or_cond [1/1] 1.37ns
bb12_ifconv:20  %not_or_cond = and i1 %notrhs, %notlhs          ; <i1> [#uses=1]

ST_3: stg_72 [1/1] 0.00ns
bb12_ifconv:21  br i1 %not_or_cond, label %bb25, label %bb26


 <State 4>: 3.09ns
ST_4: tmp_27 [1/1] 1.70ns
bb11:0  %tmp_27 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: stg_74 [1/1] 1.39ns
bb11:1  store i8 %tmp_27, i8* %pixel_in_val

ST_4: stg_75 [1/1] 0.00ns
bb11:2  br label %bb12_ifconv


 <State 5>: 9.52ns
ST_5: prevcol_load [1/1] 0.00ns
bb12_ifconv:0  %prevcol_load = load i8* %prevcol               ; <i8> [#uses=3]

ST_5: prev_load [1/1] 0.00ns
bb12_ifconv:1  %prev_load = load i8* %prev                     ; <i8> [#uses=3]

ST_5: pixel_in_val_5 [1/1] 0.00ns
bb12_ifconv:2  %pixel_in_val_5 = load i8* %pixel_in_val        ; <i8> [#uses=3]

ST_5: tmp_14 [1/1] 2.00ns
bb12_ifconv:5  %tmp_14 = icmp eq i8 %pixel_in_val_5, %prev_load ; <i1> [#uses=4]

ST_5: tmp_26_cast [1/1] 0.00ns
bb12_ifconv:6  %tmp_26_cast = zext i8 %prevcol_load to i13     ; <i13> [#uses=1]

ST_5: tmp_15 [1/1] 1.84ns
bb12_ifconv:7  %tmp_15 = sub i13 %tmp_17_cast, %tmp_26_cast    ; <i13> [#uses=1]

ST_5: retval_s [1/1] 2.18ns
bb12_ifconv:8  %retval_s = icmp ugt i13 %tmp_15, 20            ; <i1> [#uses=1]

ST_5: sel_tmp [1/1] 1.37ns
bb12_ifconv:10  %sel_tmp = xor i1 %tmp_14, true                 ; <i1> [#uses=1]

ST_5: sel_tmp1 [1/1] 1.37ns
bb12_ifconv:11  %sel_tmp1 = and i1 %retval_s, %sel_tmp          ; <i1> [#uses=3]

ST_5: prev_2 [1/1] 1.37ns
bb12_ifconv:12  %prev_2 = select i1 %sel_tmp1, i8 %pixel_in_val_5, i8 %prev_load ; <i8> [#uses=1]

ST_5: prev_3 [1/1] 1.37ns
bb12_ifconv:13  %prev_3 = select i1 %tmp_14, i8 %prev_load, i8 %prev_2 ; <i8> [#uses=1]

ST_5: prevcol_2 [1/1] 1.37ns
bb12_ifconv:14  %prevcol_2 = select i1 %sel_tmp1, i8 %prevcol_1, i8 %prevcol_load ; <i8> [#uses=1]

ST_5: prevcol_3 [1/1] 1.37ns
bb12_ifconv:15  %prevcol_3 = select i1 %tmp_14, i8 %prevcol_load, i8 %prevcol_2 ; <i8> [#uses=1]

ST_5: stg_89 [1/1] 1.70ns
bb25:0  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_in_val_5)

ST_5: stg_90 [1/1] 0.00ns
bb25:1  br label %bb26

ST_5: stg_91 [1/1] 1.39ns
bb26:1  store i8 %prev_3, i8* %prev

ST_5: stg_92 [1/1] 1.39ns
bb26:2  store i8 %prevcol_3, i8* %prevcol


 <State 6>: 5.18ns
ST_6: tmp_8 [1/1] 0.00ns
bb3:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str46) ; <i32> [#uses=1]

ST_6: stg_94 [1/1] 0.00ns
bb3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_6: temp_V [1/1] 0.00ns
bb12_ifconv:3  %temp_V = load i2* @prevGesture_V, align 8      ; <i2> [#uses=1]

ST_6: stg_96 [1/1] 1.70ns
bb12_ifconv:4  call void @_ssdm_op_FifoWrite.volatile.i2P(i2* %gesture_V_V, i2 %temp_V)

ST_6: sel_tmp10_v_cast_cast [1/1] 1.37ns
bb12_ifconv:16  %sel_tmp10_v_cast_cast = select i1 %sel_tmp1, i32 1, i32 -1 ; <i32> [#uses=1]

ST_6: rowcnt_1 [1/1] 2.44ns
bb12_ifconv:17  %rowcnt_1 = add i32 %rowcnt, %sel_tmp10_v_cast_cast ; <i32> [#uses=1]

ST_6: rowcnt_2 [1/1] 1.37ns
bb12_ifconv:18  %rowcnt_2 = select i1 %tmp_14, i32 %rowcnt, i32 %rowcnt_1 ; <i32> [#uses=1]

ST_6: empty_123 [1/1] 0.00ns
bb26:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str46, i32 %tmp_8) ; <i32> [#uses=0]

ST_6: stg_101 [1/1] 0.00ns
bb26:3  br label %bb27


 <State 7>: 5.26ns
ST_7: flip2_1 [1/1] 2.44ns
bb28:0  %flip2_1 = add nsw i32 %flip2, 1                ; <i32> [#uses=1]

ST_7: tmp_10 [1/1] 2.52ns
bb28:1  %tmp_10 = icmp eq i32 %rowcnt, 2                ; <i1> [#uses=1]

ST_7: flip2_2 [1/1] 1.37ns
bb28:2  %flip2_2 = select i1 %tmp_10, i32 %flip2_1, i32 %flip2 ; <i32> [#uses=1]

ST_7: flip4_1 [1/1] 2.44ns
bb28:3  %flip4_1 = add nsw i32 %flip4, 1                ; <i32> [#uses=1]

ST_7: tmp_11 [1/1] 2.52ns
bb28:4  %tmp_11 = icmp eq i32 %rowcnt, 4                ; <i1> [#uses=1]

ST_7: flip4_2 [1/1] 1.37ns
bb28:5  %flip4_2 = select i1 %tmp_11, i32 %flip4_1, i32 %flip4 ; <i32> [#uses=1]

ST_7: tmp_12 [1/1] 2.52ns
bb28:6  %tmp_12 = icmp eq i32 %rowcnt, 6                ; <i1> [#uses=1]

ST_7: tmp_13 [1/1] 2.52ns
bb28:7  %tmp_13 = icmp eq i32 %rowcnt, 8                ; <i1> [#uses=1]

ST_7: flip8_1 [1/1] 2.44ns
bb28:8  %flip8_1 = add nsw i32 %flip8, 1                ; <i32> [#uses=1]

ST_7: or_cond5 [1/1] 1.37ns
bb28:9  %or_cond5 = or i1 %tmp_12, %tmp_13              ; <i1> [#uses=1]

ST_7: flip8_2 [1/1] 1.37ns
bb28:10  %flip8_2 = select i1 %or_cond5, i32 %flip8_1, i32 %flip8 ; <i32> [#uses=1]

ST_7: stg_113 [1/1] 0.00ns
bb28:11  br label %bb37


 <State 8>: 4.13ns
ST_8: tmp_9 [8/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 9>: 4.13ns
ST_9: tmp_9 [7/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 10>: 4.13ns
ST_10: tmp_9 [6/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 11>: 4.13ns
ST_11: tmp_9 [5/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 12>: 4.13ns
ST_12: tmp_9 [4/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 13>: 4.13ns
ST_13: tmp_9 [3/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 14>: 4.13ns
ST_14: tmp_9 [2/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 15>: 4.13ns
ST_15: tmp_9 [1/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 16>: 5.39ns
ST_16: tmp_1 [1/1] 0.00ns
bb38_ifconv:0  %tmp_1 = sext i32 %flip8 to i64                 ; <i64> [#uses=1]

ST_16: tmp_7 [9/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_16: tmp_3 [9/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_16: tmp_4 [1/1] 0.00ns
bb38_ifconv:7  %tmp_4 = sext i32 %flip4 to i64                 ; <i64> [#uses=1]

ST_16: tmp_5 [9/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 17>: 5.39ns
ST_17: tmp_7 [8/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_17: tmp_3 [8/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_17: tmp_5 [8/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 18>: 5.39ns
ST_18: tmp_7 [7/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_18: tmp_3 [7/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_18: tmp_5 [7/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 19>: 5.39ns
ST_19: tmp_7 [6/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_19: tmp_3 [6/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_19: tmp_5 [6/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 20>: 5.39ns
ST_20: tmp_7 [5/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_20: tmp_3 [5/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_20: tmp_5 [5/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 21>: 5.39ns
ST_21: tmp_7 [4/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_21: tmp_3 [4/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_21: tmp_5 [4/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 22>: 5.39ns
ST_22: tmp_7 [3/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_22: tmp_3 [3/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_22: tmp_5 [3/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 23>: 5.39ns
ST_23: tmp_7 [2/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_23: tmp_3 [2/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_23: tmp_5 [2/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 24>: 5.39ns
ST_24: tmp_7 [1/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_24: tmp_3 [1/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_24: tmp_5 [1/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 25>: 4.55ns
ST_25: tmp [3/3] 4.55ns
bb38_ifconv:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]

ST_25: tmp_23 [3/3] 4.55ns
bb38_ifconv:9  %tmp_23 = fcmp oge double %tmp_5, %tmp_3        ; <i1> [#uses=1]


 <State 26>: 4.55ns
ST_26: tmp [2/3] 4.55ns
bb38_ifconv:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]

ST_26: tmp_23 [2/3] 4.55ns
bb38_ifconv:9  %tmp_23 = fcmp oge double %tmp_5, %tmp_3        ; <i1> [#uses=1]


 <State 27>: 4.55ns
ST_27: tmp [1/3] 4.55ns
bb38_ifconv:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]

ST_27: tmp_23 [1/3] 4.55ns
bb38_ifconv:9  %tmp_23 = fcmp oge double %tmp_5, %tmp_3        ; <i1> [#uses=1]


 <State 28>: 5.48ns
ST_28: tmp_22 [1/1] 1.37ns
bb38_ifconv:6  %tmp_22 = xor i1 %tmp, true                     ; <i1> [#uses=2]

ST_28: tmp_24 [1/1] 1.37ns
bb38_ifconv:10  %tmp_24 = xor i1 %tmp_23, true                  ; <i1> [#uses=1]

ST_28: sel_tmp3 [1/1] 1.37ns
bb38_ifconv:11  %sel_tmp3 = and i1 %tmp_22, %tmp_24             ; <i1> [#uses=1]

ST_28: sel_tmp4 [1/1] 1.37ns
bb38_ifconv:12  %sel_tmp4 = select i1 %sel_tmp3, i2 -2, i2 1    ; <i2> [#uses=1]

ST_28: temp_V_2 [1/1] 1.37ns
bb38_ifconv:13  %temp_V_2 = select i1 %tmp_22, i2 %sel_tmp4, i2 0 ; <i2> [#uses=1]

ST_28: stg_162 [1/1] 0.00ns
bb38_ifconv:14  store i2 %temp_V_2, i2* @prevGesture_V, align 8

ST_28: stg_163 [1/1] 0.00ns
bb38_ifconv:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
