/*
  Â© 2021-2022 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.2;
device test;
bitorder be;
import "testing.dml";

typedef bitfields 32 {
    uint7 a @ [22:28];
} bf_t;

typedef layout "big-endian" {
    bf_t f;
} layout_t;

method test -> (bool ok) {
    local uint32 x = 0b00000000000000000000000100011000;
    local bf_t y = x;
    local layout_t l;
    l.f = x;
    local bitfields 12 {
        uint8 a @ [0:7];
        uint4 b @ [8:11];
    } z = cast(y, uint32)[20:31];
    local bitfields 10 {
        uint10 a @ [0:9];
    } w = cast(x, uint10);

    w.a[2:4] = 0b101;

    log "info": "y.a = %u", y.a;
    log info: "l.f.a = %u", l.f.a;
    log "info": "z.a = %u", z.a;
    log "info": "z.b = %u", z.b;
    log "info": "w.a = %u", w.a;
    ok = ((y.a == 0b0100011) &&
          (l.f.a == 0b0100011) &&
          (z.a == 0b00010001) &&
          (z.b == 0b1000) &&
          (w.a == 0b0110111000));
}
