
AVRASM ver. 2.2.7  C:\Users\admin\Documents\ULB\4e_annee\Sensors and Microsystem Electronics\Laboratories\uC\Laurent_uC\Project\Project_uC\BattleShip_uC\BattleShip\main.asm Thu May 17 13:09:03 2018

[builtin](2): Including file 'D:/Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
C:\Users\admin\Documents\ULB\4e_annee\Sensors and Microsystem Electronics\Laboratories\uC\Laurent_uC\Project\Project_uC\BattleShip_uC\BattleShip\main.asm(11): Including file 'D:/Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'D:/Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
C:\Users\admin\Documents\ULB\4e_annee\Sensors and Microsystem Electronics\Laboratories\uC\Laurent_uC\Project\Project_uC\BattleShip_uC\BattleShip\main.asm(11): Including file 'D:/Atmel\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; TestBuffer MAIN.asm
                                 ;
                                 ; Created: 23-04-18 13:34:45
                                 ; Author : Laurent Storrer & Benjamin Wauthion
                                 ;
                                 
                                 ; ATTENTION POINTERS X,Y AND Z OCCUPIES THE REGISTERs 26-31 --> those registers cannot be used
                                 ; Register X: 26-27, Register Y: 28-29, Register Z:30-31
                                 
                                 .INCLUDE "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .ORG 0x0000
000000 c020                      RJMP init
                                 .ORG 0x0012
000012 c148                      RJMP Timer2OverflowInterrupt
                                 .ORG 0x0020 ; a mettre en dehors pour juste assigner le Timer0OverflowInterrupt a l'adresse 20
000020 c147                      RJMP Timer0OverflowInterrupt
                                 
                                 ;Program memory cannot be changed at runtime, while data memory can. So what we do is to define values at "initbuffer" label to which 
                                 
                                 init:
                                 .EQU NBRE_BOAT = 0x3
                                 .EQU MAX_TRIES = 0x5
                                 ;%%%% INIT COUNTERS for boat hits and miss %%%%%
                                 ;number of boats
000021 e0e1                      LDI ZL, 0x01
000022 e0f6                      LDI ZH, 0x06
000023 e073                      LDI R23, NBRE_BOAT
000024 8370                      ST Z, R23
                                 ;initialize counter of hits of boats
000025 e0e2                      LDI ZL, 0x02
000026 e0f6                      LDI ZH, 0x06
000027 e070                      LDI R23, 0x0
000028 8370                      ST Z, R23
                                 ;initialize flag of hit
000029 e0e3                      LDI ZL, 0x03
00002a e0f6                      LDI ZH, 0x06
00002b e070                      LDI R23, 0x0
00002c 8370                      ST Z, R23
                                 ;max number of allowed tries
00002d e0e4                      LDI ZL, 0x04
00002e e0f6                      LDI ZH, 0x06
00002f e075                      LDI R23, MAX_TRIES
000030 8370                      ST Z, R23
                                 ;initialize counter of tries
000031 e0e5                      LDI ZL, 0x05
000032 e0f6                      LDI ZH, 0x06
000033 e070                      LDI R23, 0x0
000034 8370                      ST Z, R23
                                 ;initialize flag of miss
000035 e0e6                      LDI ZL, 0x06
000036 e0f6                      LDI ZH, 0x06
000037 e070                      LDI R23, 0x0
000038 8370                      ST Z, R23
                                 
                                 ;%%%% FLAG for erasing the last bit %%%%%
000039 e0e0                      LDI ZL, 0x00
00003a e0f7                      LDI ZH, 0x07
00003b e070                      LDI R23, 0x0
00003c 8370                      ST Z, R23
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 
                                 ;%%%% Set the click of the joystick as input %%%%%
00003d 9822                      CBI DDRB,2;Pin PB2 is an input
00003e 9a2a                      SBI PORTB,2; Enable the pull-up resistor
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%%% LEDS AS OUTPUT %%%%%%%%
00003f 9a3a                      SBI DDRC,2 ; pin PC2 is an output
000040 9a42                      SBI PORTC,2 ; output Vcc => LED1 is turned off! (car la LED est active low, cf schema)
000041 9a3b                      SBI DDRC,3 ; pin PC3 is an output
000042 9a43                      SBI PORTC,3 ; output Vcc => LED1 is turned off! (car la LED est active low, cf schema)
                                 
                                 ;%%%%% JOYSTICK AS INPUT %%%%%%%%;
000043 9839                      CBI DDRC,1 ;choose potentiometer along direction y
                                 ; joystick initialization
000044 ee07                      LDI R16, 0b11100111		; put ADC on, enables first conversion, enables auto trigger, put interrupt off, prescaler = 2
000045 9300 007a                 STS ADCSRA, R16
000047 e000                      LDI R16, 0b00000000    ; free running mode
000048 9300 007b                 STS ADCSRB, R16
00004a e601                      LDI R16, 0b01100001    ; selection ADC multiplexer and refernce voltage
00004b 9300 007c                 STS ADMUX, R16
00004d e000                      LDI R16, 0b00000000
00004e 9300 0064                 STS PRR,R16
                                 ; result in ADCH
                                 
                                 ;%%%%%%%%%%%% PIN PB0 (switch) INITIALIZATION %%%%%%%%%%
000050 9820                      CBI DDRB,0;Pin PB0 is an input
000051 9a28                      SBI PORTB,0; Enable the pull-up resistor
                                 
                                 
                                 ;%%%%% KEYBOARD INITIALIZATION %%%%%%
000052 9850                      CBI DDRD,0 ;set columns as inputs
000053 9851                      CBI DDRD,1
000054 9852                      CBI DDRD,2
000055 9853                      CBI DDRD,3
                                 
000056 9a54                      SBI DDRD,4 ;set rows as outputs
000057 9a55                      SBI DDRD,5
000058 9a56                      SBI DDRD,6
000059 9a57                      SBI DDRD,7
                                 
00005a 9a58                      SBI PORTD,0 ;enable pull-up resistors on inputs (cannot do it on inputs)
00005b 9a59                      SBI PORTD,1
00005c 9a5a                      SBI PORTD,2
00005d 9a5b                      SBI PORTD,3
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%% POINTER FOR 1ST BUFFER: : LOADED STARTING AT DATA ADDRESS 0x0100 %%%%%%%%
00005e e7e2                      LDI ZL,low(initbuffer<<1) ;pointer to values in the program memory
00005f e0f5                      LDI ZH,high(initbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
000060 e0a0                      LDI XL,0x00 ;pointer to values in the data memory
000061 e0b1                      LDI XH,0x01
                                 ;--> donc X=XH+XL=0x0100
                                 
                                 ;%%fill the data memory %%
000062 e800                      LDI R16,0x80;=128
                                 loop:
000063 9145                      LPM R20,Z+
000064 934d                      ST X+,R20
000065 950a                      DEC R16
000066 f7e1                      BRNE loop
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%% SECOND BUFFER: LOADED STARTING AT DATA ADDRESS 0x0200 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
000067 efe2                      LDI ZL,low(playerbuffer<<1) ;pointer to values in the program memory
000068 e0f5                      LDI ZH,high(playerbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
000069 e0a0                      LDI XL,0x00 ;pointer to values in the data memory
00006a e0b2                      LDI XH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
00006b e800                      LDI R16,0x80;=128
                                 loop2:
00006c 9145                      LPM R20,Z+
00006d 934d                      ST X+,R20
00006e 950a                      DEC R16
00006f f7e1                      BRNE loop2
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;Screen as output
000070 9a23                      SBI DDRB,3
000071 9a24                      SBI DDRB,4
000072 9a25                      SBI DDRB,5
                                 
                                 ;SBI PORTB,3
                                 
000073 b003                      IN R0,PINB ;do R0 = PINB
000074 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
000075 f41e                      BRTC ButtonLow2
                                 
                                 ButtonHigh2: ; TO DO ONLY AT THE BEGINNING OF THE GAME
000076 e0a0                      	LDI XL,0x00 ;pointer to values in the data memory
000077 e0b1                      	LDI XH,0x01
000078 c002                      	RJMP follow
                                 
                                 ButtonLow2:
000079 e0a0                      	LDI XL,0x00 ;pointer to values in the data memory
00007a e0b2                      	LDI XH,0x02
                                 
                                 follow:
                                 
00007b e017                      LDI R17,0x7 ;DON'T MODIFY R17 AFTER, it is the counter of the line
                                 
                                 ; because of the shift register, the first data that you input will be displayed the last, thus we begin by sending the last row of the data matrix
                                 ; and we decrement the counter
                                 ;ADIW X,0x40 ;=56
                                 
                                 ;%%% ADDITION OF 2*64 to X, need carry addition because ADIW doesn't work because 64 is too high %%%%%
00007c e840                      LDI R20,0x80;=2*64=2*(56+8) !!!!CHANGED!!!
00007d 0fa4                      ADD XL,R20
00007e f410                      BRCC nocarry
00007f e041                      LDI R20,0x01
000080 0fb4                      ADD XH,R20 ;if there is a carry
                                 nocarry:
                                 
                                 ;%%%%%%%%%%%% INITIALIZE SPEAKER AS OUTPUT  %%%%%%%%%%%%%%%%%%
000081 9a21                      SBI DDRB,1 ; pin PB1 is an output
                                 ;%%%%%%%%%%%% INITIALIZE SPEAKER TO 0  %%%%%%%%%%%%%%%%%%
000082 9829                      CBI PORTB,1 ; output low to put the speaker off
                                 ;%%%%%%%%%%%% INITIALIZE INTERRUPTS %%%%%%%%%%%%%%%%%%%%%
000083 9478                      SEI ; dedicated instruction for general interrupts
                                 ;LDI R18, 0b00000001 ; specific interrupt for timer2
                                 ;STS TIMSK2,R18
                                 ;%%%%%%%%%%%% INITIALIZE PRESCALER %%%%%%%%%%%%%%%%%%%%%%
000084 e004                      LDI R16, 0b00000100
000085 9300 00b1                 STS TCCR2B, R16 ; prescaler = 256
                                 
                                 ;%%%%%%%%%%%% INITIALIZE INTERRUPTS %%%%%%%%%%%%%%%%%%%%%
                                 ;SEI ; dedicated instruction for general interrupts
000087 e021                      LDI R18, 0b00000001 ; specific interrupt for timer0
000088 9320 006e                 STS TIMSK0,R18
                                 ;%%%%%%%%%%%% INITIALIZE PRESCALER %%%%%%%%%%%%%%%%%%%%%%
                                 ; CBI TCCR0B,WGM02 ; 0b000 ;initialize timer --> no need car deja a zero
00008a e092                      LDI R25, 0b00000010
00008b bd95                      OUT TCCR0B, R25 ; prescaler = 64
                                 ;%%%%%%%%%%%% INITIALIZE TCNT %%%%%%%%%%%%%%%%%%%%%%%%%%%
00008c ef9f                      LDI R25,0xFF ; start value for TCNT
00008d bd96                      OUT TCNT0,R25 ; on utilise OUT car R0 est categorise comme un registre I/O
                                 
                                 main: 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%% KEYBOARD LOOP %%%%%%%%%%%%%%%%%%%%%%%%%
00008e e070                      LDI R23,0x0 ;reinitialization of column position
                                 ;LDI R24,0x0 ;initialization of row position
                                 
                                 keyboard:
                                 	;take info from the joystick
00008f 9130 0079                 	LDS R19, ADCH ; R19 [0,255]   8 bits in upper reg of 10 bit ADC, drop two lsb
                                 
                                 ;%%%%%% put all rows to 1 at the beginning %%%%%%%%%%
000091 9a2c                      	SBI PORTB,4
                                 
000092 9a5c                      	SBI PORTD,4 
000093 9a5d                      	SBI PORTD,5 
000094 9a5e                      	SBI PORTD,6 
000095 9a5f                      	SBI PORTD,7 
                                 
000096 985c                      	CBI PORTD,4 ;write a zero on the first row (starting from below)
000097 0000                      	nop
000098 9b48                      	SBIS PIND,0
000099 c065                      	RJMP CPressed
00009a 9b49                      	SBIS PIND,1
00009b c06a                      	RJMP BPressed
00009c 9b4a                      	SBIS PIND,2
00009d c06f                      	RJMP Pressed0
00009e 9b4b                      	SBIS PIND,3
00009f c074                      	RJMP APressed
0000a0 9a5c                      	SBI PORTD,4 ;write a zero on the first row (starting from below)
                                 
0000a1 985d                      	CBI PORTD,5;write a zero on the second row
0000a2 0000                      	nop
0000a3 9b48                      	SBIS PIND,0
0000a4 c076                      	RJMP DPressed
0000a5 9b49                      	SBIS PIND,1
0000a6 c07b                      	RJMP Pressed3
0000a7 9b4a                      	SBIS PIND,2
0000a8 c080                      	RJMP Pressed2
0000a9 9b4b                      	SBIS PIND,3
0000aa c085                      	RJMP Pressed1
0000ab 9a5d                      	SBI PORTD,5 ;write a zero on the first row (starting from below)
                                 
0000ac 985e                      	CBI PORTD,6;write a zero on the third row
0000ad 0000                      	nop
0000ae 9b48                      	SBIS PIND,0
0000af c087                      	RJMP EPressed
0000b0 9b49                      	SBIS PIND,1
0000b1 c08c                      	RJMP Pressed6
0000b2 9b4a                      	SBIS PIND,2
0000b3 c091                      	RJMP Pressed5
0000b4 9b4b                      	SBIS PIND,3
0000b5 c034                      	RJMP Pressed4
0000b6 9a5e                      	SBI PORTD,6 ;write a zero on the first row (starting from below)
                                 
0000b7 985f                      	CBI PORTD,7;write a zero on the 4th row
0000b8 0000                      	nop
0000b9 9b48                      	SBIS PIND,0
0000ba c091                      	RJMP FPressed
0000bb 9b49                      	SBIS PIND,1
0000bc c096                      	RJMP Pressed9
0000bd 9b4a                      	SBIS PIND,2
0000be c032                      	RJMP Pressed8
0000bf 9b4b                      	SBIS PIND,3
0000c0 c037                      	RJMP Pressed7
0000c1 9a5f                      	SBI PORTD,7 ;write a zero on the first row (starting from below)
                                 
                                 	;SBI PORTC,3
                                 	;SBI PORTC,2
                                 
                                 	;%%% erase the screen if no key is pressed %%%
                                 /*	LDI YL,0x00 ;pointer to values in the data memory
                                 	LDI YH,0x02
                                 	LDI R24,0x80;=128
                                 	loop3:
                                 	;LPM R20,Z+
                                 	LDI R25,0b00000000
                                 	ST Y+,R25
                                 	DEC R24
                                 	BRNE loop3*/
                                 	;%%%%%%%%%%%%%%%%
                                 
                                 	;%% Erase last bit LED when key released, if flag is zero %%
0000c2 e0e0                      	LDI ZL,0x00
0000c3 e0f7                      	LDI ZH,0x07 ;last bit stored at data memory 0x0400
0000c4 8170                      	LD R23,Z
0000c5 e090                      	LDI R25,0x0
0000c6 1779                      	CP R23,R25
0000c7 f459                      	BRNE donterasebit ;if flag is 1, dont erase
                                 
0000c8 e0e0                      	LDI ZL,0x00
0000c9 e0f4                      	LDI ZH,0x04 ;last bit stored at data memory 0x0400
0000ca 8170                      	LD R23,Z
0000cb e0e0                      	LDI ZL,0x00
0000cc e0f2                      	LDI ZH,0x02
                                 	
0000cd 0fe7                      	ADD ZL,R23
0000ce f410                      	BRCC nocarry1000
0000cf e071                      	LDI R23,0x01
0000d0 0ff7                      	ADD ZH,R23 ;if there is a carry
                                 	nocarry1000:
0000d1 e070                      	LDI R23, 0b00000000
0000d2 8370                      	ST Z,R23
                                 
                                 	donterasebit:
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase last middle bit LED when key released %%
0000d3 e0e0                      	LDI ZL,0x00
0000d4 e0f5                      	LDI ZH,0x05 ;last bit stored at data memory 0x0500
0000d5 8170                      	LD R23,Z
0000d6 e0e0                      	LDI ZL,0x00
0000d7 e0f2                      	LDI ZH,0x02
                                 	
0000d8 0fe7                      	ADD ZL,R23
0000d9 f410                      	BRCC nocarry1001
0000da e071                      	LDI R23,0x01
0000db 0ff7                      	ADD ZH,R23 ;if there is a carry
                                 	nocarry1001:
0000dc e070                      	LDI R23, 0b00000000
0000dd 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Reinitialize the flag of hit counting if no key pressed %%%%%%%
0000de e0e3                      	LDI ZL,0x03
0000df e0f6                      	LDI ZH,0x06
0000e0 e090                      	LDI R25,0x0
0000e1 8390                      	ST Z,R25
                                 	;%% Reinitialize the flag of miss counting if no key pressed %%%%%%%
0000e2 e0e6                      	LDI ZL,0x06
0000e3 e0f6                      	LDI ZH,0x06
0000e4 e090                      	LDI R25,0x0
0000e5 8390                      	ST Z,R25
                                 
                                 	;%% Disable Interrupt %%
0000e6 e020                      	LDI R18, 0b00000000 ; specific interrupt for timer2
0000e7 9320 0070                 	STS TIMSK2,R18
                                 	;%%%%%%%%%%%%%%%%%%%%%%%
                                 
0000e9 cfa5                      	RJMP keyboard
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%% when key is pressed %%%%%
                                 Pressed4:
0000ea e17c                      LDI R23,0x1C ;(1+1+32-8)
0000eb 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000ed e17c                      LDI R23,0x1C ;because writeMiddleBit changed R23
0000ee 940e 01a9                 CALL actionKey
0000f0 cf9d                      RJMP main
                                 Pressed8:
0000f1 e578                      LDI R23,0x58 ;(11*8) put in hexa
0000f2 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000f4 e578                      LDI R23,0x58 ;because writeMiddleBit changed R23
0000f5 940e 01a9                 CALL actionKey
0000f7 cf96                      RJMP main
                                 Pressed7:
0000f8 e17f                      LDI R23,0x1F
0000f9 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000fb e17f                      LDI R23,0x1F ;because writeMiddleBit changed R23
0000fc 940e 01a9                 CALL actionKey
0000fe cf8f                      RJMP main
                                 
                                 CPressed:  
0000ff e57c                      LDI R23,0x5C
000100 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000102 e57c                      LDI R23,0x5C ;because writeMiddleBit changed R23
000103 940e 01a9                 CALL actionKey
000105 cf88                      RJMP main
                                 BPressed:  
000106 e57b                      LDI R23,0x5B
000107 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000109 e57b                      LDI R23,0x5B ;because writeMiddleBit changed R23
00010a 940e 01a9                 CALL actionKey
00010c cf81                      RJMP main
                                 Pressed0:  
00010d e178                      LDI R23,0x18
00010e 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000110 e178                      LDI R23,0x18 ;because writeMiddleBit changed R23
000111 940e 01a9                 CALL actionKey
000113 cf7a                      RJMP main
                                 APressed: 
000114 e57a                      LDI R23,0x5A
000115 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000117 e57a                      LDI R23,0x5A ;because writeMiddleBit changed R23
000118 940e 01a9                 CALL actionKey
00011a cf73                      RJMP main
                                 DPressed:  
00011b e57d                      LDI R23,0x5D
00011c 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00011e e57d                      LDI R23,0x5D ;because writeMiddleBit changed R23
00011f 940e 01a9                 CALL actionKey
000121 cf6c                      RJMP main
                                 Pressed3:
000122 e17b                      LDI R23,0x1B ;(1+1+32-8)
000123 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000125 e17b                      LDI R23,0x1B ;because writeMiddleBit changed R23
000126 940e 01a9                 CALL actionKey
000128 cf65                      RJMP main
                                 Pressed2:
000129 e17a                      LDI R23,0x1A ;(1+1+32-8)
00012a 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00012c e17a                      LDI R23,0x1A ;because writeMiddleBit changed R23
00012d 940e 01a9                 CALL actionKey
00012f cf5e                      RJMP main
                                 
                                 Pressed1:
000130 e179                      LDI R23,0x19 ;(1+1+32-8)
000131 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000133 e179                      LDI R23,0x19 ;because writeMiddleBit changed R23
000134 940e 01a9                 CALL actionKey
000136 cf57                      RJMP main
                                 
                                 EPressed:  
000137 e57e                      LDI R23,0x5E
000138 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00013a e57e                      LDI R23,0x5E ;because writeMiddleBit changed R23
00013b 940e 01a9                 CALL actionKey
00013d cf50                      RJMP main
                                 Pressed6:
00013e e17e                      LDI R23,0x1E ;
00013f 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000141 e17e                      LDI R23,0x1E ;because writeMiddleBit changed R23
000142 940e 01a9                 CALL actionKey
000144 cf49                      RJMP main
                                 
                                 
                                 Pressed5: 
000145 e17d                      LDI R23,0x1D ;=(5+1+32-8) put in hexa, to select the middle of the case
000146 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000148 e17d                      LDI R23,0x1D ;because writeMiddleBit changed R23
000149 940e 01a9                 CALL actionKey
00014b cf42                      RJMP main
                                 
                                 
                                 FPressed: 
00014c e57f                      LDI R23,0x5F
00014d 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00014f e57f                      LDI R23,0x5F ;because writeMiddleBit changed R23
000150 940e 01a9                 CALL actionKey
000152 cf3b                      RJMP main
                                 Pressed9:
000153 e579                      LDI R23,0x59 ;
000154 940e 029c                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000156 e579                      LDI R23,0x59 ;because writeMiddleBit changed R23
000157 940e 01a9                 CALL actionKey
000159 cf34                      RJMP main
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 /*noKeyboard: ;thus here X=0x200
                                 LDI YL,0x00 ;pointer to values in the data memory
                                 LDI YH,0x02
                                 ADD YL,R23 ;add the value of R23 to X to change at its position
                                 BRCC nocarry3
                                 LDI R23,0x01
                                 ADD YH,R23 ;if there is a carry
                                 nocarry3:
                                 LDI R23,0b00000100 ;reuse R23, no link with previous R23
                                 ST Y,R23*/
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
00015a cf33                      RJMP main
                                 
                                 	Timer2OverflowInterrupt:
00015b 937f                      		PUSH R23
00015c 939f                      		PUSH R25
00015d b79f                      		IN R25,SREG
00015e 939f                      		PUSH R25
                                 
00015f 9a19                      		SBI PINB,1; by writing a 1 to the pin it will toggle the actual value of the port
000160 e07a                      		LDI R23,0xA ; start value for TCNT
000161 9370 00b2                 		STS TCNT2,R23 ; on utilise OUT car R0 est categorise comme un registre I/O
                                 
000163 919f                      		POP R25
000164 bf9f                      		OUT SREG,R25
000165 919f                      		POP R25
000166 917f                      		POP R23
000167 9518                      	RETI
                                 
                                 
                                 	Timer0OverflowInterrupt:
000168 930f                      		PUSH R16
000169 b70f                      		IN R16,SREG
00016a 930f                      		PUSH R16
                                 
00016b 932f                      		PUSH R18
                                 
                                 
00016c 9a2c                      		SBI PORTB,4
                                 
00016d 9718                      		SBIW X,0x8 ;substract immediate
                                 		;SBI PORTB,3
                                 
                                 		;%%%%%% COLUMNS %%%%%%%%%%%
                                 		;correspond to first line of blocks
00016e e008                      		LDI R16,0x8 ;compteur: 8  
                                 		;ADIW X,0x1 ; to counteract the first pre-decrement --> not sure !!!NEW!!! 
                                 		firstloop1:
00016f 915e                      			LD R21,-X ; attention PRE-decrement !!!NEW!!!
000170 940e 02ae                 			CALL write5bits
000172 950a                      			DEC R16 ;decrement counter
000173 f7d9                      		BRNE firstloop1 ;branch if R16 is 0
                                 
                                 		;correspond to second line of blocks
000174 97d8                      		SBIW X,0x38	;56 in block term !!!NEW!!! : put SBIW and not ADIW
000175 e008                      		LDI R16,0x8 ;compteur: 8  
                                 		firstloop2:
000176 915e                      			LD R21,-X
000177 940e 02ae                 			CALL write5bits
000179 950a                      			DEC R16 ;decrement counter
00017a f7d9                      		BRNE firstloop2 ;branch if R16 is 0
                                 
                                 
00017b e008                      		LDI R16,0x8
                                 		secondloop:
00017c 982b                      			CBI PORTB,3
00017d 1701                      			CP R16,R17
00017e f409                      			BRNE not_equal
                                 
00017f 9a2b                      			SBI PORTB,3
                                 
                                 			not_equal:
000180 9a2d                      			SBI PORTB,5
000181 982d                      			CBI PORTB,5
000182 950a                      			DEC R16
000183 f7c1                      			BRNE secondloop
                                 		
                                 
000184 982c                      		CBI PORTB,4
000185 9a2c                      		SBI PORTB,4 ;
                                 		;WAIT FOR 100US
                                 /*		LDI R18,0xFF
                                 		waitloop:
                                 			NOP
                                 			NOP
                                 			NOP
                                 			NOP
                                 			NOP
                                 			DEC R18
                                 			BRNE waitloop*/
                                 
000186 982c                      		CBI PORTB,4  ;put in the beginning of next interrupt to avoid making the loop of nops
                                 
000187 e52f                      		LDI R18,0x5F
                                 		waitloop:
000188 0000                      			NOP
000189 0000                      			NOP
00018a 0000                      			NOP
00018b 952a                      			DEC R18
00018c f7d9                      			BRNE waitloop
                                 
                                 		;%%% ADDITION OF 72 to X, car on fait +72 et -8 au dbut de l'itration suivante !!!NEW!!! %%%%%
00018d e448                      		LDI R20,0x48;=2*64=2*(56+8) !!!!CHANGED!!!
00018e 0fa4                      		ADD XL,R20
00018f f410                      		BRCC nocarry2
000190 e041                      		LDI R20,0x01
000191 0fb4                      		ADD XH,R20 ;if there is a carry
                                 		nocarry2:
                                 		;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
000192 951a                      		DEC R17
000193 f471                      		BRNE dontinitR17
000194 e017                      		LDI R17,0x7
                                 
000195 b003                      		IN R0,PINB ;do R0 = PINB
000196 fa00                      		BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
000197 f41e                      		BRTC ButtonLow
                                 		ButtonHigh:
000198 e0a0                      			LDI XL,0x00 ;pointer to values in the data memory
000199 e0b1                      			LDI XH,0x01
00019a c002                      			RJMP followinitR17
                                 		ButtonLow:
00019b e0a0                      			LDI XL,0x00 ;pointer to values in the data memory
00019c e0b2                      			LDI XH,0x02
                                 		followinitR17:
                                 		;%%% ADDITION OF 2*64 to X, need carry addition because ADIW doesn't work because 64 is too high %%%%%
00019d e840                      		LDI R20,0x80;=2*64=2*(56+8) !!!!CHANGED!!!
00019e 0fa4                      		ADD XL,R20
00019f f410                      		BRCC dontinitR17
0001a0 e041                      		LDI R20,0x01
0001a1 0fb4                      		ADD XH,R20 ;if there is a carry
                                 		dontinitR17:
                                 
                                 		;%% Reinitialize the counter %%
0001a2 e040                      		LDI R20,0x0
0001a3 bd46                      		OUT TCNT0,R20
                                 		;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
0001a4 912f                      		POP R18
                                 
0001a5 910f                      		POP R16
0001a6 bf0f                      		OUT SREG,R16
0001a7 910f                      		POP R16
0001a8 9518                      RETI
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%% FUNCTIONS %%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 actionKey: ;% ATTENTION REQUIRES R23 AS ARGUMENT, DIFFERENT FOR EACH KEY
                                 
                                 	;%% Stores middle bit for erasing when key released %%
0001a9 e0e0                      	LDI ZL,0x00
0001aa e0f5                      	LDI ZH,0x05
0001ab 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	;take info from the joystick
0001ac 9130 0079                 	LDS R19, ADCH ; R19 [0,255]   8 bits in upper reg of 10 bit ADC, drop two lsb
                                 	; %%%%% init thresholds %%%%%%%%
0001ae ec98                      	LDI R25,0xC8	;upper one 200 
0001af e48b                      	LDI R24,0x4B	;lower one 75
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
0001b0 1739                      	CP R19, R25
0001b1 f418                      	BRSH goTobiggerthanHthreshold
0001b2 1783                      	CP R24, R19
0001b3 f4a0                      	BRSH goTolowerthanLthreshold
                                 
0001b4 c025                      	RJMP goToNotwrite
                                 
                                 	goTobiggerthanHthreshold: 
                                 	;% Remove flag for erasing %%%%
0001b5 e0e0                      	LDI ZL,0x00
0001b6 e0f7                      	LDI ZH,0x07
0001b7 e090                      	LDI R25,0x0
0001b8 8390                      	ST Z,R25
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
0001b9 e180                      	LDI R24, 0x10
0001ba 0f78                      	ADD R23, R24
0001bb e0e0                      	LDI ZL,0x00
0001bc e0f3                      	LDI ZH,0x03
0001bd 8370                      	ST Z,R23
0001be 940e 029c                 	CALL writeMiddleBit
0001c0 8170                      	LD R23,Z
                                 	;%% Stores for erasing when key released %%
0001c1 e0e0                      	LDI ZL,0x00
0001c2 e0f4                      	LDI ZH,0x04
0001c3 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase other point if joystick goes in other direction %%
0001c4 5270                      	SUBI R23,0x20
0001c5 940e 02a5                 	CALL write5zeros
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
0001c7 c012                      	RJMP goToNotwrite
                                 
                                 	goTolowerthanLthreshold:
                                 	;% Remove flag for erasing %%%%
0001c8 e0e0                      	LDI ZL,0x00
0001c9 e0f7                      	LDI ZH,0x07
0001ca e090                      	LDI R25,0x0
0001cb 8390                      	ST Z,R25
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
0001cc 5170                      	SUBI R23, 0x10
0001cd e0e0                      	LDI ZL,0x00
0001ce e0f3                      	LDI ZH,0x03
0001cf 8370                      	ST Z,R23
0001d0 940e 029c                 	CALL writeMiddleBit
0001d2 8170                      	LD R23,Z
                                 	;%% Stores for erasing when key released %%
0001d3 e0e0                      	LDI ZL,0x00
0001d4 e0f4                      	LDI ZH,0x04
0001d5 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase other point if joystick goes in other direction %%
0001d6 e280                      	LDI R24, 0x20
0001d7 0f78                      	ADD R23, R24
0001d8 940e 02a5                 	CALL write5zeros
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	goToNotwrite:
                                 	;get value of PINB and fire action (click of the joystick)
0001da b003                      	IN R0,PINB ;do R0 = PINB, whre R0 is a register
0001db fa02                      	BST R0,2; copy PB2 (bit 2 of PINB) to the T flag (the T of BST refers to flag T)
0001dc f40e                      	BRTC JoyPressed; BRTC = Branch if T flag is cleared
0001dd c04b                      	RJMP nothing
                                 
                                 	;%%%%%%%%%%%%%%%%% Check if a boat is hit %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	JoyPressed:
0001de 9842                      		CBI PORTC,2
0001df 9843                      		CBI PORTC,3
                                 		;check in init buffer if a boat is present a the position
0001e0 e0e0                      		LDI ZL,0x00
0001e1 e0f3                      		LDI ZH,0x03
0001e2 8170                      		LD R23,Z
0001e3 e0e0                      		LDI ZL, 0x00 ;we reuse Z here, it is different from previous line
0001e4 e0f1                      		LDI ZH, 0x01
0001e5 0fe7                      		ADD ZL,R23
                                 
0001e6 9a42                      		SBI PORTC,2
0001e7 9a43                      		SBI PORTC,3
                                 
0001e8 f410                      		BRCC nocarry2F
0001e9 e071                      		LDI R23,0x01
0001ea 0ff7                      		ADD ZH,R23 ;if there is a carry
                                 
                                 		nocarry2F:
0001eb 8170                      		LD R23,Z	;put what is stocked in the adress 100+R23 in R23
                                 		;look if the value is a 0b00011111 (prescence of a boat) or 0b00000000
0001ec e18f                      		LDI R24, 0b00011111 ; signature of a boat
0001ed 1787                      		CP R24, R23
0001ee f009                      		BREQ boatdetected
0001ef c01f                      		RJMP missed
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	boatdetected:
                                 
0001f0 e021                      		LDI R18, 0b00000001 ; specific interrupt for timer2
0001f1 9320 0070                 		STS TIMSK2,R18
                                 
                                 		;CBI PORTC,3
0001f3 940e 026a                 		CALL writeHitBoat
                                 		;check if flag of hit counter is 0
0001f5 e0e3                      		LDI ZL,0x03
0001f6 e0f6                      		LDI ZH,0x06
0001f7 8180                      		LD R24,Z
0001f8 e090                      		LDI R25,0x0
0001f9 1789                      		CP R24,R25
0001fa f571                      		BRNE nothing ;if flag is not 0, don't increment the counter
                                 
                                 		;%% Put flag to 1 and Increment counter %%
                                 
                                 		;% Put flag to avoid erasing %%% 
0001fb e0e0                      		LDI ZL,0x00
0001fc e0f7                      		LDI ZH,0x07
0001fd e091                      		LDI R25,0x1
0001fe 8390                      		ST Z,R25
                                 		;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
0001ff e0e3                      		LDI ZL,0x03
000200 e0f6                      		LDI ZH,0x06
000201 e091                      		LDI R25,0x1
000202 8390                      		ST Z,R25
000203 e0e2                      		LDI ZL,0x02
000204 e0f6                      		LDI ZH,0x06
000205 8180                      		LD R24,Z
000206 e091                      		LDI R25,0x1
000207 0f89                      		ADD R24,R25
000208 8380                      		ST Z,R24
000209 e0e1                      		LDI ZL,0x01
00020a e0f6                      		LDI ZH,0x06
00020b 8190                      		LD R25,Z
00020c 1789                      		CP R24,R25
00020d f0e1                      		BREQ victory
                                 		
00020e c01a                      		RJMP nothing
                                 	missed:
                                 		
00020f e021                      		LDI R18, 0b00000001 ; specific interrupt for timer2
000210 9320 0070                 		STS TIMSK2,R18
                                 
000212 940e 027c                 		CALL writeMissedBoat
                                 		;check if flag of hit counter is 0
000214 e0e6                      		LDI ZL,0x06
000215 e0f6                      		LDI ZH,0x06
000216 8180                      		LD R24,Z
000217 e090                      		LDI R25,0x0
000218 1789                      		CP R24,R25
000219 f479                      		BRNE nothing ;if flag is not 0, don't increment the counter
                                 
                                 		;%% Put flag to 1 and Increment counter %%
00021a e0e6                      		LDI ZL,0x06
00021b e0f6                      		LDI ZH,0x06
00021c e091                      		LDI R25,0x1
00021d 8390                      		ST Z,R25
00021e e0e5                      		LDI ZL,0x05
00021f e0f6                      		LDI ZH,0x06
000220 8180                      		LD R24,Z
000221 e091                      		LDI R25,0x1
000222 0f89                      		ADD R24,R25
000223 8380                      		ST Z,R24
000224 e0e4                      		LDI ZL,0x04
000225 e0f6                      		LDI ZH,0x06
000226 8190                      		LD R25,Z
000227 1789                      		CP R24,R25
000228 f111                      		BREQ GameOver
                                 	nothing:
000229 9508                      RET
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% Victory %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 victory:
00022a 94f8                      CLI
                                 /*LDI R18, 0b00000000 ; specific interrupt for timer2
                                 STS TIMSK2,R18*/
                                 
                                 ;%%% LOADING VICOTRY PATTERN AT 0x0200
00022b e7e2                      LDI ZL,low(victorybuffer<<1) ;pointer to values in the program memory
00022c e0f6                      LDI ZH,high(victorybuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
00022d e0c0                      LDI YL,0x00 ;pointer to values in the data memory
00022e e0d2                      LDI YH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
00022f e890                      LDI R25,0x80;=128
                                 loopvictory:
000230 9145                      LPM R20,Z+
000231 9349                      ST Y+,R20
000232 950a                      DEC R16
000233 f7e1                      BRNE loopvictory
                                 
000234 9478                      SEI
                                 
                                 /*LDI R18, 0b00000001 ; specific interrupt for timer2
                                 STS TIMSK2,R18
                                 */
                                 
                                 ;% check if reset of the game
                                 checkreset:
000235 b003                      IN R0,PINB ;do R0 = PINB
000236 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
000237 f58e                      BRTC ButtonLow3
                                 
                                 ButtonHigh4:
                                 	
                                 /*	LDI R18, 0b00000000 ; specific interrupt for timer2
                                 	STS TIMSK2,R18*/
                                 
                                 	;%%% LOADING VICOTRY PATTERN AT 0x0200
000238 efe2                      	LDI ZL,low(playerbuffer<<1) ;pointer to values in the program memory
000239 e0f5                      	LDI ZH,high(playerbuffer<<1)
                                 
00023a e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
00023b e0d2                      	LDI YH,0x02
                                 	;--> donc X=XH+XL=0x0200
                                 
                                 	;%%fill the data memory %%
00023c e890                      	LDI R25,0x80;=128
                                 	loopvictoryreset:
00023d 9145                      	LPM R20,Z+
00023e 9349                      	ST Y+,R20
00023f 950a                      	DEC R16
000240 f7e1                      	BRNE loopvictoryreset
                                 
                                 /*	LDI R18, 0b00000001 ; specific interrupt for timer2
                                 	STS TIMSK2,R18*/
                                 
                                 	;%% Reinitialize the hit counter %%%%%%%
000241 e0e2                      	LDI ZL,0x02
000242 e0f6                      	LDI ZH,0x06
000243 e090                      	LDI R25,0x0
000244 8390                      	ST Z,R25
                                 	;%% Reinitialize the miss counter %%%%%%%
000245 e0e5                      	LDI ZL,0x05
000246 e0f6                      	LDI ZH,0x06
000247 e090                      	LDI R25,0x0
000248 8390                      	ST Z,R25
                                 
000249 ce44                      	RJMP main
                                 
                                 ButtonLow4:
00024a cfea                      	RJMP checkreset
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% GameOver %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 GameOver:
                                 ;%%% LOADING GAME OVER PATTERN AT 0x0200
00024b efe2                      LDI ZL,low(gameoverbuffer<<1) ;pointer to values in the program memory
00024c e0f6                      LDI ZH,high(gameoverbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
00024d e0c0                      LDI YL,0x00 ;pointer to values in the data memory
00024e e0d2                      LDI YH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
00024f e890                      LDI R25,0x80;=128
                                 loopGameOver:
000250 9145                      LPM R20,Z+
000251 9349                      ST Y+,R20
000252 950a                      DEC R16
000253 f7e1                      BRNE loopGameOver
                                 
                                 ;% check if reset of the game
                                 checkreset2:
000254 b003                      IN R0,PINB ;do R0 = PINB
000255 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
000256 f496                      BRTC ButtonLow3
                                 
                                 ButtonHigh3: 
                                 	;%%% reloading starting pattern
000257 efe2                      	LDI ZL,low(playerbuffer<<1) ;pointer to values in the program memory
000258 e0f5                      	LDI ZH,high(playerbuffer<<1)
                                 	; ARE THE SHIFTS OK ? Yes
                                 
000259 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
00025a e0d2                      	LDI YH,0x02
                                 	;--> donc X=XH+XL=0x0200
                                 
                                 	;%%fill the data memory %%
00025b e890                      	LDI R25,0x80;=128
                                 	loopgameoverreset:
00025c 9145                      	LPM R20,Z+
00025d 9349                      	ST Y+,R20
00025e 950a                      	DEC R16
00025f f7e1                      	BRNE loopgameoverreset
                                 
                                 	;%% Reinitialize the miss counter %%%%%%%
000260 e0e5                      	LDI ZL,0x05
000261 e0f6                      	LDI ZH,0x06
000262 e090                      	LDI R25,0x0
000263 8390                      	ST Z,R25
                                 	;%% Reinitialize the hit counter %%%%%%%
000264 e0e2                      	LDI ZL,0x02
000265 e0f6                      	LDI ZH,0x06
000266 e090                      	LDI R25,0x0
000267 8390                      	ST Z,R25
                                 
000268 ce25                      	RJMP main
                                 
                                 ButtonLow3:
000269 cfea                      	RJMP checkreset2
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 writeHitBoat:
00026a e0e0                      	LDI ZL, 0x00
00026b e0f4                      	LDI ZH, 0x04
00026c 8170                      	LD R23, Z
00026d e098                      	LDI R25, 0x8
00026e 1b79                      	SUB R23, R25
00026f 937f                      	PUSH R23
000270 940e 0293                 	CALL write5bitsR23
000272 917f                      	POP R23
000273 0f79                      	ADD R23, R25
                                 
000274 937f                      	PUSH R23
000275 940e 0293                 	CALL write5bitsR23
000277 917f                      	POP R23
                                 
000278 0f79                      	ADD R23, R25
000279 940e 0293                 	CALL write5bitsR23
00027b 9508                      RET
                                 
                                 writeMissedBoat:
00027c e0e0                      	LDI ZL, 0x00
00027d e0f4                      	LDI ZH, 0x04
00027e 8170                      	LD R23, Z
00027f e098                      	LDI R25, 0x8
000280 1b79                      	SUB R23, R25
000281 937f                      	PUSH R23
000282 940e 028a                 	CALL writeMiss
000284 917f                      	POP R23
000285 0f79                      	ADD R23, R25
000286 0f79                      	ADD R23, R25
000287 940e 028a                 	CALL writeMiss
000289 9508                      RET
                                 
                                 writeMiss:
00028a e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
00028b e0d2                      	LDI YH,0x02
00028c 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
00028d f410                      	BRCC nocarry55
00028e e071                      	LDI R23,0x01
00028f 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry55:
000290 e171                      	LDI R23,0b00010001 ;reuse R23, no link with previous R23
000291 8378                      	ST Y,R23
000292 9508                      RET
                                 
                                 write5bitsR23:
000293 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
000294 e0d2                      	LDI YH,0x02
000295 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
000296 f410                      	BRCC nocarry44
000297 e071                      	LDI R23,0x01
000298 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry44:
000299 e17f                      	LDI R23,0b00011111 ;reuse R23, no link with previous R23
00029a 8378                      	ST Y,R23
00029b 9508                      RET
                                 
                                 writeMiddleBit:
00029c e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
00029d e0d2                      	LDI YH,0x02
00029e 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
00029f f410                      	BRCC nocarry3
0002a0 e071                      	LDI R23,0x01
0002a1 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry3:
0002a2 e074                      	LDI R23,0b00000100 ;reuse R23, no link with previous R23
0002a3 8378                      	ST Y,R23
0002a4 9508                      RET
                                 
                                 write5zeros:
0002a5 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
0002a6 e0d2                      	LDI YH,0x02
0002a7 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
0002a8 f410                      	BRCC nocarry4
0002a9 e071                      	LDI R23,0x01
0002aa 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry4:
0002ab e070                      	LDI R23,0b00000000 ;reuse R23, no link with previous R23
0002ac 8378                      	ST Y,R23
0002ad 9508                      RET
                                 
                                 write5bits:
0002ae e065                      	LDI R22, 0x5
                                 	loop_write5:
0002af fb50                      	BST R21,0
0002b0 982b                      	CBI PORTB,3
0002b1 f40e                      	BRTC write_0	;0 into the T flag
                                 	write_1:
0002b2 9a2b                      		SBI PORTB,3
                                 	write_0:
0002b3 9a2d                      	SBI PORTB,5
0002b4 982d                      	CBI PORTB,5
                                 
0002b5 9556                      	LSR R21 ; logical shift register R21 to the right !!!NEW!!! -->pas sur
                                 
0002b6 956a                      	DEC R22
0002b7 f7b9                      	BRNE loop_write5
0002b8 9508                      RET
                                 
                                 ;%%%%%%%%%%%%%%%%%% BUFFERS STORED IN THE PROGRAM MEMORY: CANNOT BE CHANGED AT RUNTIME %%%%%%%%%%%%%%%%%%%%%
                                 ;Attention only the 5 LSB of each compartment will be used for the 5 columns
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% BUFFER TO STORE THE SHIPS %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 initbuffer:
0002b9 1f00
0002ba 0000
0002bb 1f00
0002bc 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
0002bd 1f00
0002be 0000
0002bf 1f00
0002c0 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
0002c1 1f00
0002c2 0000
0002c3 1f00
0002c4 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
0002c5 0000
0002c6 0000
0002c7 0000
0002c8 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002c9 0000
0002ca 0000
0002cb 0000
0002cc 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002cd 0000
0002ce 0000
0002cf 0000
0002d0 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002d1 0000
0002d2 0000
0002d3 0000
0002d4 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
0002d5 0000
0002d6 0000
0002d7 0000
0002d8 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
0002d9 0000
0002da 1f00
0002db 0000
0002dc 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002dd 0000
0002de 1f00
0002df 0000
0002e0 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002e1 0000
0002e2 1f00
0002e3 0000
0002e4 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002e5 0000
0002e6 0000
0002e7 0000
0002e8 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002e9 0000
0002ea 0000
0002eb 0000
0002ec 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002ed 0000
0002ee 0000
0002ef 0000
0002f0 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002f1 0000
0002f2 0000
0002f3 0000
0002f4 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
0002f5 0000
0002f6 0000
0002f7 0000
0002f8 1f00                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00011111 ; "fake column", not to display
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Second buffer for the players to try to shoot %%%%%%%%%%%%%%%%%%%%%%%%%
                                 playerbuffer:
0002f9 0000
0002fa 0000
0002fb 0000
0002fc 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002fd 0000
0002fe 0000
0002ff 0000
000300 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000301 0000
000302 0000
000303 0000
000304 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000305 0000
000306 0000
000307 0000
000308 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000309 0000
00030a 0000
00030b 0000
00030c 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00030d 0000
00030e 0000
00030f 0000
000310 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000311 0000
000312 0000
000313 0000
000314 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000315 0000
000316 0000
000317 0000
000318 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
000319 0000
00031a 0000
00031b 0000
00031c 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00031d 0000
00031e 0000
00031f 0000
000320 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000321 0000
000322 0000
000323 0000
000324 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000325 0000
000326 0000
000327 0000
000328 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000329 0000
00032a 0000
00032b 0000
00032c 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00032d 0000
00032e 0000
00032f 0000
000330 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000331 0000
000332 0000
000333 0000
000334 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
000335 0000
000336 0000
000337 0000
000338 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Victory Matrix %%%%%%%%%%%%%%%%%%%%%%%%%
                                 victorybuffer:
000339 1e00
00033a 1f1f
00033b 1f11
00033c 0011                      .db 0b00000000, 0b00011110, 0b00011111, 0b00011111, 0b00010001, 0b00011111, 0b00010001, 0b00000000
00033d 1100
00033e 1110
00033f 0411
000340 0011                      .db 0b00000000, 0b00010001, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00010001, 0b00000000
000341 1200
000342 1f10
000343 0411
000344 0011                      .db 0b00000000, 0b00010010, 0b00010000, 0b00011111, 0b00010001, 0b00000100, 0b00010001, 0b00000000 
000345 1e00
000346 111f
000347 0411
000348 001f                      .db 0b00000000, 0b00011110, 0b00011111, 0b00010001, 0b00010001, 0b00000100, 0b00011111, 0b00000000
000349 1200
00034a 1110
00034b 0411
00034c 0004                      .db 0b00000000, 0b00010010, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00000100, 0b00000000
00034d 1100
00034e 1110
00034f 0411
000350 0004                      .db 0b00000000, 0b00010001, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00000100, 0b00000000
000351 1e00
000352 111f
000353 041f
000354 0004                      .db 0b00000000, 0b00011110, 0b00011111, 0b00010001, 0b00011111, 0b00000100, 0b00000100, 0b00000000 
000355 0000
000356 0000
000357 0000
000358 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
000359 1f00
00035a 001f
00035b 1100
00035c 001f                      .db 0b00000000, 0b00011111, 0b00011111, 0b00000000, 0b00000000, 0b00010001, 0b00011111, 0b00000000
00035d 1100
00035e 0010
00035f 1100
000360 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00010001, 0b00010000, 0b00000000
000361 1100
000362 001f
000363 1100
000364 0010                      .db 0b00000000, 0b00010001, 0b00011111, 0b00000000, 0b00000000, 0b00010001, 0b00010000, 0b00000000
000365 1100
000366 0010
000367 1f00
000368 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00011111, 0b00010000, 0b00000000
000369 1100
00036a 0010
00036b 1000
00036c 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00010000, 0b00010000, 0b00000000
00036d 1100
00036e 0010
00036f 1000
000370 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00010000, 0b00010000, 0b00000000
000371 1f00
000372 0010
000373 1000
000374 001f                      .db 0b00000000, 0b00011111, 0b00010000, 0b00000000, 0b00000000, 0b00010000, 0b00011111, 0b00000000 
000375 0000
000376 0000
000377 0000
000378 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Fail Matrix %%%%%%%%%%%%%%%%%%%%%%%%%
                                 gameoverbuffer:
000379 1f1f
00037a 1e1b
00037b 110f
00037c 1e1e                      .db 0b00011111, 0b00011111, 0b00011011, 0b00011110, 0b00001111, 0b00010001, 0b00011110, 0b00011110
00037d 1110
00037e 1015
00037f 1109
000380 1210                      .db 0b00010000, 0b00010001, 0b00010101, 0b00010000, 0b00001001, 0b00010001, 0b00010000, 0b00010010
000381 1f10
000382 1015
000383 1109
000384 1e10                      .db 0b00010000, 0b00011111, 0b00010101, 0b00010000, 0b00001001, 0b00010001, 0b00010000, 0b00011110
000385 1110
000386 1e11
000387 1109
000388 181e                      .db 0b00010000, 0b00010001, 0b00010001, 0b00011110, 0b00001001, 0b00010001, 0b00011110, 0b00011000
000389 1116
00038a 1011
00038b 1109
00038c 1410                      .db 0b00010110, 0b00010001, 0b00010001, 0b00010000, 0b00001001, 0b00010001, 0b00010000, 0b00010100
00038d 1112
00038e 1011
00038f 0a09
000390 1210                      .db 0b00010010, 0b00010001, 0b00010001, 0b00010000, 0b00001001, 0b00001010, 0b00010000, 0b00010010
000391 111e
000392 1e11
000393 040f
000394 111e                      .db 0b00011110, 0b00010001, 0b00010001, 0b00011110, 0b00001111, 0b00000100, 0b00011110, 0b00010001 
000395 0000
000396 0000
000397 0000
000398 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
000399 0300
00039a 001e
00039b 0000
00039c 0000                      .db 0b00000000, 0b00000011, 0b00011110, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00039d 0400
00039e 1f01
00039f 1f1f
0003a0 001e                      .db 0b00000000, 0b00000100, 0b00000001, 0b00011111, 0b00011111, 0b00011111, 0b00011110, 0b00000000
0003a1 0400
0003a2 0001
0003a3 0400
0003a4 0001                      .db 0b00000000, 0b00000100, 0b00000001, 0b00000000, 0b00000000, 0b00000100, 0b00000001, 0b00000000
0003a5 0700
0003a6 001f
0003a7 0700
0003a8 001f                      .db 0b00000000, 0b00000111, 0b00011111, 0b00000000, 0b00000000, 0b00000111, 0b00011111, 0b00000000
0003a9 0400
0003aa 0001
0003ab 0400
0003ac 0001                      .db 0b00000000, 0b00000100, 0b00000001, 0b00000000, 0b00000000, 0b00000100, 0b00000001, 0b00000000
0003ad 0400
0003ae 1f01
0003af 1f1f
0003b0 001e                      .db 0b00000000, 0b00000100, 0b00000001, 0b00011111, 0b00011111, 0b00011111, 0b00011110, 0b00000000
0003b1 0300
0003b2 001e
0003b3 0000


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   6 y  :   8 z  :  48 r0 :  10 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  31 r17:   4 r18:  12 r19:   4 r20:  26 
r21:   4 r22:   2 r23: 116 r24:  20 r25:  60 r26:   9 r27:   9 r28:  12 
r29:  12 r30:  47 r31:  47 
Registers used: 20 out of 35 (57.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  28 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :  10 brcs  :   0 break :   0 breq  :   3 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  16 brpl  :   0 brsh  :   2 brtc  :   6 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  :  45 cbi   :  20 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   9 cpc   :   0 
cpi   :   0 cpse  :   0 dec   :  12 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   7 inc   :   0 jmp   :   0 
ld    :  17 ldd   :   0 ldi   : 224 lds   :   2 lpm   :   6 lsl   :   0 
lsr   :   1 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   7 or    :   0 ori   :   0 out   :   5 pop   :   9 
push  :   9 rcall :   0 ret   :   8 reti  :   2 rjmp  :  48 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  36 sbic  :   0 sbis  :  16 
sbiw  :   2 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  37 std   :   0 sts   :  10 
sub   :   2 subi  :   2 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00076a   1334    504   1838   32768   5.6%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
