Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Mar  1 14:46:06 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simple_io_control_sets_placed.rpt
| Design       : simple_io
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             136 |           33 |
| No           | No                    | Yes                    |              52 |           17 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |             120 |           26 |
| Yes          | Yes                   | No                     |              52 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                                                   Enable Signal                                                  |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clock_wiz_0/inst/clk_out2       | output_terminal_inst/UART_TX_INST/r_SM_Main[2]                                                                   |                                                  |                1 |              1 |         1.00 |
| ~clock_wiz_0/inst/clk_out2       |                                                                                                                  |                                                  |                1 |              1 |         1.00 |
|  dmic_clockgen_inst/vauxp14_OBUF | u_multi_ddr_to_sdr/ddr_to_sdr_inst[0].u_ddr_to_sdr/ddr_data_low                                                  | btnC_IBUF                                        |                3 |              8 |         2.67 |
|  dmic_clockgen_inst/vauxp14_OBUF | JC_IBUF__0_BUFG[3]                                                                                               | btnC_IBUF                                        |                3 |              8 |         2.67 |
|  clock_wiz_0/inst/clk_out2       | output_terminal_inst/UART_TX_INST/r_Tx_Data_0                                                                    |                                                  |                2 |              8 |         4.00 |
|  clock_wiz_0/inst/clk_out2       | output_terminal_inst/UART_TX_INST/r_Clock_Count_1                                                                | output_terminal_inst/UART_TX_INST/r_Clock_Count0 |                3 |              8 |         2.67 |
|  clock_wiz_0/inst/clk_out2       | sel                                                                                                              | btnC_IBUF                                        |                3 |              8 |         2.67 |
|  clock_wiz_0/inst/clk_out1       |                                                                                                                  | btnC_IBUF                                        |                2 |              9 |         4.50 |
|  JC_IBUF__0_BUFG[3]              |                                                                                                                  | btnC_IBUF                                        |                5 |             21 |         4.20 |
|  clock_wiz_0/inst/clk_out2       | output_terminal_inst/uart_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | btnC_IBUF                                        |               11 |             22 |         2.00 |
|  clock_wiz_0/inst/clk_out2       | output_terminal_inst/uart_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | btnC_IBUF                                        |                9 |             22 |         2.44 |
|  JC_IBUF__0_BUFG[3]              | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                         | btnC_IBUF                                        |                5 |             24 |         4.80 |
|  JC_IBUF__0_BUFG[3]              | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | btnC_IBUF                                        |                4 |             24 |         6.00 |
|  clock_wiz_0/inst/clk_out2       | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                         | btnC_IBUF                                        |                4 |             24 |         6.00 |
|  clock_wiz_0/inst/clk_out2       | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                           | btnC_IBUF                                        |                4 |             24 |         6.00 |
|  clock_wiz_0/inst/clk_out2       |                                                                                                                  | btnC_IBUF                                        |               12 |             26 |         2.17 |
|  JC_IBUF__0_BUFG[3]              |                                                                                                                  |                                                  |               14 |             64 |         4.57 |
|  clock_wiz_0/inst/clk_out2       |                                                                                                                  |                                                  |               18 |             71 |         3.94 |
+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


