Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at arbiter.v(44): always construct contains both blocking and non-blocking assignments File: C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v Line: 44
Warning (10268): Verilog HDL information at arbiter.v(44): always construct contains both blocking and non-blocking assignments File: C:/Projects/SD/Problema_1/arbiter.v Line: 44
