// Seed: 1366535582
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9
);
  assign id_8#(
      .id_4(1),
      .id_2((-1'b0)),
      .id_0(1),
      .id_0(1 == 1'b0),
      .id_0(1)
  ) = {!id_0{-1 < id_2}} - -1;
endmodule
module module_1 #(
    parameter id_18 = 32'd49,
    parameter id_8  = 32'd64
) (
    output supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    input wand id_5,
    output tri0 id_6,
    input tri1 id_7,
    output supply1 _id_8,
    output wand id_9,
    input tri1 id_10,
    output uwire id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wor id_14,
    output tri id_15,
    input tri1 id_16,
    input tri id_17,
    output tri0 _id_18
);
  wire id_20 = -id_1;
  logic [id_8 : id_18] id_21;
  ;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_5,
      id_17,
      id_1,
      id_5,
      id_3,
      id_10,
      id_15,
      id_7
  );
  assign modCall_1.id_0 = 0;
  logic id_22;
endmodule
