/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2018.12 Build: release Linux 64-bit                         */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    /home/cad/tools/semifore/csrCompile/LATEST/bin/x64_re6/csrCompile -v */
/*    -c                                                                   */
/*    /data/ssmith/work/repos/soc/dv/common/scripts/semifore_css/bitfield_enum_doc.css */
/*    -t h spio_plic.csr -o gen_sw/spio_plic                               */
/*                                                                         */
/* Input files:                                                            */
/*    spio_plic.csr                                                        */
/*                                                                         */
/* Configuration files:                                                    */
/*    /data/ssmith/work/repos/soc/dv/common/scripts/semifore_css/bitfield_enum_doc.css */
/*                                                                         */
/* Generated on: Fri May  3 09:15:11 2019                                  */
/*           by: ssmith                                                    */
/*                                                                         */

#ifndef _SPIO_PLIC_H_
#define _SPIO_PLIC_H_

#include <stdint.h>

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Register: spio_plic::priority_0                             */
/* Source filename: spio_plic.csr, line: 11                                */
/* Title: Priority Source 0                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 0 (no interrupt)
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 14                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt. (hardwired to 0)
         */
         uint32_t priority : 3; /* bits 2 to 0; R; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_0_t;

/* Typedef for Register: spio_plic::priority_1                             */
/* Source filename: spio_plic.csr, line: 24                                */
/* Title: Priority Source 1                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 1
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 27                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_1_t;

/* Typedef for Register: spio_plic::priority_2                             */
/* Source filename: spio_plic.csr, line: 36                                */
/* Title: Priority Source 2                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 2
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 39                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_2_t;

/* Typedef for Register: spio_plic::priority_3                             */
/* Source filename: spio_plic.csr, line: 48                                */
/* Title: Priority Source 3                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 3
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 51                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_3_t;

/* Typedef for Register: spio_plic::priority_4                             */
/* Source filename: spio_plic.csr, line: 60                                */
/* Title: Priority Source 4                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 4
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 63                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_4_t;

/* Typedef for Register: spio_plic::priority_5                             */
/* Source filename: spio_plic.csr, line: 72                                */
/* Title: Priority Source 5                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 5
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 75                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_5_t;

/* Typedef for Register: spio_plic::priority_6                             */
/* Source filename: spio_plic.csr, line: 84                                */
/* Title: Priority Source 6                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 6
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 87                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_6_t;

/* Typedef for Register: spio_plic::priority_7                             */
/* Source filename: spio_plic.csr, line: 96                                */
/* Title: Priority Source 7                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 7
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 99                       */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_7_t;

/* Typedef for Register: spio_plic::priority_8                             */
/* Source filename: spio_plic.csr, line: 108                               */
/* Title: Priority Source 8                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 8
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 111                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_8_t;

/* Typedef for Register: spio_plic::priority_9                             */
/* Source filename: spio_plic.csr, line: 120                               */
/* Title: Priority Source 9                                                */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 9
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 123                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_9_t;

/* Typedef for Register: spio_plic::priority_10                            */
/* Source filename: spio_plic.csr, line: 132                               */
/* Title: Priority Source 10                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 10
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 135                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_10_t;

/* Typedef for Register: spio_plic::priority_11                            */
/* Source filename: spio_plic.csr, line: 144                               */
/* Title: Priority Source 11                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 11
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 147                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_11_t;

/* Typedef for Register: spio_plic::priority_12                            */
/* Source filename: spio_plic.csr, line: 156                               */
/* Title: Priority Source 12                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 12
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 159                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_12_t;

/* Typedef for Register: spio_plic::priority_13                            */
/* Source filename: spio_plic.csr, line: 168                               */
/* Title: Priority Source 13                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 13
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 171                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_13_t;

/* Typedef for Register: spio_plic::priority_14                            */
/* Source filename: spio_plic.csr, line: 180                               */
/* Title: Priority Source 14                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 14
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 183                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_14_t;

/* Typedef for Register: spio_plic::priority_15                            */
/* Source filename: spio_plic.csr, line: 192                               */
/* Title: Priority Source 15                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 15
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 195                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_15_t;

/* Typedef for Register: spio_plic::priority_16                            */
/* Source filename: spio_plic.csr, line: 204                               */
/* Title: Priority Source 16                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 16
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 207                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_16_t;

/* Typedef for Register: spio_plic::priority_17                            */
/* Source filename: spio_plic.csr, line: 216                               */
/* Title: Priority Source 17                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 17
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 219                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_17_t;

/* Typedef for Register: spio_plic::priority_18                            */
/* Source filename: spio_plic.csr, line: 228                               */
/* Title: Priority Source 18                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 18
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 231                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_18_t;

/* Typedef for Register: spio_plic::priority_19                            */
/* Source filename: spio_plic.csr, line: 240                               */
/* Title: Priority Source 19                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 19
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 243                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_19_t;

/* Typedef for Register: spio_plic::priority_20                            */
/* Source filename: spio_plic.csr, line: 252                               */
/* Title: Priority Source 20                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 20
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 255                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_20_t;

/* Typedef for Register: spio_plic::priority_21                            */
/* Source filename: spio_plic.csr, line: 264                               */
/* Title: Priority Source 21                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 21
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 267                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_21_t;

/* Typedef for Register: spio_plic::priority_22                            */
/* Source filename: spio_plic.csr, line: 276                               */
/* Title: Priority Source 22                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 22
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 279                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_22_t;

/* Typedef for Register: spio_plic::priority_23                            */
/* Source filename: spio_plic.csr, line: 288                               */
/* Title: Priority Source 23                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 23
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 291                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_23_t;

/* Typedef for Register: spio_plic::priority_24                            */
/* Source filename: spio_plic.csr, line: 300                               */
/* Title: Priority Source 24                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 24
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 303                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_24_t;

/* Typedef for Register: spio_plic::priority_25                            */
/* Source filename: spio_plic.csr, line: 312                               */
/* Title: Priority Source 25                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 25
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 315                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_25_t;

/* Typedef for Register: spio_plic::priority_26                            */
/* Source filename: spio_plic.csr, line: 324                               */
/* Title: Priority Source 26                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 26
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 327                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_26_t;

/* Typedef for Register: spio_plic::priority_27                            */
/* Source filename: spio_plic.csr, line: 336                               */
/* Title: Priority Source 27                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 27
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 339                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_27_t;

/* Typedef for Register: spio_plic::priority_28                            */
/* Source filename: spio_plic.csr, line: 348                               */
/* Title: Priority Source 28                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 28
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 351                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_28_t;

/* Typedef for Register: spio_plic::priority_29                            */
/* Source filename: spio_plic.csr, line: 360                               */
/* Title: Priority Source 29                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 29
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 363                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_29_t;

/* Typedef for Register: spio_plic::priority_30                            */
/* Source filename: spio_plic.csr, line: 372                               */
/* Title: Priority Source 30                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 30
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 375                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_30_t;

/* Typedef for Register: spio_plic::priority_31                            */
/* Source filename: spio_plic.csr, line: 384                               */
/* Title: Priority Source 31                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 31
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 387                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_31_t;

/* Typedef for Register: spio_plic::priority_32                            */
/* Source filename: spio_plic.csr, line: 396                               */
/* Title: Priority Source 32                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 32
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 399                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_32_t;

/* Typedef for Register: spio_plic::priority_33                            */
/* Source filename: spio_plic.csr, line: 408                               */
/* Title: Priority Source 33                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 33
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 411                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_33_t;

/* Typedef for Register: spio_plic::priority_34                            */
/* Source filename: spio_plic.csr, line: 420                               */
/* Title: Priority Source 34                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 34
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 423                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_34_t;

/* Typedef for Register: spio_plic::priority_35                            */
/* Source filename: spio_plic.csr, line: 432                               */
/* Title: Priority Source 35                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 35
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 435                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_35_t;

/* Typedef for Register: spio_plic::priority_36                            */
/* Source filename: spio_plic.csr, line: 444                               */
/* Title: Priority Source 36                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 36
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 447                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_36_t;

/* Typedef for Register: spio_plic::priority_37                            */
/* Source filename: spio_plic.csr, line: 456                               */
/* Title: Priority Source 37                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 37
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 459                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_37_t;

/* Typedef for Register: spio_plic::priority_38                            */
/* Source filename: spio_plic.csr, line: 468                               */
/* Title: Priority Source 38                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 38
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 471                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_38_t;

/* Typedef for Register: spio_plic::priority_39                            */
/* Source filename: spio_plic.csr, line: 480                               */
/* Title: Priority Source 39                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 39
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 483                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_39_t;

/* Typedef for Register: spio_plic::priority_40                            */
/* Source filename: spio_plic.csr, line: 492                               */
/* Title: Priority Source 40                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 40
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 495                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_40_t;

/* Typedef for Register: spio_plic::priority_41                            */
/* Source filename: spio_plic.csr, line: 504                               */
/* Title: Priority Source 41                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 41
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 507                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_41_t;

/* Typedef for Register: spio_plic::priority_42                            */
/* Source filename: spio_plic.csr, line: 516                               */
/* Title: Priority Source 42                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 42
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 519                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_42_t;

/* Typedef for Register: spio_plic::priority_43                            */
/* Source filename: spio_plic.csr, line: 528                               */
/* Title: Priority Source 43                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 43
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 531                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_43_t;

/* Typedef for Register: spio_plic::priority_44                            */
/* Source filename: spio_plic.csr, line: 540                               */
/* Title: Priority Source 44                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 44
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 543                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_44_t;

/* Typedef for Register: spio_plic::priority_45                            */
/* Source filename: spio_plic.csr, line: 552                               */
/* Title: Priority Source 45                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 45
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 555                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_45_t;

/* Typedef for Register: spio_plic::priority_46                            */
/* Source filename: spio_plic.csr, line: 564                               */
/* Title: Priority Source 46                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 46
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 567                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_46_t;

/* Typedef for Register: spio_plic::priority_47                            */
/* Source filename: spio_plic.csr, line: 576                               */
/* Title: Priority Source 47                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 47
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 579                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_47_t;

/* Typedef for Register: spio_plic::priority_48                            */
/* Source filename: spio_plic.csr, line: 588                               */
/* Title: Priority Source 48                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 48
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 591                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_48_t;

/* Typedef for Register: spio_plic::priority_49                            */
/* Source filename: spio_plic.csr, line: 600                               */
/* Title: Priority Source 49                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 49
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 603                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_49_t;

/* Typedef for Register: spio_plic::priority_50                            */
/* Source filename: spio_plic.csr, line: 612                               */
/* Title: Priority Source 50                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 50
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 615                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_50_t;

/* Typedef for Register: spio_plic::priority_51                            */
/* Source filename: spio_plic.csr, line: 624                               */
/* Title: Priority Source 51                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 51
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 627                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_51_t;

/* Typedef for Register: spio_plic::priority_52                            */
/* Source filename: spio_plic.csr, line: 636                               */
/* Title: Priority Source 52                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 52
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 639                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_52_t;

/* Typedef for Register: spio_plic::priority_53                            */
/* Source filename: spio_plic.csr, line: 648                               */
/* Title: Priority Source 53                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 53
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 651                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_53_t;

/* Typedef for Register: spio_plic::priority_54                            */
/* Source filename: spio_plic.csr, line: 660                               */
/* Title: Priority Source 54                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 54
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 663                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_54_t;

/* Typedef for Register: spio_plic::priority_55                            */
/* Source filename: spio_plic.csr, line: 672                               */
/* Title: Priority Source 55                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 55
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 675                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_55_t;

/* Typedef for Register: spio_plic::priority_56                            */
/* Source filename: spio_plic.csr, line: 684                               */
/* Title: Priority Source 56                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 56
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 687                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_56_t;

/* Typedef for Register: spio_plic::priority_57                            */
/* Source filename: spio_plic.csr, line: 696                               */
/* Title: Priority Source 57                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 57
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 699                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_57_t;

/* Typedef for Register: spio_plic::priority_58                            */
/* Source filename: spio_plic.csr, line: 708                               */
/* Title: Priority Source 58                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 58
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 711                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_58_t;

/* Typedef for Register: spio_plic::priority_59                            */
/* Source filename: spio_plic.csr, line: 720                               */
/* Title: Priority Source 59                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 59
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 723                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_59_t;

/* Typedef for Register: spio_plic::priority_60                            */
/* Source filename: spio_plic.csr, line: 732                               */
/* Title: Priority Source 60                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 60
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 735                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_60_t;

/* Typedef for Register: spio_plic::priority_61                            */
/* Source filename: spio_plic.csr, line: 744                               */
/* Title: Priority Source 61                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 61
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 747                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_61_t;

/* Typedef for Register: spio_plic::priority_62                            */
/* Source filename: spio_plic.csr, line: 756                               */
/* Title: Priority Source 62                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 62
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 759                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_62_t;

/* Typedef for Register: spio_plic::priority_63                            */
/* Source filename: spio_plic.csr, line: 768                               */
/* Title: Priority Source 63                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 63
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 771                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_63_t;

/* Typedef for Register: spio_plic::priority_64                            */
/* Source filename: spio_plic.csr, line: 780                               */
/* Title: Priority Source 64                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 64
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 783                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_64_t;

/* Typedef for Register: spio_plic::priority_65                            */
/* Source filename: spio_plic.csr, line: 792                               */
/* Title: Priority Source 65                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 65
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 795                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_65_t;

/* Typedef for Register: spio_plic::priority_66                            */
/* Source filename: spio_plic.csr, line: 804                               */
/* Title: Priority Source 66                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 66
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 807                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_66_t;

/* Typedef for Register: spio_plic::priority_67                            */
/* Source filename: spio_plic.csr, line: 816                               */
/* Title: Priority Source 67                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 67
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 819                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_67_t;

/* Typedef for Register: spio_plic::priority_68                            */
/* Source filename: spio_plic.csr, line: 828                               */
/* Title: Priority Source 68                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 68
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 831                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_68_t;

/* Typedef for Register: spio_plic::priority_69                            */
/* Source filename: spio_plic.csr, line: 840                               */
/* Title: Priority Source 69                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 69
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 843                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_69_t;

/* Typedef for Register: spio_plic::priority_70                            */
/* Source filename: spio_plic.csr, line: 852                               */
/* Title: Priority Source 70                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 70
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 855                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_70_t;

/* Typedef for Register: spio_plic::priority_71                            */
/* Source filename: spio_plic.csr, line: 864                               */
/* Title: Priority Source 71                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 71
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 867                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_71_t;

/* Typedef for Register: spio_plic::priority_72                            */
/* Source filename: spio_plic.csr, line: 876                               */
/* Title: Priority Source 72                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 72
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 879                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_72_t;

/* Typedef for Register: spio_plic::priority_73                            */
/* Source filename: spio_plic.csr, line: 888                               */
/* Title: Priority Source 73                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 73
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 891                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_73_t;

/* Typedef for Register: spio_plic::priority_74                            */
/* Source filename: spio_plic.csr, line: 900                               */
/* Title: Priority Source 74                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 74
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 903                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_74_t;

/* Typedef for Register: spio_plic::priority_75                            */
/* Source filename: spio_plic.csr, line: 912                               */
/* Title: Priority Source 75                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 75
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 915                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_75_t;

/* Typedef for Register: spio_plic::priority_76                            */
/* Source filename: spio_plic.csr, line: 924                               */
/* Title: Priority Source 76                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 76
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 927                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_76_t;

/* Typedef for Register: spio_plic::priority_77                            */
/* Source filename: spio_plic.csr, line: 936                               */
/* Title: Priority Source 77                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 77
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 939                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_77_t;

/* Typedef for Register: spio_plic::priority_78                            */
/* Source filename: spio_plic.csr, line: 948                               */
/* Title: Priority Source 78                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 78
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 951                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_78_t;

/* Typedef for Register: spio_plic::priority_79                            */
/* Source filename: spio_plic.csr, line: 960                               */
/* Title: Priority Source 79                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 79
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 963                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_79_t;

/* Typedef for Register: spio_plic::priority_80                            */
/* Source filename: spio_plic.csr, line: 972                               */
/* Title: Priority Source 80                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 80
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 975                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_80_t;

/* Typedef for Register: spio_plic::priority_81                            */
/* Source filename: spio_plic.csr, line: 984                               */
/* Title: Priority Source 81                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 81
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 987                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_81_t;

/* Typedef for Register: spio_plic::priority_82                            */
/* Source filename: spio_plic.csr, line: 996                               */
/* Title: Priority Source 82                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 82
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 999                      */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_82_t;

/* Typedef for Register: spio_plic::priority_83                            */
/* Source filename: spio_plic.csr, line: 1008                              */
/* Title: Priority Source 83                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 83
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1011                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_83_t;

/* Typedef for Register: spio_plic::priority_84                            */
/* Source filename: spio_plic.csr, line: 1020                              */
/* Title: Priority Source 84                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 84
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1023                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_84_t;

/* Typedef for Register: spio_plic::priority_85                            */
/* Source filename: spio_plic.csr, line: 1032                              */
/* Title: Priority Source 85                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 85
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1035                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_85_t;

/* Typedef for Register: spio_plic::priority_86                            */
/* Source filename: spio_plic.csr, line: 1044                              */
/* Title: Priority Source 86                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 86
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1047                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_86_t;

/* Typedef for Register: spio_plic::priority_87                            */
/* Source filename: spio_plic.csr, line: 1056                              */
/* Title: Priority Source 87                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 87
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1059                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_87_t;

/* Typedef for Register: spio_plic::priority_88                            */
/* Source filename: spio_plic.csr, line: 1068                              */
/* Title: Priority Source 88                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 88
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1071                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_88_t;

/* Typedef for Register: spio_plic::priority_89                            */
/* Source filename: spio_plic.csr, line: 1080                              */
/* Title: Priority Source 89                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 89
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1083                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_89_t;

/* Typedef for Register: spio_plic::priority_90                            */
/* Source filename: spio_plic.csr, line: 1092                              */
/* Title: Priority Source 90                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 90
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1095                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_90_t;

/* Typedef for Register: spio_plic::priority_91                            */
/* Source filename: spio_plic.csr, line: 1104                              */
/* Title: Priority Source 91                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 91
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1107                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_91_t;

/* Typedef for Register: spio_plic::priority_92                            */
/* Source filename: spio_plic.csr, line: 1116                              */
/* Title: Priority Source 92                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 92
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1119                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_92_t;

/* Typedef for Register: spio_plic::priority_93                            */
/* Source filename: spio_plic.csr, line: 1128                              */
/* Title: Priority Source 93                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 93
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1131                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_93_t;

/* Typedef for Register: spio_plic::priority_94                            */
/* Source filename: spio_plic.csr, line: 1140                              */
/* Title: Priority Source 94                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 94
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1143                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_94_t;

/* Typedef for Register: spio_plic::priority_95                            */
/* Source filename: spio_plic.csr, line: 1152                              */
/* Title: Priority Source 95                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 95
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1155                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_95_t;

/* Typedef for Register: spio_plic::priority_96                            */
/* Source filename: spio_plic.csr, line: 1164                              */
/* Title: Priority Source 96                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 96
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1167                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_96_t;

/* Typedef for Register: spio_plic::priority_97                            */
/* Source filename: spio_plic.csr, line: 1176                              */
/* Title: Priority Source 97                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 97
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1179                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_97_t;

/* Typedef for Register: spio_plic::priority_98                            */
/* Source filename: spio_plic.csr, line: 1188                              */
/* Title: Priority Source 98                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 98
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1191                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_98_t;

/* Typedef for Register: spio_plic::priority_99                            */
/* Source filename: spio_plic.csr, line: 1200                              */
/* Title: Priority Source 99                                               */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 99
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1203                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_99_t;

/* Typedef for Register: spio_plic::priority_100                           */
/* Source filename: spio_plic.csr, line: 1212                              */
/* Title: Priority Source 100                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 100
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1215                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_100_t;

/* Typedef for Register: spio_plic::priority_101                           */
/* Source filename: spio_plic.csr, line: 1224                              */
/* Title: Priority Source 101                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 101
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1227                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_101_t;

/* Typedef for Register: spio_plic::priority_102                           */
/* Source filename: spio_plic.csr, line: 1236                              */
/* Title: Priority Source 102                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 102
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1239                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_102_t;

/* Typedef for Register: spio_plic::priority_103                           */
/* Source filename: spio_plic.csr, line: 1248                              */
/* Title: Priority Source 103                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 103
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1251                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_103_t;

/* Typedef for Register: spio_plic::priority_104                           */
/* Source filename: spio_plic.csr, line: 1260                              */
/* Title: Priority Source 104                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 104
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1263                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_104_t;

/* Typedef for Register: spio_plic::priority_105                           */
/* Source filename: spio_plic.csr, line: 1272                              */
/* Title: Priority Source 105                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 105
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1275                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_105_t;

/* Typedef for Register: spio_plic::priority_106                           */
/* Source filename: spio_plic.csr, line: 1284                              */
/* Title: Priority Source 106                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 106
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1287                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_106_t;

/* Typedef for Register: spio_plic::priority_107                           */
/* Source filename: spio_plic.csr, line: 1296                              */
/* Title: Priority Source 107                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 107
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1299                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_107_t;

/* Typedef for Register: spio_plic::priority_108                           */
/* Source filename: spio_plic.csr, line: 1308                              */
/* Title: Priority Source 108                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 108
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1311                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_108_t;

/* Typedef for Register: spio_plic::priority_109                           */
/* Source filename: spio_plic.csr, line: 1320                              */
/* Title: Priority Source 109                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 109
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1323                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_109_t;

/* Typedef for Register: spio_plic::priority_110                           */
/* Source filename: spio_plic.csr, line: 1332                              */
/* Title: Priority Source 110                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 110
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1335                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_110_t;

/* Typedef for Register: spio_plic::priority_111                           */
/* Source filename: spio_plic.csr, line: 1344                              */
/* Title: Priority Source 111                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 111
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1347                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_111_t;

/* Typedef for Register: spio_plic::priority_112                           */
/* Source filename: spio_plic.csr, line: 1356                              */
/* Title: Priority Source 112                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 112
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1359                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_112_t;

/* Typedef for Register: spio_plic::priority_113                           */
/* Source filename: spio_plic.csr, line: 1368                              */
/* Title: Priority Source 113                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 113
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1371                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_113_t;

/* Typedef for Register: spio_plic::priority_114                           */
/* Source filename: spio_plic.csr, line: 1380                              */
/* Title: Priority Source 114                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 114
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1383                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_114_t;

/* Typedef for Register: spio_plic::priority_115                           */
/* Source filename: spio_plic.csr, line: 1392                              */
/* Title: Priority Source 115                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 115
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1395                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_115_t;

/* Typedef for Register: spio_plic::priority_116                           */
/* Source filename: spio_plic.csr, line: 1404                              */
/* Title: Priority Source 116                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 116
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1407                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_116_t;

/* Typedef for Register: spio_plic::priority_117                           */
/* Source filename: spio_plic.csr, line: 1416                              */
/* Title: Priority Source 117                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 117
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1419                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_117_t;

/* Typedef for Register: spio_plic::priority_118                           */
/* Source filename: spio_plic.csr, line: 1428                              */
/* Title: Priority Source 118                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 118
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1431                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_118_t;

/* Typedef for Register: spio_plic::priority_119                           */
/* Source filename: spio_plic.csr, line: 1440                              */
/* Title: Priority Source 119                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 119
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1443                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_119_t;

/* Typedef for Register: spio_plic::priority_120                           */
/* Source filename: spio_plic.csr, line: 1452                              */
/* Title: Priority Source 120                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 120
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1455                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_120_t;

/* Typedef for Register: spio_plic::priority_121                           */
/* Source filename: spio_plic.csr, line: 1464                              */
/* Title: Priority Source 121                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 121
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1467                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_121_t;

/* Typedef for Register: spio_plic::priority_122                           */
/* Source filename: spio_plic.csr, line: 1476                              */
/* Title: Priority Source 122                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 122
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1479                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_122_t;

/* Typedef for Register: spio_plic::priority_123                           */
/* Source filename: spio_plic.csr, line: 1488                              */
/* Title: Priority Source 123                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 123
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1491                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_123_t;

/* Typedef for Register: spio_plic::priority_124                           */
/* Source filename: spio_plic.csr, line: 1500                              */
/* Title: Priority Source 124                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 124
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1503                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_124_t;

/* Typedef for Register: spio_plic::priority_125                           */
/* Source filename: spio_plic.csr, line: 1512                              */
/* Title: Priority Source 125                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 125
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1515                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_125_t;

/* Typedef for Register: spio_plic::priority_126                           */
/* Source filename: spio_plic.csr, line: 1524                              */
/* Title: Priority Source 126                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 126
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1527                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_126_t;

/* Typedef for Register: spio_plic::priority_127                           */
/* Source filename: spio_plic.csr, line: 1536                              */
/* Title: Priority Source 127                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 127
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1539                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_127_t;

/* Typedef for Register: spio_plic::priority_128                           */
/* Source filename: spio_plic.csr, line: 1548                              */
/* Title: Priority Source 128                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 128
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1551                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_128_t;

/* Typedef for Register: spio_plic::priority_129                           */
/* Source filename: spio_plic.csr, line: 1560                              */
/* Title: Priority Source 129                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 129
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1563                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_129_t;

/* Typedef for Register: spio_plic::priority_130                           */
/* Source filename: spio_plic.csr, line: 1572                              */
/* Title: Priority Source 130                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 130
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1575                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_130_t;

/* Typedef for Register: spio_plic::priority_131                           */
/* Source filename: spio_plic.csr, line: 1584                              */
/* Title: Priority Source 131                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 131
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1587                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_131_t;

/* Typedef for Register: spio_plic::priority_132                           */
/* Source filename: spio_plic.csr, line: 1596                              */
/* Title: Priority Source 132                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 132
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1599                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_132_t;

/* Typedef for Register: spio_plic::priority_133                           */
/* Source filename: spio_plic.csr, line: 1608                              */
/* Title: Priority Source 133                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 133
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1611                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_133_t;

/* Typedef for Register: spio_plic::priority_134                           */
/* Source filename: spio_plic.csr, line: 1620                              */
/* Title: Priority Source 134                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 134
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1623                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_134_t;

/* Typedef for Register: spio_plic::priority_135                           */
/* Source filename: spio_plic.csr, line: 1632                              */
/* Title: Priority Source 135                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 135
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1635                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_135_t;

/* Typedef for Register: spio_plic::priority_136                           */
/* Source filename: spio_plic.csr, line: 1644                              */
/* Title: Priority Source 136                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 136
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1647                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_136_t;

/* Typedef for Register: spio_plic::priority_137                           */
/* Source filename: spio_plic.csr, line: 1656                              */
/* Title: Priority Source 137                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 137
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1659                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_137_t;

/* Typedef for Register: spio_plic::priority_138                           */
/* Source filename: spio_plic.csr, line: 1668                              */
/* Title: Priority Source 138                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 138
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1671                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_138_t;

/* Typedef for Register: spio_plic::priority_139                           */
/* Source filename: spio_plic.csr, line: 1680                              */
/* Title: Priority Source 139                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 139
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1683                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_139_t;

/* Typedef for Register: spio_plic::priority_140                           */
/* Source filename: spio_plic.csr, line: 1692                              */
/* Title: Priority Source 140                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 140
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1695                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_140_t;

/* Typedef for Register: spio_plic::priority_141                           */
/* Source filename: spio_plic.csr, line: 1704                              */
/* Title: Priority Source 141                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 141
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1707                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_141_t;

/* Typedef for Register: spio_plic::priority_142                           */
/* Source filename: spio_plic.csr, line: 1716                              */
/* Title: Priority Source 142                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 142
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1719                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_142_t;

/* Typedef for Register: spio_plic::priority_143                           */
/* Source filename: spio_plic.csr, line: 1728                              */
/* Title: Priority Source 143                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 143
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1731                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_143_t;

/* Typedef for Register: spio_plic::priority_144                           */
/* Source filename: spio_plic.csr, line: 1740                              */
/* Title: Priority Source 144                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 144
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1743                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_144_t;

/* Typedef for Register: spio_plic::priority_145                           */
/* Source filename: spio_plic.csr, line: 1752                              */
/* Title: Priority Source 145                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 145
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1755                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_145_t;

/* Typedef for Register: spio_plic::priority_146                           */
/* Source filename: spio_plic.csr, line: 1764                              */
/* Title: Priority Source 146                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 146
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1767                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_146_t;

/* Typedef for Register: spio_plic::priority_147                           */
/* Source filename: spio_plic.csr, line: 1776                              */
/* Title: Priority Source 147                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 147
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1779                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_147_t;

/* Typedef for Register: spio_plic::priority_148                           */
/* Source filename: spio_plic.csr, line: 1788                              */
/* Title: Priority Source 148                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 148
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1791                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_148_t;

/* Typedef for Register: spio_plic::priority_149                           */
/* Source filename: spio_plic.csr, line: 1800                              */
/* Title: Priority Source 149                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 149
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1803                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_149_t;

/* Typedef for Register: spio_plic::priority_150                           */
/* Source filename: spio_plic.csr, line: 1812                              */
/* Title: Priority Source 150                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 150
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1815                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_150_t;

/* Typedef for Register: spio_plic::priority_151                           */
/* Source filename: spio_plic.csr, line: 1824                              */
/* Title: Priority Source 151                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 151
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1827                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_151_t;

/* Typedef for Register: spio_plic::priority_152                           */
/* Source filename: spio_plic.csr, line: 1836                              */
/* Title: Priority Source 152                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 152
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1839                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_152_t;

/* Typedef for Register: spio_plic::priority_153                           */
/* Source filename: spio_plic.csr, line: 1848                              */
/* Title: Priority Source 153                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 153
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1851                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_153_t;

/* Typedef for Register: spio_plic::priority_154                           */
/* Source filename: spio_plic.csr, line: 1860                              */
/* Title: Priority Source 154                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 154
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1863                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_154_t;

/* Typedef for Register: spio_plic::priority_155                           */
/* Source filename: spio_plic.csr, line: 1872                              */
/* Title: Priority Source 155                                              */
/* Description:                                                            */
/**
 *    Priority level for interrupt source 155
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1875                     */
         /* Title: Priority                                                */
         /* Description:                                                   */
         /**
          *    Specifies priority level of interrupt source.  Priority level 
          *    0 effectively disables interrupt.
         */
         uint32_t priority : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_priority_155_t;

/* Typedef for Register: spio_plic::pending_r0                             */
/* Source filename: spio_plic.csr, line: 1884                              */
/* Title: Pending R0                                                       */
/* Description:                                                            */
/**
 *    Pending status for interrupt sources 0-31
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 1887                     */
         /* Title: Status 0                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 0 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status0 : 1; /* bit 0; R; 0 */

         /* Source filename: spio_plic.csr, line: 1896                     */
         /* Title: Status 1                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 1 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status1 : 1; /* bit 1; R; 0 */

         /* Source filename: spio_plic.csr, line: 1905                     */
         /* Title: Status 2                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 2 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status2 : 1; /* bit 2; R; 0 */

         /* Source filename: spio_plic.csr, line: 1914                     */
         /* Title: Status 3                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 3 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status3 : 1; /* bit 3; R; 0 */

         /* Source filename: spio_plic.csr, line: 1923                     */
         /* Title: Status 4                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 4 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status4 : 1; /* bit 4; R; 0 */

         /* Source filename: spio_plic.csr, line: 1932                     */
         /* Title: Status 5                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 5 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status5 : 1; /* bit 5; R; 0 */

         /* Source filename: spio_plic.csr, line: 1941                     */
         /* Title: Status 6                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 6 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status6 : 1; /* bit 6; R; 0 */

         /* Source filename: spio_plic.csr, line: 1950                     */
         /* Title: Status 7                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 7 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status7 : 1; /* bit 7; R; 0 */

         /* Source filename: spio_plic.csr, line: 1959                     */
         /* Title: Status 8                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 8 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status8 : 1; /* bit 8; R; 0 */

         /* Source filename: spio_plic.csr, line: 1968                     */
         /* Title: Status 9                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 9 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status9 : 1; /* bit 9; R; 0 */

         /* Source filename: spio_plic.csr, line: 1977                     */
         /* Title: Status 10                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 10 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status10 : 1; /* bit 10; R; 0 */

         /* Source filename: spio_plic.csr, line: 1986                     */
         /* Title: Status 11                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 11 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status11 : 1; /* bit 11; R; 0 */

         /* Source filename: spio_plic.csr, line: 1995                     */
         /* Title: Status 12                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 12 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status12 : 1; /* bit 12; R; 0 */

         /* Source filename: spio_plic.csr, line: 2004                     */
         /* Title: Status 13                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 13 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status13 : 1; /* bit 13; R; 0 */

         /* Source filename: spio_plic.csr, line: 2013                     */
         /* Title: Status 14                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 14 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status14 : 1; /* bit 14; R; 0 */

         /* Source filename: spio_plic.csr, line: 2022                     */
         /* Title: Status 15                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 15 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status15 : 1; /* bit 15; R; 0 */

         /* Source filename: spio_plic.csr, line: 2031                     */
         /* Title: Status 16                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 16 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status16 : 1; /* bit 16; R; 0 */

         /* Source filename: spio_plic.csr, line: 2040                     */
         /* Title: Status 17                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 17 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status17 : 1; /* bit 17; R; 0 */

         /* Source filename: spio_plic.csr, line: 2049                     */
         /* Title: Status 18                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 18 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status18 : 1; /* bit 18; R; 0 */

         /* Source filename: spio_plic.csr, line: 2058                     */
         /* Title: Status 19                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 19 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status19 : 1; /* bit 19; R; 0 */

         /* Source filename: spio_plic.csr, line: 2067                     */
         /* Title: Status 20                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 20 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status20 : 1; /* bit 20; R; 0 */

         /* Source filename: spio_plic.csr, line: 2076                     */
         /* Title: Status 21                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 21 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status21 : 1; /* bit 21; R; 0 */

         /* Source filename: spio_plic.csr, line: 2085                     */
         /* Title: Status 22                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 22 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status22 : 1; /* bit 22; R; 0 */

         /* Source filename: spio_plic.csr, line: 2094                     */
         /* Title: Status 23                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 23 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status23 : 1; /* bit 23; R; 0 */

         /* Source filename: spio_plic.csr, line: 2103                     */
         /* Title: Status 24                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 24 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status24 : 1; /* bit 24; R; 0 */

         /* Source filename: spio_plic.csr, line: 2112                     */
         /* Title: Status 25                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 25 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status25 : 1; /* bit 25; R; 0 */

         /* Source filename: spio_plic.csr, line: 2121                     */
         /* Title: Status 26                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 26 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status26 : 1; /* bit 26; R; 0 */

         /* Source filename: spio_plic.csr, line: 2130                     */
         /* Title: Status 27                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 27 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status27 : 1; /* bit 27; R; 0 */

         /* Source filename: spio_plic.csr, line: 2139                     */
         /* Title: Status 28                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 28 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status28 : 1; /* bit 28; R; 0 */

         /* Source filename: spio_plic.csr, line: 2148                     */
         /* Title: Status 29                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 29 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status29 : 1; /* bit 29; R; 0 */

         /* Source filename: spio_plic.csr, line: 2157                     */
         /* Title: Status 30                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 30 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status30 : 1; /* bit 30; R; 0 */

         /* Source filename: spio_plic.csr, line: 2166                     */
         /* Title: Status 31                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 31 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status31 : 1; /* bit 31; R; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_pending_r0_t;

/* Typedef for Register: spio_plic::pending_r1                             */
/* Source filename: spio_plic.csr, line: 2177                              */
/* Title: Pending R1                                                       */
/* Description:                                                            */
/**
 *    Pending status for interrupt sources 32-63
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 2180                     */
         /* Title: Status 0                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 32 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status0 : 1; /* bit 0; R; 0 */

         /* Source filename: spio_plic.csr, line: 2189                     */
         /* Title: Status 1                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 33 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status1 : 1; /* bit 1; R; 0 */

         /* Source filename: spio_plic.csr, line: 2198                     */
         /* Title: Status 2                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 34 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status2 : 1; /* bit 2; R; 0 */

         /* Source filename: spio_plic.csr, line: 2207                     */
         /* Title: Status 3                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 35 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status3 : 1; /* bit 3; R; 0 */

         /* Source filename: spio_plic.csr, line: 2216                     */
         /* Title: Status 4                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 36 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status4 : 1; /* bit 4; R; 0 */

         /* Source filename: spio_plic.csr, line: 2225                     */
         /* Title: Status 5                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 37 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status5 : 1; /* bit 5; R; 0 */

         /* Source filename: spio_plic.csr, line: 2234                     */
         /* Title: Status 6                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 38 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status6 : 1; /* bit 6; R; 0 */

         /* Source filename: spio_plic.csr, line: 2243                     */
         /* Title: Status 7                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 39 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status7 : 1; /* bit 7; R; 0 */

         /* Source filename: spio_plic.csr, line: 2252                     */
         /* Title: Status 8                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 40 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status8 : 1; /* bit 8; R; 0 */

         /* Source filename: spio_plic.csr, line: 2261                     */
         /* Title: Status 9                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 41 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status9 : 1; /* bit 9; R; 0 */

         /* Source filename: spio_plic.csr, line: 2270                     */
         /* Title: Status 10                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 42 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status10 : 1; /* bit 10; R; 0 */

         /* Source filename: spio_plic.csr, line: 2279                     */
         /* Title: Status 11                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 43 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status11 : 1; /* bit 11; R; 0 */

         /* Source filename: spio_plic.csr, line: 2288                     */
         /* Title: Status 12                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 44 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status12 : 1; /* bit 12; R; 0 */

         /* Source filename: spio_plic.csr, line: 2297                     */
         /* Title: Status 13                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 45 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status13 : 1; /* bit 13; R; 0 */

         /* Source filename: spio_plic.csr, line: 2306                     */
         /* Title: Status 14                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 46 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status14 : 1; /* bit 14; R; 0 */

         /* Source filename: spio_plic.csr, line: 2315                     */
         /* Title: Status 15                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 47 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status15 : 1; /* bit 15; R; 0 */

         /* Source filename: spio_plic.csr, line: 2324                     */
         /* Title: Status 16                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 48 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status16 : 1; /* bit 16; R; 0 */

         /* Source filename: spio_plic.csr, line: 2333                     */
         /* Title: Status 17                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 49 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status17 : 1; /* bit 17; R; 0 */

         /* Source filename: spio_plic.csr, line: 2342                     */
         /* Title: Status 18                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 50 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status18 : 1; /* bit 18; R; 0 */

         /* Source filename: spio_plic.csr, line: 2351                     */
         /* Title: Status 19                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 51 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status19 : 1; /* bit 19; R; 0 */

         /* Source filename: spio_plic.csr, line: 2360                     */
         /* Title: Status 20                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 52 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status20 : 1; /* bit 20; R; 0 */

         /* Source filename: spio_plic.csr, line: 2369                     */
         /* Title: Status 21                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 53 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status21 : 1; /* bit 21; R; 0 */

         /* Source filename: spio_plic.csr, line: 2378                     */
         /* Title: Status 22                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 54 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status22 : 1; /* bit 22; R; 0 */

         /* Source filename: spio_plic.csr, line: 2387                     */
         /* Title: Status 23                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 55 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status23 : 1; /* bit 23; R; 0 */

         /* Source filename: spio_plic.csr, line: 2396                     */
         /* Title: Status 24                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 56 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status24 : 1; /* bit 24; R; 0 */

         /* Source filename: spio_plic.csr, line: 2405                     */
         /* Title: Status 25                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 57 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status25 : 1; /* bit 25; R; 0 */

         /* Source filename: spio_plic.csr, line: 2414                     */
         /* Title: Status 26                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 58 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status26 : 1; /* bit 26; R; 0 */

         /* Source filename: spio_plic.csr, line: 2423                     */
         /* Title: Status 27                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 59 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status27 : 1; /* bit 27; R; 0 */

         /* Source filename: spio_plic.csr, line: 2432                     */
         /* Title: Status 28                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 60 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status28 : 1; /* bit 28; R; 0 */

         /* Source filename: spio_plic.csr, line: 2441                     */
         /* Title: Status 29                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 61 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status29 : 1; /* bit 29; R; 0 */

         /* Source filename: spio_plic.csr, line: 2450                     */
         /* Title: Status 30                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 62 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status30 : 1; /* bit 30; R; 0 */

         /* Source filename: spio_plic.csr, line: 2459                     */
         /* Title: Status 31                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 63 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status31 : 1; /* bit 31; R; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_pending_r1_t;

/* Typedef for Register: spio_plic::pending_r2                             */
/* Source filename: spio_plic.csr, line: 2470                              */
/* Title: Pending R2                                                       */
/* Description:                                                            */
/**
 *    Pending status for interrupt sources 64-95
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 2473                     */
         /* Title: Status 0                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 64 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status0 : 1; /* bit 0; R; 0 */

         /* Source filename: spio_plic.csr, line: 2482                     */
         /* Title: Status 1                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 65 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status1 : 1; /* bit 1; R; 0 */

         /* Source filename: spio_plic.csr, line: 2491                     */
         /* Title: Status 2                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 66 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status2 : 1; /* bit 2; R; 0 */

         /* Source filename: spio_plic.csr, line: 2500                     */
         /* Title: Status 3                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 67 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status3 : 1; /* bit 3; R; 0 */

         /* Source filename: spio_plic.csr, line: 2509                     */
         /* Title: Status 4                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 68 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status4 : 1; /* bit 4; R; 0 */

         /* Source filename: spio_plic.csr, line: 2518                     */
         /* Title: Status 5                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 69 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status5 : 1; /* bit 5; R; 0 */

         /* Source filename: spio_plic.csr, line: 2527                     */
         /* Title: Status 6                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 70 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status6 : 1; /* bit 6; R; 0 */

         /* Source filename: spio_plic.csr, line: 2536                     */
         /* Title: Status 7                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 71 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status7 : 1; /* bit 7; R; 0 */

         /* Source filename: spio_plic.csr, line: 2545                     */
         /* Title: Status 8                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 72 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status8 : 1; /* bit 8; R; 0 */

         /* Source filename: spio_plic.csr, line: 2554                     */
         /* Title: Status 9                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 73 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status9 : 1; /* bit 9; R; 0 */

         /* Source filename: spio_plic.csr, line: 2563                     */
         /* Title: Status 10                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 74 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status10 : 1; /* bit 10; R; 0 */

         /* Source filename: spio_plic.csr, line: 2572                     */
         /* Title: Status 11                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 75 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status11 : 1; /* bit 11; R; 0 */

         /* Source filename: spio_plic.csr, line: 2581                     */
         /* Title: Status 12                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 76 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status12 : 1; /* bit 12; R; 0 */

         /* Source filename: spio_plic.csr, line: 2590                     */
         /* Title: Status 13                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 77 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status13 : 1; /* bit 13; R; 0 */

         /* Source filename: spio_plic.csr, line: 2599                     */
         /* Title: Status 14                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 78 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status14 : 1; /* bit 14; R; 0 */

         /* Source filename: spio_plic.csr, line: 2608                     */
         /* Title: Status 15                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 79 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status15 : 1; /* bit 15; R; 0 */

         /* Source filename: spio_plic.csr, line: 2617                     */
         /* Title: Status 16                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 80 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status16 : 1; /* bit 16; R; 0 */

         /* Source filename: spio_plic.csr, line: 2626                     */
         /* Title: Status 17                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 81 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status17 : 1; /* bit 17; R; 0 */

         /* Source filename: spio_plic.csr, line: 2635                     */
         /* Title: Status 18                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 82 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status18 : 1; /* bit 18; R; 0 */

         /* Source filename: spio_plic.csr, line: 2644                     */
         /* Title: Status 19                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 83 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status19 : 1; /* bit 19; R; 0 */

         /* Source filename: spio_plic.csr, line: 2653                     */
         /* Title: Status 20                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 84 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status20 : 1; /* bit 20; R; 0 */

         /* Source filename: spio_plic.csr, line: 2662                     */
         /* Title: Status 21                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 85 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status21 : 1; /* bit 21; R; 0 */

         /* Source filename: spio_plic.csr, line: 2671                     */
         /* Title: Status 22                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 86 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status22 : 1; /* bit 22; R; 0 */

         /* Source filename: spio_plic.csr, line: 2680                     */
         /* Title: Status 23                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 87 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status23 : 1; /* bit 23; R; 0 */

         /* Source filename: spio_plic.csr, line: 2689                     */
         /* Title: Status 24                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 88 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status24 : 1; /* bit 24; R; 0 */

         /* Source filename: spio_plic.csr, line: 2698                     */
         /* Title: Status 25                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 89 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status25 : 1; /* bit 25; R; 0 */

         /* Source filename: spio_plic.csr, line: 2707                     */
         /* Title: Status 26                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 90 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status26 : 1; /* bit 26; R; 0 */

         /* Source filename: spio_plic.csr, line: 2716                     */
         /* Title: Status 27                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 91 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status27 : 1; /* bit 27; R; 0 */

         /* Source filename: spio_plic.csr, line: 2725                     */
         /* Title: Status 28                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 92 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status28 : 1; /* bit 28; R; 0 */

         /* Source filename: spio_plic.csr, line: 2734                     */
         /* Title: Status 29                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 93 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status29 : 1; /* bit 29; R; 0 */

         /* Source filename: spio_plic.csr, line: 2743                     */
         /* Title: Status 30                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 94 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status30 : 1; /* bit 30; R; 0 */

         /* Source filename: spio_plic.csr, line: 2752                     */
         /* Title: Status 31                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 95 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status31 : 1; /* bit 31; R; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_pending_r2_t;

/* Typedef for Register: spio_plic::pending_r3                             */
/* Source filename: spio_plic.csr, line: 2763                              */
/* Title: Pending R3                                                       */
/* Description:                                                            */
/**
 *    Pending status for interrupt sources 96-127
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 2766                     */
         /* Title: Status 0                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 96 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status0 : 1; /* bit 0; R; 0 */

         /* Source filename: spio_plic.csr, line: 2775                     */
         /* Title: Status 1                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 97 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status1 : 1; /* bit 1; R; 0 */

         /* Source filename: spio_plic.csr, line: 2784                     */
         /* Title: Status 2                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 98 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status2 : 1; /* bit 2; R; 0 */

         /* Source filename: spio_plic.csr, line: 2793                     */
         /* Title: Status 3                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 99 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status3 : 1; /* bit 3; R; 0 */

         /* Source filename: spio_plic.csr, line: 2802                     */
         /* Title: Status 4                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 100 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status4 : 1; /* bit 4; R; 0 */

         /* Source filename: spio_plic.csr, line: 2811                     */
         /* Title: Status 5                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 101 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status5 : 1; /* bit 5; R; 0 */

         /* Source filename: spio_plic.csr, line: 2820                     */
         /* Title: Status 6                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 102 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status6 : 1; /* bit 6; R; 0 */

         /* Source filename: spio_plic.csr, line: 2829                     */
         /* Title: Status 7                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 103 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status7 : 1; /* bit 7; R; 0 */

         /* Source filename: spio_plic.csr, line: 2838                     */
         /* Title: Status 8                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 104 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status8 : 1; /* bit 8; R; 0 */

         /* Source filename: spio_plic.csr, line: 2847                     */
         /* Title: Status 9                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 105 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status9 : 1; /* bit 9; R; 0 */

         /* Source filename: spio_plic.csr, line: 2856                     */
         /* Title: Status 10                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 106 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status10 : 1; /* bit 10; R; 0 */

         /* Source filename: spio_plic.csr, line: 2865                     */
         /* Title: Status 11                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 107 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status11 : 1; /* bit 11; R; 0 */

         /* Source filename: spio_plic.csr, line: 2874                     */
         /* Title: Status 12                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 108 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status12 : 1; /* bit 12; R; 0 */

         /* Source filename: spio_plic.csr, line: 2883                     */
         /* Title: Status 13                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 109 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status13 : 1; /* bit 13; R; 0 */

         /* Source filename: spio_plic.csr, line: 2892                     */
         /* Title: Status 14                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 110 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status14 : 1; /* bit 14; R; 0 */

         /* Source filename: spio_plic.csr, line: 2901                     */
         /* Title: Status 15                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 111 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status15 : 1; /* bit 15; R; 0 */

         /* Source filename: spio_plic.csr, line: 2910                     */
         /* Title: Status 16                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 112 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status16 : 1; /* bit 16; R; 0 */

         /* Source filename: spio_plic.csr, line: 2919                     */
         /* Title: Status 17                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 113 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status17 : 1; /* bit 17; R; 0 */

         /* Source filename: spio_plic.csr, line: 2928                     */
         /* Title: Status 18                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 114 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status18 : 1; /* bit 18; R; 0 */

         /* Source filename: spio_plic.csr, line: 2937                     */
         /* Title: Status 19                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 115 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status19 : 1; /* bit 19; R; 0 */

         /* Source filename: spio_plic.csr, line: 2946                     */
         /* Title: Status 20                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 116 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status20 : 1; /* bit 20; R; 0 */

         /* Source filename: spio_plic.csr, line: 2955                     */
         /* Title: Status 21                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 117 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status21 : 1; /* bit 21; R; 0 */

         /* Source filename: spio_plic.csr, line: 2964                     */
         /* Title: Status 22                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 118 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status22 : 1; /* bit 22; R; 0 */

         /* Source filename: spio_plic.csr, line: 2973                     */
         /* Title: Status 23                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 119 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status23 : 1; /* bit 23; R; 0 */

         /* Source filename: spio_plic.csr, line: 2982                     */
         /* Title: Status 24                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 120 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status24 : 1; /* bit 24; R; 0 */

         /* Source filename: spio_plic.csr, line: 2991                     */
         /* Title: Status 25                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 121 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status25 : 1; /* bit 25; R; 0 */

         /* Source filename: spio_plic.csr, line: 3000                     */
         /* Title: Status 26                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 122 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status26 : 1; /* bit 26; R; 0 */

         /* Source filename: spio_plic.csr, line: 3009                     */
         /* Title: Status 27                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 123 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status27 : 1; /* bit 27; R; 0 */

         /* Source filename: spio_plic.csr, line: 3018                     */
         /* Title: Status 28                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 124 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status28 : 1; /* bit 28; R; 0 */

         /* Source filename: spio_plic.csr, line: 3027                     */
         /* Title: Status 29                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 125 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status29 : 1; /* bit 29; R; 0 */

         /* Source filename: spio_plic.csr, line: 3036                     */
         /* Title: Status 30                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 126 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status30 : 1; /* bit 30; R; 0 */

         /* Source filename: spio_plic.csr, line: 3045                     */
         /* Title: Status 31                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 127 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status31 : 1; /* bit 31; R; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_pending_r3_t;

/* Typedef for Register: spio_plic::pending_r4                             */
/* Source filename: spio_plic.csr, line: 3056                              */
/* Title: Pending R4                                                       */
/* Description:                                                            */
/**
 *    Pending status for interrupt sources 128-155
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 3059                     */
         /* Title: Status 0                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 128 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status0 : 1; /* bit 0; R; 0 */

         /* Source filename: spio_plic.csr, line: 3068                     */
         /* Title: Status 1                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 129 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status1 : 1; /* bit 1; R; 0 */

         /* Source filename: spio_plic.csr, line: 3077                     */
         /* Title: Status 2                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 130 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status2 : 1; /* bit 2; R; 0 */

         /* Source filename: spio_plic.csr, line: 3086                     */
         /* Title: Status 3                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 131 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status3 : 1; /* bit 3; R; 0 */

         /* Source filename: spio_plic.csr, line: 3095                     */
         /* Title: Status 4                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 132 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status4 : 1; /* bit 4; R; 0 */

         /* Source filename: spio_plic.csr, line: 3104                     */
         /* Title: Status 5                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 133 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status5 : 1; /* bit 5; R; 0 */

         /* Source filename: spio_plic.csr, line: 3113                     */
         /* Title: Status 6                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 134 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status6 : 1; /* bit 6; R; 0 */

         /* Source filename: spio_plic.csr, line: 3122                     */
         /* Title: Status 7                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 135 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status7 : 1; /* bit 7; R; 0 */

         /* Source filename: spio_plic.csr, line: 3131                     */
         /* Title: Status 8                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 136 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status8 : 1; /* bit 8; R; 0 */

         /* Source filename: spio_plic.csr, line: 3140                     */
         /* Title: Status 9                                                */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 137 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status9 : 1; /* bit 9; R; 0 */

         /* Source filename: spio_plic.csr, line: 3149                     */
         /* Title: Status 10                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 138 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status10 : 1; /* bit 10; R; 0 */

         /* Source filename: spio_plic.csr, line: 3158                     */
         /* Title: Status 11                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 139 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status11 : 1; /* bit 11; R; 0 */

         /* Source filename: spio_plic.csr, line: 3167                     */
         /* Title: Status 12                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 140 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status12 : 1; /* bit 12; R; 0 */

         /* Source filename: spio_plic.csr, line: 3176                     */
         /* Title: Status 13                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 141 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status13 : 1; /* bit 13; R; 0 */

         /* Source filename: spio_plic.csr, line: 3185                     */
         /* Title: Status 14                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 142 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status14 : 1; /* bit 14; R; 0 */

         /* Source filename: spio_plic.csr, line: 3194                     */
         /* Title: Status 15                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 143 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status15 : 1; /* bit 15; R; 0 */

         /* Source filename: spio_plic.csr, line: 3203                     */
         /* Title: Status 16                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 144 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status16 : 1; /* bit 16; R; 0 */

         /* Source filename: spio_plic.csr, line: 3212                     */
         /* Title: Status 17                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 145 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status17 : 1; /* bit 17; R; 0 */

         /* Source filename: spio_plic.csr, line: 3221                     */
         /* Title: Status 18                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 146 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status18 : 1; /* bit 18; R; 0 */

         /* Source filename: spio_plic.csr, line: 3230                     */
         /* Title: Status 19                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 147 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status19 : 1; /* bit 19; R; 0 */

         /* Source filename: spio_plic.csr, line: 3239                     */
         /* Title: Status 20                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 148 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status20 : 1; /* bit 20; R; 0 */

         /* Source filename: spio_plic.csr, line: 3248                     */
         /* Title: Status 21                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 149 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status21 : 1; /* bit 21; R; 0 */

         /* Source filename: spio_plic.csr, line: 3257                     */
         /* Title: Status 22                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 150 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status22 : 1; /* bit 22; R; 0 */

         /* Source filename: spio_plic.csr, line: 3266                     */
         /* Title: Status 23                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 151 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status23 : 1; /* bit 23; R; 0 */

         /* Source filename: spio_plic.csr, line: 3275                     */
         /* Title: Status 24                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 152 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status24 : 1; /* bit 24; R; 0 */

         /* Source filename: spio_plic.csr, line: 3284                     */
         /* Title: Status 25                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 153 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status25 : 1; /* bit 25; R; 0 */

         /* Source filename: spio_plic.csr, line: 3293                     */
         /* Title: Status 26                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 154 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status26 : 1; /* bit 26; R; 0 */

         /* Source filename: spio_plic.csr, line: 3302                     */
         /* Title: Status 27                                               */
         /* Description:                                                   */
         /**
          *    Pending status for interrupt source 155 (0: Not pending, 1: 
          *    Pending)
         */
         uint32_t status27 : 1; /* bit 27; R; 0 */
         uint32_t : 4; /* bits 31 to 28 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_pending_r4_t;

/* Typedef for Register: spio_plic::enable_t0_r0                           */
/* Source filename: spio_plic.csr, line: 3313                              */
/* Title: Enable Target0 R0                                                */
/* Description:                                                            */
/**
 *    Interrupt target 0 (SP machine mode) enables for interrupt sources 0-31
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 3316                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 0 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3323                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 1 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3330                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 2 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3337                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 3 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3344                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 4 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3351                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 5 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3358                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 6 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3365                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 7 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3372                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 8 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3379                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 9 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3386                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 10 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3393                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 11 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3400                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 12 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3407                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 13 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3414                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 14 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3421                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 15 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3428                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 16 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3435                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 17 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3442                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 18 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3449                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 19 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3456                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 20 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3463                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 21 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3470                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 22 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3477                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 23 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3484                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 24 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3491                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 25 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3498                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 26 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3505                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 27 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3512                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 28 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3519                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 29 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3526                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 30 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3533                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 31 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t0_r0_t;

/* Typedef for Register: spio_plic::enable_t0_r1                           */
/* Source filename: spio_plic.csr, line: 3542                              */
/* Title: Enable Target0 R1                                                */
/* Description:                                                            */
/**
 *    Interrupt target 0 (SP machine mode) enables for interrupt sources 
 *    32-63
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 3545                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 32 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3552                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 33 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3559                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 34 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3566                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 35 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3573                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 36 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3580                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 37 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3587                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 38 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3594                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 39 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3601                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 40 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3608                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 41 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3615                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 42 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3622                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 43 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3629                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 44 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3636                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 45 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3643                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 46 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3650                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 47 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3657                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 48 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3664                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 49 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3671                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 50 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3678                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 51 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3685                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 52 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3692                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 53 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3699                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 54 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3706                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 55 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3713                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 56 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3720                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 57 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3727                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 58 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3734                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 59 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3741                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 60 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3748                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 61 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3755                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 62 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3762                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 63 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t0_r1_t;

/* Typedef for Register: spio_plic::enable_t0_r2                           */
/* Source filename: spio_plic.csr, line: 3771                              */
/* Title: Enable Target0 R2                                                */
/* Description:                                                            */
/**
 *    Interrupt target 0 (SP machine mode) enables for interrupt sources 
 *    64-95
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 3774                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 64 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3781                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 65 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3788                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 66 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3795                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 67 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3802                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 68 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3809                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 69 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3816                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 70 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3823                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 71 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3830                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 72 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3837                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 73 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3844                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 74 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3851                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 75 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3858                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 76 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3865                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 77 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3872                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 78 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3879                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 79 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3886                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 80 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3893                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 81 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3900                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 82 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3907                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 83 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3914                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 84 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3921                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 85 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3928                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 86 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3935                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 87 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3942                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 88 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3949                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 89 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3956                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 90 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3963                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 91 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3970                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 92 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3977                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 93 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3984                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 94 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 3991                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 95 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t0_r2_t;

/* Typedef for Register: spio_plic::enable_t0_r3                           */
/* Source filename: spio_plic.csr, line: 4000                              */
/* Title: Enable Target0 R3                                                */
/* Description:                                                            */
/**
 *    Interrupt target 0 (SP machine mode) enables for interrupt sources 
 *    96-127
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 4003                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 96 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4010                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 97 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4017                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 98 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4024                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 99 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4031                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 100 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4038                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 101 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4045                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 102 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4052                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 103 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4059                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 104 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4066                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 105 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4073                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 106 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4080                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 107 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4087                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 108 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4094                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 109 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4101                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 110 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4108                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 111 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4115                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 112 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4122                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 113 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4129                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 114 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4136                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 115 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4143                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 116 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4150                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 117 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4157                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 118 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4164                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 119 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4171                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 120 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4178                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 121 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4185                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 122 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4192                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 123 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4199                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 124 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4206                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 125 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4213                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 126 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4220                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 127 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t0_r3_t;

/* Typedef for Register: spio_plic::enable_t0_r4                           */
/* Source filename: spio_plic.csr, line: 4229                              */
/* Title: Enable Target0 R4                                                */
/* Description:                                                            */
/**
 *    Interrupt target 0 (SP machine mode) enables for interrupt sources 
 *    128-155
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 4232                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 128 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4239                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 129 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4246                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 130 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4253                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 131 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4260                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 132 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4267                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 133 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4274                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 134 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4281                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 135 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4288                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 136 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4295                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 137 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4302                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 138 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4309                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 139 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4316                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 140 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4323                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 141 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4330                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 142 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4337                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 143 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4344                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 144 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4351                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 145 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4358                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 146 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4365                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 147 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4372                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 148 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4379                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 149 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4386                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 150 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4393                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 151 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4400                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 152 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4407                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 153 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4414                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 154 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4421                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 155 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */
         uint32_t : 4; /* bits 31 to 28 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t0_r4_t;

/* Typedef for Register: spio_plic::enable_t1_r0                           */
/* Source filename: spio_plic.csr, line: 4430                              */
/* Title: Enable Target1 R0                                                */
/* Description:                                                            */
/**
 *    Interrupt target 1 (SP supervisor) enables for interrupt sources 0-31
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 4433                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 0 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4440                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 1 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4447                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 2 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4454                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 3 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4461                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 4 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4468                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 5 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4475                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 6 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4482                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 7 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4489                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 8 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4496                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 9 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4503                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 10 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4510                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 11 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4517                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 12 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4524                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 13 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4531                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 14 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4538                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 15 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4545                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 16 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4552                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 17 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4559                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 18 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4566                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 19 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4573                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 20 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4580                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 21 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4587                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 22 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4594                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 23 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4601                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 24 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4608                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 25 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4615                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 26 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4622                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 27 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4629                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 28 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4636                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 29 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4643                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 30 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4650                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 31 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t1_r0_t;

/* Typedef for Register: spio_plic::enable_t1_r1                           */
/* Source filename: spio_plic.csr, line: 4659                              */
/* Title: Enable Target1 R1                                                */
/* Description:                                                            */
/**
 *    Interrupt target 1 (SP supervisor) enables for interrupt sources 32-63
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 4662                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 32 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4669                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 33 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4676                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 34 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4683                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 35 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4690                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 36 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4697                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 37 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4704                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 38 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4711                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 39 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4718                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 40 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4725                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 41 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4732                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 42 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4739                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 43 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4746                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 44 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4753                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 45 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4760                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 46 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4767                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 47 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4774                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 48 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4781                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 49 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4788                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 50 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4795                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 51 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4802                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 52 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4809                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 53 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4816                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 54 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4823                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 55 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4830                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 56 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4837                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 57 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4844                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 58 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4851                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 59 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4858                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 60 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4865                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 61 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4872                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 62 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4879                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 63 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t1_r1_t;

/* Typedef for Register: spio_plic::enable_t1_r2                           */
/* Source filename: spio_plic.csr, line: 4888                              */
/* Title: Enable Target1 R2                                                */
/* Description:                                                            */
/**
 *    Interrupt target 1 (SP supervisor) enables for interrupt sources 64-95
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 4891                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 64 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4898                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 65 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4905                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 66 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4912                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 67 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4919                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 68 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4926                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 69 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4933                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 70 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4940                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 71 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4947                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 72 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4954                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 73 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4961                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 74 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4968                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 75 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4975                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 76 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4982                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 77 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4989                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 78 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 4996                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 79 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5003                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 80 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5010                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 81 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5017                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 82 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5024                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 83 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5031                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 84 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5038                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 85 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5045                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 86 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5052                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 87 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5059                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 88 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5066                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 89 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5073                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 90 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5080                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 91 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5087                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 92 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5094                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 93 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5101                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 94 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5108                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 95 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t1_r2_t;

/* Typedef for Register: spio_plic::enable_t1_r3                           */
/* Source filename: spio_plic.csr, line: 5117                              */
/* Title: Enable Target1 R3                                                */
/* Description:                                                            */
/**
 *    Interrupt target 1 (SP supervisor) enables for interrupt sources 96-127
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 5120                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 96 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5127                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 97 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5134                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 98 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5141                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 99 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5148                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 100 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5155                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 101 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5162                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 102 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5169                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 103 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5176                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 104 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5183                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 105 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5190                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 106 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5197                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 107 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5204                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 108 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5211                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 109 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5218                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 110 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5225                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 111 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5232                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 112 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5239                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 113 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5246                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 114 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5253                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 115 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5260                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 116 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5267                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 117 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5274                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 118 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5281                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 119 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5288                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 120 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5295                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 121 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5302                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 122 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5309                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 123 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5316                     */
         /* Title: Enable 28                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 124 (0: Disabled, 1: Enabled)
         */
         uint32_t enable28 : 1; /* bit 28; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5323                     */
         /* Title: Enable 29                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 125 (0: Disabled, 1: Enabled)
         */
         uint32_t enable29 : 1; /* bit 29; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5330                     */
         /* Title: Enable 30                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 126 (0: Disabled, 1: Enabled)
         */
         uint32_t enable30 : 1; /* bit 30; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5337                     */
         /* Title: Enable 31                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 127 (0: Disabled, 1: Enabled)
         */
         uint32_t enable31 : 1; /* bit 31; R/W; 0 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t1_r3_t;

/* Typedef for Register: spio_plic::enable_t1_r4                           */
/* Source filename: spio_plic.csr, line: 5346                              */
/* Title: Enable Target1 R4                                                */
/* Description:                                                            */
/**
 *    Interrupt target 1 (SP supervisor) enables for interrupt sources 
 *    128-155
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 5349                     */
         /* Title: Enable 0                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 128 (0: Disabled, 1: Enabled)
         */
         uint32_t enable0 : 1; /* bit 0; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5356                     */
         /* Title: Enable 1                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 129 (0: Disabled, 1: Enabled)
         */
         uint32_t enable1 : 1; /* bit 1; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5363                     */
         /* Title: Enable 2                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 130 (0: Disabled, 1: Enabled)
         */
         uint32_t enable2 : 1; /* bit 2; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5370                     */
         /* Title: Enable 3                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 131 (0: Disabled, 1: Enabled)
         */
         uint32_t enable3 : 1; /* bit 3; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5377                     */
         /* Title: Enable 4                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 132 (0: Disabled, 1: Enabled)
         */
         uint32_t enable4 : 1; /* bit 4; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5384                     */
         /* Title: Enable 5                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 133 (0: Disabled, 1: Enabled)
         */
         uint32_t enable5 : 1; /* bit 5; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5391                     */
         /* Title: Enable 6                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 134 (0: Disabled, 1: Enabled)
         */
         uint32_t enable6 : 1; /* bit 6; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5398                     */
         /* Title: Enable 7                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 135 (0: Disabled, 1: Enabled)
         */
         uint32_t enable7 : 1; /* bit 7; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5405                     */
         /* Title: Enable 8                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 136 (0: Disabled, 1: Enabled)
         */
         uint32_t enable8 : 1; /* bit 8; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5412                     */
         /* Title: Enable 9                                                */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 137 (0: Disabled, 1: Enabled)
         */
         uint32_t enable9 : 1; /* bit 9; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5419                     */
         /* Title: Enable 10                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 138 (0: Disabled, 1: Enabled)
         */
         uint32_t enable10 : 1; /* bit 10; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5426                     */
         /* Title: Enable 11                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 139 (0: Disabled, 1: Enabled)
         */
         uint32_t enable11 : 1; /* bit 11; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5433                     */
         /* Title: Enable 12                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 140 (0: Disabled, 1: Enabled)
         */
         uint32_t enable12 : 1; /* bit 12; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5440                     */
         /* Title: Enable 13                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 141 (0: Disabled, 1: Enabled)
         */
         uint32_t enable13 : 1; /* bit 13; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5447                     */
         /* Title: Enable 14                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 142 (0: Disabled, 1: Enabled)
         */
         uint32_t enable14 : 1; /* bit 14; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5454                     */
         /* Title: Enable 15                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 143 (0: Disabled, 1: Enabled)
         */
         uint32_t enable15 : 1; /* bit 15; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5461                     */
         /* Title: Enable 16                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 144 (0: Disabled, 1: Enabled)
         */
         uint32_t enable16 : 1; /* bit 16; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5468                     */
         /* Title: Enable 17                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 145 (0: Disabled, 1: Enabled)
         */
         uint32_t enable17 : 1; /* bit 17; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5475                     */
         /* Title: Enable 18                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 146 (0: Disabled, 1: Enabled)
         */
         uint32_t enable18 : 1; /* bit 18; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5482                     */
         /* Title: Enable 19                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 147 (0: Disabled, 1: Enabled)
         */
         uint32_t enable19 : 1; /* bit 19; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5489                     */
         /* Title: Enable 20                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 148 (0: Disabled, 1: Enabled)
         */
         uint32_t enable20 : 1; /* bit 20; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5496                     */
         /* Title: Enable 21                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 149 (0: Disabled, 1: Enabled)
         */
         uint32_t enable21 : 1; /* bit 21; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5503                     */
         /* Title: Enable 22                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 150 (0: Disabled, 1: Enabled)
         */
         uint32_t enable22 : 1; /* bit 22; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5510                     */
         /* Title: Enable 23                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 151 (0: Disabled, 1: Enabled)
         */
         uint32_t enable23 : 1; /* bit 23; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5517                     */
         /* Title: Enable 24                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 152 (0: Disabled, 1: Enabled)
         */
         uint32_t enable24 : 1; /* bit 24; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5524                     */
         /* Title: Enable 25                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 153 (0: Disabled, 1: Enabled)
         */
         uint32_t enable25 : 1; /* bit 25; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5531                     */
         /* Title: Enable 26                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 154 (0: Disabled, 1: Enabled)
         */
         uint32_t enable26 : 1; /* bit 26; R/W; 0 */

         /* Source filename: spio_plic.csr, line: 5538                     */
         /* Title: Enable 27                                               */
         /* Description:                                                   */
         /**
          *    Enable for interrupt source 155 (0: Disabled, 1: Enabled)
         */
         uint32_t enable27 : 1; /* bit 27; R/W; 0 */
         uint32_t : 4; /* bits 31 to 28 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_enable_t1_r4_t;

/* Typedef for Register: spio_plic::threshold_t0                           */
/* Source filename: spio_plic.csr, line: 5547                              */
/* Title: Threshold Target 0                                               */
/* Description:                                                            */
/**
 *    Threshold priority level for interrupt target 0 (SP machine mode)
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 5550                     */
         /* Title: Threshold                                               */
         /* Description:                                                   */
         /**
          *    Source interrupt priority must exceed threshold to be sent to 
          *    target.  Threshold level 7 will filter out all interrupts.
         */
         uint32_t threshold : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_threshold_t0_t;

/* Typedef for Register: spio_plic::maxID_t0                               */
/* Source filename: spio_plic.csr, line: 5571                              */
/* Title: Max ID Target 0                                                  */
/* Description:                                                            */
/**
 *    ID of highest priority interrupt pending for interrupt target 0 (SP 
 *    machine mode)
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 5574                     */
         /* Title: MaxID                                                   */
         /* Description:                                                   */
         /**
          *    Interrupt ID
         */
         uint32_t maxID : 8; /* bits 7 to 0; R/W; 0 */
         uint32_t : 24; /* bits 31 to 8 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_maxID_t0_t;

/* Typedef for Register: spio_plic::threshold_t1                           */
/* Source filename: spio_plic.csr, line: 5559                              */
/* Title: Threshold Target 1                                               */
/* Description:                                                            */
/**
 *    Threshold priority level for interrupt target 1 (SP supervisor)
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 5562                     */
         /* Title: Threshold                                               */
         /* Description:                                                   */
         /**
          *    Source interrupt priority must exceed threshold to be sent to 
          *    target.  Threshold level 7 will filter out all interrupts.
         */
         uint32_t threshold : 3; /* bits 2 to 0; R/W; 0 */
         uint32_t : 29; /* bits 31 to 3 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_threshold_t1_t;

/* Typedef for Register: spio_plic::maxID_t1                               */
/* Source filename: spio_plic.csr, line: 5584                              */
/* Title: Max ID Target 1                                                  */
/* Description:                                                            */
/**
 *    ID of highest priority interrupt pending for interrupt target 1 (SP 
 *    supervisor)
*/
typedef struct {
   union {
      struct {

         /* Source filename: spio_plic.csr, line: 5587                     */
         /* Title: MaxID                                                   */
         /* Description:                                                   */
         /**
          *    Interrupt ID
         */
         uint32_t maxID : 8; /* bits 7 to 0; R/W; 0 */
         uint32_t : 24; /* bits 31 to 8 */
      } B;
      uint32_t R;
   } ;
} Spio_plic_maxID_t1_t;

/* Typedef for Addressmap: spio_plic                                       */
/* Source filename: spio_plic.csr, line: 5597                              */
typedef struct {
   Spio_plic_priority_0_t priority_0; /**< Offset 0x0 (R) */
   Spio_plic_priority_1_t priority_1; /**< Offset 0x4 (R/W) */
   Spio_plic_priority_2_t priority_2; /**< Offset 0x8 (R/W) */
   Spio_plic_priority_3_t priority_3; /**< Offset 0xc (R/W) */
   Spio_plic_priority_4_t priority_4; /**< Offset 0x10 (R/W) */
   Spio_plic_priority_5_t priority_5; /**< Offset 0x14 (R/W) */
   Spio_plic_priority_6_t priority_6; /**< Offset 0x18 (R/W) */
   Spio_plic_priority_7_t priority_7; /**< Offset 0x1c (R/W) */
   Spio_plic_priority_8_t priority_8; /**< Offset 0x20 (R/W) */
   Spio_plic_priority_9_t priority_9; /**< Offset 0x24 (R/W) */
   Spio_plic_priority_10_t priority_10; /**< Offset 0x28 (R/W) */
   Spio_plic_priority_11_t priority_11; /**< Offset 0x2c (R/W) */
   Spio_plic_priority_12_t priority_12; /**< Offset 0x30 (R/W) */
   Spio_plic_priority_13_t priority_13; /**< Offset 0x34 (R/W) */
   Spio_plic_priority_14_t priority_14; /**< Offset 0x38 (R/W) */
   Spio_plic_priority_15_t priority_15; /**< Offset 0x3c (R/W) */
   Spio_plic_priority_16_t priority_16; /**< Offset 0x40 (R/W) */
   Spio_plic_priority_17_t priority_17; /**< Offset 0x44 (R/W) */
   Spio_plic_priority_18_t priority_18; /**< Offset 0x48 (R/W) */
   Spio_plic_priority_19_t priority_19; /**< Offset 0x4c (R/W) */
   Spio_plic_priority_20_t priority_20; /**< Offset 0x50 (R/W) */
   Spio_plic_priority_21_t priority_21; /**< Offset 0x54 (R/W) */
   Spio_plic_priority_22_t priority_22; /**< Offset 0x58 (R/W) */
   Spio_plic_priority_23_t priority_23; /**< Offset 0x5c (R/W) */
   Spio_plic_priority_24_t priority_24; /**< Offset 0x60 (R/W) */
   Spio_plic_priority_25_t priority_25; /**< Offset 0x64 (R/W) */
   Spio_plic_priority_26_t priority_26; /**< Offset 0x68 (R/W) */
   Spio_plic_priority_27_t priority_27; /**< Offset 0x6c (R/W) */
   Spio_plic_priority_28_t priority_28; /**< Offset 0x70 (R/W) */
   Spio_plic_priority_29_t priority_29; /**< Offset 0x74 (R/W) */
   Spio_plic_priority_30_t priority_30; /**< Offset 0x78 (R/W) */
   Spio_plic_priority_31_t priority_31; /**< Offset 0x7c (R/W) */
   Spio_plic_priority_32_t priority_32; /**< Offset 0x80 (R/W) */
   Spio_plic_priority_33_t priority_33; /**< Offset 0x84 (R/W) */
   Spio_plic_priority_34_t priority_34; /**< Offset 0x88 (R/W) */
   Spio_plic_priority_35_t priority_35; /**< Offset 0x8c (R/W) */
   Spio_plic_priority_36_t priority_36; /**< Offset 0x90 (R/W) */
   Spio_plic_priority_37_t priority_37; /**< Offset 0x94 (R/W) */
   Spio_plic_priority_38_t priority_38; /**< Offset 0x98 (R/W) */
   Spio_plic_priority_39_t priority_39; /**< Offset 0x9c (R/W) */
   Spio_plic_priority_40_t priority_40; /**< Offset 0xa0 (R/W) */
   Spio_plic_priority_41_t priority_41; /**< Offset 0xa4 (R/W) */
   Spio_plic_priority_42_t priority_42; /**< Offset 0xa8 (R/W) */
   Spio_plic_priority_43_t priority_43; /**< Offset 0xac (R/W) */
   Spio_plic_priority_44_t priority_44; /**< Offset 0xb0 (R/W) */
   Spio_plic_priority_45_t priority_45; /**< Offset 0xb4 (R/W) */
   Spio_plic_priority_46_t priority_46; /**< Offset 0xb8 (R/W) */
   Spio_plic_priority_47_t priority_47; /**< Offset 0xbc (R/W) */
   Spio_plic_priority_48_t priority_48; /**< Offset 0xc0 (R/W) */
   Spio_plic_priority_49_t priority_49; /**< Offset 0xc4 (R/W) */
   Spio_plic_priority_50_t priority_50; /**< Offset 0xc8 (R/W) */
   Spio_plic_priority_51_t priority_51; /**< Offset 0xcc (R/W) */
   Spio_plic_priority_52_t priority_52; /**< Offset 0xd0 (R/W) */
   Spio_plic_priority_53_t priority_53; /**< Offset 0xd4 (R/W) */
   Spio_plic_priority_54_t priority_54; /**< Offset 0xd8 (R/W) */
   Spio_plic_priority_55_t priority_55; /**< Offset 0xdc (R/W) */
   Spio_plic_priority_56_t priority_56; /**< Offset 0xe0 (R/W) */
   Spio_plic_priority_57_t priority_57; /**< Offset 0xe4 (R/W) */
   Spio_plic_priority_58_t priority_58; /**< Offset 0xe8 (R/W) */
   Spio_plic_priority_59_t priority_59; /**< Offset 0xec (R/W) */
   Spio_plic_priority_60_t priority_60; /**< Offset 0xf0 (R/W) */
   Spio_plic_priority_61_t priority_61; /**< Offset 0xf4 (R/W) */
   Spio_plic_priority_62_t priority_62; /**< Offset 0xf8 (R/W) */
   Spio_plic_priority_63_t priority_63; /**< Offset 0xfc (R/W) */
   Spio_plic_priority_64_t priority_64; /**< Offset 0x100 (R/W) */
   Spio_plic_priority_65_t priority_65; /**< Offset 0x104 (R/W) */
   Spio_plic_priority_66_t priority_66; /**< Offset 0x108 (R/W) */
   Spio_plic_priority_67_t priority_67; /**< Offset 0x10c (R/W) */
   Spio_plic_priority_68_t priority_68; /**< Offset 0x110 (R/W) */
   Spio_plic_priority_69_t priority_69; /**< Offset 0x114 (R/W) */
   Spio_plic_priority_70_t priority_70; /**< Offset 0x118 (R/W) */
   Spio_plic_priority_71_t priority_71; /**< Offset 0x11c (R/W) */
   Spio_plic_priority_72_t priority_72; /**< Offset 0x120 (R/W) */
   Spio_plic_priority_73_t priority_73; /**< Offset 0x124 (R/W) */
   Spio_plic_priority_74_t priority_74; /**< Offset 0x128 (R/W) */
   Spio_plic_priority_75_t priority_75; /**< Offset 0x12c (R/W) */
   Spio_plic_priority_76_t priority_76; /**< Offset 0x130 (R/W) */
   Spio_plic_priority_77_t priority_77; /**< Offset 0x134 (R/W) */
   Spio_plic_priority_78_t priority_78; /**< Offset 0x138 (R/W) */
   Spio_plic_priority_79_t priority_79; /**< Offset 0x13c (R/W) */
   Spio_plic_priority_80_t priority_80; /**< Offset 0x140 (R/W) */
   Spio_plic_priority_81_t priority_81; /**< Offset 0x144 (R/W) */
   Spio_plic_priority_82_t priority_82; /**< Offset 0x148 (R/W) */
   Spio_plic_priority_83_t priority_83; /**< Offset 0x14c (R/W) */
   Spio_plic_priority_84_t priority_84; /**< Offset 0x150 (R/W) */
   Spio_plic_priority_85_t priority_85; /**< Offset 0x154 (R/W) */
   Spio_plic_priority_86_t priority_86; /**< Offset 0x158 (R/W) */
   Spio_plic_priority_87_t priority_87; /**< Offset 0x15c (R/W) */
   Spio_plic_priority_88_t priority_88; /**< Offset 0x160 (R/W) */
   Spio_plic_priority_89_t priority_89; /**< Offset 0x164 (R/W) */
   Spio_plic_priority_90_t priority_90; /**< Offset 0x168 (R/W) */
   Spio_plic_priority_91_t priority_91; /**< Offset 0x16c (R/W) */
   Spio_plic_priority_92_t priority_92; /**< Offset 0x170 (R/W) */
   Spio_plic_priority_93_t priority_93; /**< Offset 0x174 (R/W) */
   Spio_plic_priority_94_t priority_94; /**< Offset 0x178 (R/W) */
   Spio_plic_priority_95_t priority_95; /**< Offset 0x17c (R/W) */
   Spio_plic_priority_96_t priority_96; /**< Offset 0x180 (R/W) */
   Spio_plic_priority_97_t priority_97; /**< Offset 0x184 (R/W) */
   Spio_plic_priority_98_t priority_98; /**< Offset 0x188 (R/W) */
   Spio_plic_priority_99_t priority_99; /**< Offset 0x18c (R/W) */
   Spio_plic_priority_100_t priority_100; /**< Offset 0x190 (R/W) */
   Spio_plic_priority_101_t priority_101; /**< Offset 0x194 (R/W) */
   Spio_plic_priority_102_t priority_102; /**< Offset 0x198 (R/W) */
   Spio_plic_priority_103_t priority_103; /**< Offset 0x19c (R/W) */
   Spio_plic_priority_104_t priority_104; /**< Offset 0x1a0 (R/W) */
   Spio_plic_priority_105_t priority_105; /**< Offset 0x1a4 (R/W) */
   Spio_plic_priority_106_t priority_106; /**< Offset 0x1a8 (R/W) */
   Spio_plic_priority_107_t priority_107; /**< Offset 0x1ac (R/W) */
   Spio_plic_priority_108_t priority_108; /**< Offset 0x1b0 (R/W) */
   Spio_plic_priority_109_t priority_109; /**< Offset 0x1b4 (R/W) */
   Spio_plic_priority_110_t priority_110; /**< Offset 0x1b8 (R/W) */
   Spio_plic_priority_111_t priority_111; /**< Offset 0x1bc (R/W) */
   Spio_plic_priority_112_t priority_112; /**< Offset 0x1c0 (R/W) */
   Spio_plic_priority_113_t priority_113; /**< Offset 0x1c4 (R/W) */
   Spio_plic_priority_114_t priority_114; /**< Offset 0x1c8 (R/W) */
   Spio_plic_priority_115_t priority_115; /**< Offset 0x1cc (R/W) */
   Spio_plic_priority_116_t priority_116; /**< Offset 0x1d0 (R/W) */
   Spio_plic_priority_117_t priority_117; /**< Offset 0x1d4 (R/W) */
   Spio_plic_priority_118_t priority_118; /**< Offset 0x1d8 (R/W) */
   Spio_plic_priority_119_t priority_119; /**< Offset 0x1dc (R/W) */
   Spio_plic_priority_120_t priority_120; /**< Offset 0x1e0 (R/W) */
   Spio_plic_priority_121_t priority_121; /**< Offset 0x1e4 (R/W) */
   Spio_plic_priority_122_t priority_122; /**< Offset 0x1e8 (R/W) */
   Spio_plic_priority_123_t priority_123; /**< Offset 0x1ec (R/W) */
   Spio_plic_priority_124_t priority_124; /**< Offset 0x1f0 (R/W) */
   Spio_plic_priority_125_t priority_125; /**< Offset 0x1f4 (R/W) */
   Spio_plic_priority_126_t priority_126; /**< Offset 0x1f8 (R/W) */
   Spio_plic_priority_127_t priority_127; /**< Offset 0x1fc (R/W) */
   Spio_plic_priority_128_t priority_128; /**< Offset 0x200 (R/W) */
   Spio_plic_priority_129_t priority_129; /**< Offset 0x204 (R/W) */
   Spio_plic_priority_130_t priority_130; /**< Offset 0x208 (R/W) */
   Spio_plic_priority_131_t priority_131; /**< Offset 0x20c (R/W) */
   Spio_plic_priority_132_t priority_132; /**< Offset 0x210 (R/W) */
   Spio_plic_priority_133_t priority_133; /**< Offset 0x214 (R/W) */
   Spio_plic_priority_134_t priority_134; /**< Offset 0x218 (R/W) */
   Spio_plic_priority_135_t priority_135; /**< Offset 0x21c (R/W) */
   Spio_plic_priority_136_t priority_136; /**< Offset 0x220 (R/W) */
   Spio_plic_priority_137_t priority_137; /**< Offset 0x224 (R/W) */
   Spio_plic_priority_138_t priority_138; /**< Offset 0x228 (R/W) */
   Spio_plic_priority_139_t priority_139; /**< Offset 0x22c (R/W) */
   Spio_plic_priority_140_t priority_140; /**< Offset 0x230 (R/W) */
   Spio_plic_priority_141_t priority_141; /**< Offset 0x234 (R/W) */
   Spio_plic_priority_142_t priority_142; /**< Offset 0x238 (R/W) */
   Spio_plic_priority_143_t priority_143; /**< Offset 0x23c (R/W) */
   Spio_plic_priority_144_t priority_144; /**< Offset 0x240 (R/W) */
   Spio_plic_priority_145_t priority_145; /**< Offset 0x244 (R/W) */
   Spio_plic_priority_146_t priority_146; /**< Offset 0x248 (R/W) */
   Spio_plic_priority_147_t priority_147; /**< Offset 0x24c (R/W) */
   Spio_plic_priority_148_t priority_148; /**< Offset 0x250 (R/W) */
   Spio_plic_priority_149_t priority_149; /**< Offset 0x254 (R/W) */
   Spio_plic_priority_150_t priority_150; /**< Offset 0x258 (R/W) */
   Spio_plic_priority_151_t priority_151; /**< Offset 0x25c (R/W) */
   Spio_plic_priority_152_t priority_152; /**< Offset 0x260 (R/W) */
   Spio_plic_priority_153_t priority_153; /**< Offset 0x264 (R/W) */
   Spio_plic_priority_154_t priority_154; /**< Offset 0x268 (R/W) */
   Spio_plic_priority_155_t priority_155; /**< Offset 0x26c (R/W) */
   uint8_t _pad0[0xd90];
   Spio_plic_pending_r0_t pending_r0; /**< Offset 0x1000 (R) */
   Spio_plic_pending_r1_t pending_r1; /**< Offset 0x1004 (R) */
   Spio_plic_pending_r2_t pending_r2; /**< Offset 0x1008 (R) */
   Spio_plic_pending_r3_t pending_r3; /**< Offset 0x100c (R) */
   Spio_plic_pending_r4_t pending_r4; /**< Offset 0x1010 (R) */
   uint8_t _pad1[0xfec];
   Spio_plic_enable_t0_r0_t enable_t0_r0; /**< Offset 0x2000 (R/W) */
   Spio_plic_enable_t0_r1_t enable_t0_r1; /**< Offset 0x2004 (R/W) */
   Spio_plic_enable_t0_r2_t enable_t0_r2; /**< Offset 0x2008 (R/W) */
   Spio_plic_enable_t0_r3_t enable_t0_r3; /**< Offset 0x200c (R/W) */
   Spio_plic_enable_t0_r4_t enable_t0_r4; /**< Offset 0x2010 (R/W) */
   uint8_t _pad2[0x6c];
   Spio_plic_enable_t1_r0_t enable_t1_r0; /**< Offset 0x2080 (R/W) */
   Spio_plic_enable_t1_r1_t enable_t1_r1; /**< Offset 0x2084 (R/W) */
   Spio_plic_enable_t1_r2_t enable_t1_r2; /**< Offset 0x2088 (R/W) */
   Spio_plic_enable_t1_r3_t enable_t1_r3; /**< Offset 0x208c (R/W) */
   Spio_plic_enable_t1_r4_t enable_t1_r4; /**< Offset 0x2090 (R/W) */
   uint8_t _pad3[0x1fdf6c];
   Spio_plic_threshold_t0_t threshold_t0; /**< Offset 0x200000 (R/W) */
   Spio_plic_maxID_t0_t maxID_t0; /**< Offset 0x200004 (R/W) */
   uint8_t _pad4[0xff8];
   Spio_plic_threshold_t1_t threshold_t1; /**< Offset 0x201000 (R/W) */
   Spio_plic_maxID_t1_t maxID_t1; /**< Offset 0x201004 (R/W) */
   uint8_t _pad5[0x1dfeff8];
} Spio_plic_t;

#endif
