{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488063033452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488063033453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 15:50:33 2017 " "Processing started: Sat Feb 25 15:50:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488063033453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488063033453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488063033453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488063034962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart transmitter/uart_transmitter/uart_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart transmitter/uart_transmitter/uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Transmitter-behavior " "Found design unit 1: UART_Transmitter-behavior" {  } { { "UART Transmitter/UART_transmitter/UART_Transmitter.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_Transmitter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035374 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmitter " "Found entity 1: UART_Transmitter" {  } { { "UART Transmitter/UART_transmitter/UART_Transmitter.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_Transmitter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488063035374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart transmitter/uart_transmitter/uart_transmittertb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart transmitter/uart_transmitter/uart_transmittertb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TransmitterTB-test " "Found design unit 1: UART_TransmitterTB-test" {  } { { "UART Transmitter/UART_transmitter/UART_TransmitterTB.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_TransmitterTB.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035378 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TransmitterTB " "Found entity 1: UART_TransmitterTB" {  } { { "UART Transmitter/UART_transmitter/UART_TransmitterTB.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_TransmitterTB.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488063035378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart receiver/uart_receiver/uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart receiver/uart_receiver/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-behavior " "Found design unit 1: UART_Receiver-behavior" {  } { { "UART Receiver/UART_receiver/UART_Receiver.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Receiver/UART_receiver/UART_Receiver.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035382 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "UART Receiver/UART_receiver/UART_Receiver.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Receiver/UART_receiver/UART_Receiver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488063035382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart receiver/uart_receiver/uart_receivertb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart receiver/uart_receiver/uart_receivertb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_ReceiverTB-test " "Found design unit 1: UART_ReceiverTB-test" {  } { { "UART Receiver/UART_receiver/UART_ReceiverTB.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Receiver/UART_receiver/UART_ReceiverTB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035387 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_ReceiverTB " "Found entity 1: UART_ReceiverTB" {  } { { "UART Receiver/UART_receiver/UART_ReceiverTB.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Receiver/UART_receiver/UART_ReceiverTB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488063035387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart controller/uart_controller/uart_top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart controller/uart_controller/uart_top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Top_entity-behavior " "Found design unit 1: UART_Top_entity-behavior" {  } { { "UART Controller/UART_controller/UART_Top_entity.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Controller/UART_controller/UART_Top_entity.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035390 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Top_entity " "Found entity 1: UART_Top_entity" {  } { { "UART Controller/UART_controller/UART_Top_entity.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Controller/UART_controller/UART_Top_entity.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488063035390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488063035390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Top_entity " "Elaborating entity \"UART_Top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488063035422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Transmitter UART_Transmitter:transmitter " "Elaborating entity \"UART_Transmitter\" for hierarchy \"UART_Transmitter:transmitter\"" {  } { { "UART Controller/UART_controller/UART_Top_entity.vhd" "transmitter" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Controller/UART_controller/UART_Top_entity.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488063035435 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "delay_clock UART_Transmitter.vhd(110) " "VHDL Process Statement warning at UART_Transmitter.vhd(110): inferring latch(es) for signal or variable \"delay_clock\", which holds its previous value in one or more paths through the process" {  } { { "UART Transmitter/UART_transmitter/UART_Transmitter.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_Transmitter.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1488063035437 "|UART_Transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_clock UART_Transmitter.vhd(110) " "Inferred latch for \"delay_clock\" at UART_Transmitter.vhd(110)" {  } { { "UART Transmitter/UART_transmitter/UART_Transmitter.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_Transmitter.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488063035437 "|UART_Transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:receiver " "Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:receiver\"" {  } { { "UART Controller/UART_controller/UART_Top_entity.vhd" "receiver" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Controller/UART_controller/UART_Top_entity.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488063035439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART_Transmitter:transmitter\|delay_clock " "Latch UART_Transmitter:transmitter\|delay_clock has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_Transmitter:transmitter\|state.shift " "Ports D and ENA on the latch are fed by the same signal UART_Transmitter:transmitter\|state.shift" {  } { { "UART Transmitter/UART_transmitter/UART_Transmitter.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_Transmitter.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1488063035952 ""}  } { { "UART Transmitter/UART_transmitter/UART_Transmitter.vhd" "" { Text "C:/Carlos Perez Araujo  School-work/Proyectos Personales/UART/UART Transmitter/UART_transmitter/UART_Transmitter.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1488063035952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488063036132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488063036457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488063036457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488063036508 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488063036508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488063036508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488063036508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488063036537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 15:50:36 2017 " "Processing ended: Sat Feb 25 15:50:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488063036537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488063036537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488063036537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488063036537 ""}
