{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 22:04:54 2012 " "Info: Processing started: Sat Jun 02 22:04:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do inputSync.v(10) " "Warning (10463): Verilog HDL Declaration warning at inputSync.v(10): \"do\" is SystemVerilog-2005 keyword" {  } { { "inputSync.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/inputSync.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputsync.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file inputsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 coinSync " "Info: Found entity 1: coinSync" {  } { { "inputSync.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/inputSync.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 inputSync " "Info: Found entity 2: inputSync" {  } { { "inputSync.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/inputSync.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp/kp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_top " "Info: Found entity 1: KP_top" {  } { { "KP/KP_top.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_top.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_smachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp/kp_smachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_sMachine " "Info: Found entity 1: KP_sMachine" {  } { { "KP/KP_sMachine.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_sMachine.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_scan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp/kp_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Scan " "Info: Found entity 1: KP_Scan" {  } { { "KP/KP_Scan.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_Scan.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_read.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp/kp_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Read " "Info: Found entity 1: KP_Read" {  } { { "KP/KP_Read.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_Read.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp/kp_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Latch " "Info: Found entity 1: KP_Latch" {  } { { "KP/KP_Latch.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_Latch.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_key_bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kp/kp_key_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Key_BCD " "Info: Found entity 1: KP_Key_BCD" {  } { { "KP/KP_Key_BCD.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_Key_BCD.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/priority_n_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/priority_n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRIORITY_N_COUNTER " "Info: Found entity 1: PRIORITY_N_COUNTER" {  } { { "MultiplexedDisplay/PRIORITY_N_COUNTER.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/MultiplexedDisplay/PRIORITY_N_COUNTER.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/mux4_1x4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/mux4_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1x4 " "Info: Found entity 1: MUX4_1x4" {  } { { "MultiplexedDisplay/MUX4_1x4.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/MultiplexedDisplay/MUX4_1x4.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b MutiplexedDisplay.v(21) " "Info (10281): Verilog HDL Declaration information at MutiplexedDisplay.v(21): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/mutiplexeddisplay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/mutiplexeddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexedDisplay " "Info: Found entity 1: MultiplexedDisplay" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/bcd_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SEG " "Info: Found entity 1: BCD_7SEG" {  } { { "MultiplexedDisplay/BCD_7SEG.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/MultiplexedDisplay/BCD_7SEG.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Info: Found entity 1: Lab1" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 tristate " "Info: Found entity 2: tristate" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 poweronreset " "Info: Found entity 3: poweronreset" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LATCH " "Info: Found entity 1: DATA_LATCH" {  } { { "DATA_LATCH.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/DATA_LATCH.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file coin_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 coin_BCD " "Info: Found entity 1: coin_BCD" {  } { { "coin_BCD.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/coin_BCD.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file coincounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinCounter " "Info: Found entity 1: CoinCounter" {  } { { "CoinCounter.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/CoinCounter.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Info: Found entity 1: CLKDIV" {  } { { "CLKDIV.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/CLKDIV.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second Lab1.v(34) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(34): created implicit net for \"second\"" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key Lab1.v(34) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(34): created implicit net for \"key\"" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "itemNumber Lab1.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(37): created implicit net for \"itemNumber\"" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display_price Lab1.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(37): created implicit net for \"display_price\"" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display_item Lab1.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(37): created implicit net for \"display_item\"" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Info: Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "chip_pin  Lab1.v(4) " "Warning (10306): Invalid value \"\" for synthesis attribute \"chip_pin\" at Lab1.v(4)" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 4 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RIGHT Lab1.v(12) " "Warning (10034): Output port \"LED_RIGHT\" at Lab1.v(12) has no driver" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_LEFT Lab1.v(13) " "Warning (10034): Output port \"LED_LEFT\" at Lab1.v(13) has no driver" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:divider " "Info: Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:divider\"" {  } { { "Lab1.v" "divider" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poweronreset poweronreset:r " "Info: Elaborating entity \"poweronreset\" for hierarchy \"poweronreset:r\"" {  } { { "Lab1.v" "r" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Lab1.v(92) " "Warning (10230): Verilog HDL assignment warning at Lab1.v(92): truncated value with size 32 to match size of target (16)" {  } { { "Lab1.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_top KP_top:kp " "Info: Elaborating entity \"KP_top\" for hierarchy \"KP_top:kp\"" {  } { { "Lab1.v" "kp" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Scan KP_top:kp\|KP_Scan:sc " "Info: Elaborating entity \"KP_Scan\" for hierarchy \"KP_top:kp\|KP_Scan:sc\"" {  } { { "KP/KP_top.v" "sc" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_top.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_sMachine KP_top:kp\|KP_sMachine:stm " "Info: Elaborating entity \"KP_sMachine\" for hierarchy \"KP_top:kp\|KP_sMachine:stm\"" {  } { { "KP/KP_top.v" "stm" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_top.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 KP_sMachine.v(49) " "Warning (10230): Verilog HDL assignment warning at KP_sMachine.v(49): truncated value with size 32 to match size of target (2)" {  } { { "KP/KP_sMachine.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_sMachine.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Latch KP_top:kp\|KP_Latch:lc " "Info: Elaborating entity \"KP_Latch\" for hierarchy \"KP_top:kp\|KP_Latch:lc\"" {  } { { "KP/KP_top.v" "lc" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_top.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Key_BCD KP_top:kp\|KP_Key_BCD:as " "Info: Elaborating entity \"KP_Key_BCD\" for hierarchy \"KP_top:kp\|KP_Key_BCD:as\"" {  } { { "KP/KP_top.v" "as" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_top.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:ts " "Info: Elaborating entity \"tristate\" for hierarchy \"tristate:ts\"" {  } { { "Lab1.v" "ts" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return maincontroller.v(13) " "Warning (10463): Verilog HDL Declaration warning at maincontroller.v(13): \"return\" is SystemVerilog-2005 keyword" {  } { { "maincontroller.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand maincontroller.v(19) " "Error (10170): Verilog HDL syntax error at maincontroller.v(19) near text \"\]\";  expecting an operand" {  } { { "maincontroller.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "maincontroller.v(23) " "Warning (10275): Verilog HDL Module Instantiation warning at maincontroller.v(23): ignored dangling comma in List of Port Connections" {  } { { "maincontroller.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \";\" maincontroller.v(26) " "Error (10170): Verilog HDL syntax error at maincontroller.v(26) near text \"wire\";  expecting \";\"" {  } { { "maincontroller.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"5\";  expecting \";\" maincontroller.v(43) " "Error (10170): Verilog HDL syntax error at maincontroller.v(43) near text \"5\";  expecting \";\"" {  } { { "maincontroller.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"<=\", or \"=\" maincontroller.v(45) " "Error (10170): Verilog HDL syntax error at maincontroller.v(45) near text \":\";  expecting \"<=\", or \"=\"" {  } { { "maincontroller.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mainController maincontroller.v(3) " "Error (10112): Ignored design unit \"mainController\" at maincontroller.v(3) due to previous errors" {  } { { "maincontroller.v" "" { Text "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.map.smsg " "Info: Generated suppressed messages file Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 13 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 02 22:04:58 2012 " "Error: Processing ended: Sat Jun 02 22:04:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
