// SPDX-License-Identifier: GPL-2.0
/*
 * FPGA Region Support for Xilinx Alveo
 *
 * Copyright (C) 2020-2021 Xilinx, Inc.
 *
 * Authors: Lizhi.Hou@xilinx.com
 */

#include <linux/uuid.h>
#include <linux/fpga/fpga-bridge.h>
#include <linux/fpga/fpga-region.h>
#include <linux/slab.h>
#include "metadata.h"
#include "xleaf.h"
#include "xleaf/axigate.h"
#include "xclbin-helper.h"
#include "xmgnt.h"

struct xmgnt_bridge {
	struct xrt_device *xdev;
	const char *bridge_name;
};

struct xmgnt_region {
	struct xrt_device *xdev;
	struct fpga_region *region;
	struct fpga_compat_id compat_id;
	uuid_t interface_uuid;
	struct fpga_bridge *bridge;
	int group_instance;
	uuid_t depend_uuid;
	struct list_head list;
};

struct xmgnt_region_match_arg {
	struct xrt_device *xdev;
	uuid_t *uuids;
	u32 uuid_num;
};

static int xmgnt_br_enable_set(struct fpga_bridge *bridge, bool enable)
{
	struct xmgnt_bridge *br_data = (struct xmgnt_bridge *)bridge->priv;
	struct xrt_device *axigate_leaf;
	int rc;

	axigate_leaf = xleaf_get_leaf_by_epname(br_data->xdev, br_data->bridge_name);
	if (!axigate_leaf) {
		xrt_err(br_data->xdev, "failed to get leaf %s",
			br_data->bridge_name);
		return -ENOENT;
	}

	if (enable)
		rc = xleaf_call(axigate_leaf, XRT_AXIGATE_OPEN, NULL);
	else
		rc = xleaf_call(axigate_leaf, XRT_AXIGATE_CLOSE, NULL);

	if (rc) {
		xrt_err(br_data->xdev, "failed to %s gate %s, rc %d",
			(enable ? "free" : "freeze"), br_data->bridge_name,
			rc);
	}

	xleaf_put_leaf(br_data->xdev, axigate_leaf);

	return rc;
}

static const struct fpga_bridge_ops xmgnt_bridge_ops = {
	.enable_set = xmgnt_br_enable_set
};

static void xmgnt_destroy_bridge(struct fpga_bridge *br)
{
	struct xmgnt_bridge *br_data = br->priv;

	if (!br_data)
		return;

	xrt_info(br_data->xdev, "destroy fpga bridge %s", br_data->bridge_name);
	fpga_bridge_unregister(br);

	devm_kfree(DEV(br_data->xdev), br_data);

	fpga_bridge_free(br);
}

static struct fpga_bridge *xmgnt_create_bridge(struct xrt_device *xdev,
					       char *dtb)
{
	struct fpga_bridge *br = NULL;
	struct xmgnt_bridge *br_data;
	const char *gate;
	int rc;

	br_data = devm_kzalloc(DEV(xdev), sizeof(*br_data), GFP_KERNEL);
	if (!br_data)
		return NULL;
	br_data->xdev = xdev;

	br_data->bridge_name = XRT_MD_NODE_GATE_ULP;
	rc = xrt_md_find_endpoint(&xdev->dev, dtb, XRT_MD_NODE_GATE_ULP,
				  NULL, &gate);
	if (rc) {
		br_data->bridge_name = XRT_MD_NODE_GATE_PLP;
		rc = xrt_md_find_endpoint(&xdev->dev, dtb, XRT_MD_NODE_GATE_PLP,
					  NULL, &gate);
	}
	if (rc) {
		xrt_err(xdev, "failed to get axigate, rc %d", rc);
		goto failed;
	}

	br = fpga_bridge_create(DEV(xdev), br_data->bridge_name,
				&xmgnt_bridge_ops, br_data);
	if (!br) {
		xrt_err(xdev, "failed to create bridge");
		goto failed;
	}

	rc = fpga_bridge_register(br);
	if (rc) {
		xrt_err(xdev, "failed to register bridge, rc %d", rc);
		goto failed;
	}

	xrt_info(xdev, "created fpga bridge %s", br_data->bridge_name);

	return br;

failed:
	if (br)
		fpga_bridge_free(br);
	if (br_data)
		devm_kfree(DEV(xdev), br_data);

	return NULL;
}

static void xmgnt_destroy_region(struct fpga_region *region)
{
	struct xmgnt_region *r_data = region->priv;

	xrt_info(r_data->xdev, "destroy fpga region %llx.%llx",
		 region->compat_id->id_h, region->compat_id->id_l);

	fpga_region_unregister(region);

	if (r_data->group_instance > 0)
		xleaf_destroy_group(r_data->xdev, r_data->group_instance);

	if (r_data->bridge)
		xmgnt_destroy_bridge(r_data->bridge);

	if (r_data->region->info) {
		fpga_image_info_free(r_data->region->info);
		r_data->region->info = NULL;
	}

	fpga_region_free(region);

	devm_kfree(DEV(r_data->xdev), r_data);
}

static int xmgnt_region_match(struct device *dev, const void *data)
{
	const struct xmgnt_region_match_arg *arg = data;
	const struct fpga_region *match_region;
	uuid_t compat_uuid;
	int i;

	if (dev->parent != &arg->xdev->dev)
		return false;

	match_region = to_fpga_region(dev);
	/*
	 * The device tree provides both parent and child uuids for an
	 * xclbin in one array. Here we try both uuids to see if it matches
	 * with target region's compat_id. Strictly speaking we should
	 * only match xclbin's parent uuid with target region's compat_id
	 * but given the uuids by design are unique comparing with both
	 * does not hurt.
	 */
	import_uuid(&compat_uuid, (const char *)match_region->compat_id);
	for (i = 0; i < arg->uuid_num; i++) {
		if (uuid_equal(&compat_uuid, &arg->uuids[i]))
			return true;
	}

	return false;
}

static int xmgnt_region_match_base(struct device *dev, const void *data)
{
	const struct xmgnt_region_match_arg *arg = data;
	const struct fpga_region *match_region;
	const struct xmgnt_region *r_data;

	if (dev->parent != &arg->xdev->dev)
		return false;

	match_region = to_fpga_region(dev);
	r_data = match_region->priv;
	if (uuid_is_null(&r_data->depend_uuid))
		return true;

	return false;
}

static int xmgnt_region_match_by_uuid(struct device *dev, const void *data)
{
	const struct xmgnt_region_match_arg *arg = data;
	const struct fpga_region *match_region;
	const struct xmgnt_region *r_data;

	if (dev->parent != &arg->xdev->dev)
		return false;

	if (arg->uuid_num != 1)
		return false;

	match_region = to_fpga_region(dev);
	r_data = match_region->priv;
	if (uuid_equal(&r_data->depend_uuid, arg->uuids))
		return true;

	return false;
}

static void xmgnt_region_cleanup(struct fpga_region *region)
{
	struct xmgnt_region *r_data = region->priv, *pdata, *temp;
	struct xrt_device *xdev = r_data->xdev;
	struct xmgnt_region_match_arg arg = { 0 };
	struct fpga_region *match_region = NULL;
	struct device *start_dev = NULL;
	LIST_HEAD(free_list);
	uuid_t compat_uuid;

	list_add_tail(&r_data->list, &free_list);
	arg.xdev = xdev;
	arg.uuid_num = 1;
	arg.uuids = &compat_uuid;

	/* find all regions depending on this region */
	list_for_each_entry_safe(pdata, temp, &free_list, list) {
		import_uuid(arg.uuids, (const char *)pdata->region->compat_id);
		start_dev = NULL;
		while ((match_region = fpga_region_class_find(start_dev, &arg,
							      xmgnt_region_match_by_uuid))) {
			pdata = match_region->priv;
			list_add_tail(&pdata->list, &free_list);
			start_dev = &match_region->dev;
			put_device(&match_region->dev);
		}
	}

	list_del(&r_data->list);

	list_for_each_entry_safe_reverse(pdata, temp, &free_list, list)
		xmgnt_destroy_region(pdata->region);

	if (r_data->group_instance > 0) {
		xleaf_destroy_group(xdev, r_data->group_instance);
		r_data->group_instance = -1;
	}
	if (r_data->region->info) {
		fpga_image_info_free(r_data->region->info);
		r_data->region->info = NULL;
	}
}

void xmgnt_region_cleanup_all(struct xrt_device *xdev)
{
	struct xmgnt_region_match_arg arg = { 0 };
	struct fpga_region *base_region;

	arg.xdev = xdev;

	while ((base_region = fpga_region_class_find(NULL, &arg, xmgnt_region_match_base))) {
		put_device(&base_region->dev);

		xmgnt_region_cleanup(base_region);
		xmgnt_destroy_region(base_region);
	}
}

/*
 * Program a region with a xclbin image. Bring up the subdevs and the
 * group object to contain the subdevs.
 */
static int xmgnt_region_program(struct fpga_region *region, const void *xclbin, char *dtb)
{
	const struct axlf *xclbin_obj = xclbin;
	struct fpga_image_info *info;
	struct xrt_device *xdev;
	struct xmgnt_region *r_data;
	int rc;

	r_data = region->priv;
	xdev = r_data->xdev;

	info = fpga_image_info_alloc(&xdev->dev);
	if (!info)
		return -ENOMEM;

	info->buf = xclbin;
	info->count = xclbin_obj->header.length;
	info->flags |= FPGA_MGR_PARTIAL_RECONFIG;
	region->info = info;
	rc = fpga_region_program_fpga(region);
	if (rc) {
		xrt_err(xdev, "programming xclbin failed, rc %d", rc);
		return rc;
	}

	/* free bridges to allow reprogram */
	if (region->get_bridges)
		fpga_bridges_put(&region->bridge_list);

	/*
	 * Next bringup the subdevs for this region which will be managed by
	 * its own group object.
	 */
	r_data->group_instance = xleaf_create_group(xdev, dtb);
	if (r_data->group_instance < 0) {
		xrt_err(xdev, "failed to create group, rc %d",
			r_data->group_instance);
		rc = r_data->group_instance;
		return rc;
	}

	rc = xleaf_wait_for_group_bringup(xdev);
	if (rc)
		xrt_err(xdev, "group bringup failed, rc %d", rc);
	return rc;
}

static int xmgnt_get_bridges(struct fpga_region *region)
{
	struct xmgnt_region *r_data = region->priv;
	struct device *dev = &r_data->xdev->dev;

	return fpga_bridge_get_to_list(dev, region->info, &region->bridge_list);
}

/*
 * Program/create FPGA regions based on input xclbin file.
 * 1. Identify a matching existing region for this xclbin
 * 2. Tear down any previous objects for the found region
 * 3. Program this region with input xclbin
 * 4. Iterate over this region's interface uuids to determine if it defines any
 *    child region. Create fpga_region for the child region.
 */
int xmgnt_process_xclbin(struct xrt_device *xdev,
			 struct fpga_manager *fmgr,
			 const struct axlf *xclbin,
			 enum provider_kind kind)
{
	struct fpga_region *region, *compat_region = NULL;
	struct xmgnt_region_match_arg arg = { 0 };
	struct xmgnt_region *r_data;
	uuid_t compat_uuid;
	char *dtb = NULL;
	int rc, i;

	rc = xrt_xclbin_get_metadata(DEV(xdev), xclbin, &dtb);
	if (rc) {
		xrt_err(xdev, "failed to get dtb: %d", rc);
		goto failed;
	}

	rc = xrt_md_get_interface_uuids(DEV(xdev), dtb, 0, NULL);
	if (rc < 0) {
		xrt_err(xdev, "failed to get intf uuid");
		rc = -EINVAL;
		goto failed;
	}
	arg.uuid_num = rc;
	arg.uuids = kcalloc(arg.uuid_num, sizeof(uuid_t), GFP_KERNEL);
	if (!arg.uuids) {
		rc = -ENOMEM;
		goto failed;
	}
	arg.xdev = xdev;

	rc = xrt_md_get_interface_uuids(DEV(xdev), dtb, arg.uuid_num, arg.uuids);
	if (rc != arg.uuid_num) {
		xrt_err(xdev, "only get %d uuids, expect %d", rc, arg.uuid_num);
		rc = -EINVAL;
		goto failed;
	}

	/* if this is not base firmware, search for a compatible region */
	if (kind != XMGNT_BLP) {
		compat_region = fpga_region_class_find(NULL, &arg, xmgnt_region_match);
		if (!compat_region) {
			xrt_err(xdev, "failed to get compatible region");
			rc = -ENOENT;
			goto failed;
		}

		xmgnt_region_cleanup(compat_region);

		rc = xmgnt_region_program(compat_region, xclbin, dtb);
		if (rc) {
			xrt_err(xdev, "failed to program region");
			goto failed;
		}
	}

	if (compat_region)
		import_uuid(&compat_uuid, (const char *)compat_region->compat_id);

	/* create all the new regions contained in this xclbin */
	for (i = 0; i < arg.uuid_num; i++) {
		if (compat_region && uuid_equal(&compat_uuid, &arg.uuids[i])) {
			/* region for this interface already exists */
			continue;
		}

		region = fpga_region_create(DEV(xdev), fmgr, xmgnt_get_bridges);
		if (!region) {
			xrt_err(xdev, "failed to create fpga region");
			rc = -EFAULT;
			goto failed;
		}
		r_data = devm_kzalloc(DEV(xdev), sizeof(*r_data), GFP_KERNEL);
		if (!r_data) {
			rc = -ENOMEM;
			fpga_region_free(region);
			goto failed;
		}
		r_data->xdev = xdev;
		r_data->region = region;
		r_data->group_instance = -1;
		uuid_copy(&r_data->interface_uuid, &arg.uuids[i]);
		if (compat_region)
			import_uuid(&r_data->depend_uuid, (const char *)compat_region->compat_id);
		r_data->bridge = xmgnt_create_bridge(xdev, dtb);
		if (!r_data->bridge) {
			xrt_err(xdev, "failed to create fpga bridge");
			rc = -EFAULT;
			devm_kfree(DEV(xdev), r_data);
			fpga_region_free(region);
			goto failed;
		}

		region->compat_id = &r_data->compat_id;
		export_uuid((char *)region->compat_id, &r_data->interface_uuid);
		region->priv = r_data;

		rc = fpga_region_register(region);
		if (rc) {
			xrt_err(xdev, "failed to register fpga region");
			xmgnt_destroy_bridge(r_data->bridge);
			fpga_region_free(region);
			devm_kfree(DEV(xdev), r_data);
			goto failed;
		}

		xrt_info(xdev, "created fpga region %llx.%llx",
			 region->compat_id->id_h, region->compat_id->id_l);
	}

	if (compat_region)
		put_device(&compat_region->dev);
	vfree(dtb);
	kfree(arg.uuids);
	return 0;

failed:
	if (compat_region) {
		put_device(&compat_region->dev);
		xmgnt_region_cleanup(compat_region);
	}

	vfree(dtb);
	kfree(arg.uuids);
	return rc;
}
