{"vcs1":{"timestamp_begin":1684312848.057632284, "rt":1.51, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684312849.657922006, "rt":1.24, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1684312850.963845368, "rt":0.49, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684312847.411232030}
{"VCS_COMP_START_TIME": 1684312847.411232030}
{"VCS_COMP_END_TIME": 1684312853.080939076}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330636}}
{"stitch_vcselab": {"peak_mem": 211888}}
