
UART_PMS7003.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000026c  08006138  08006138  00016138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080063a4  080063a4  000163a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080063ac  080063ac  000163ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080063b0  080063b0  000163b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000004  080063b4  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001bc4  200001e8  08006598  000201e8  2**2
                  ALLOC
  8 ._user_heap_stack 00001504  20001dac  08006598  00021dac  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002733b  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005115  00000000  00000000  00047553  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000e401  00000000  00000000  0004c668  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000014d8  00000000  00000000  0005aa70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001ff8  00000000  00000000  0005bf48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b504  00000000  00000000  0005df40  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000085c4  00000000  00000000  00069444  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00071a08  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003fb0  00000000  00000000  00071a84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e8 	.word	0x200001e8
 800015c:	00000000 	.word	0x00000000
 8000160:	08006120 	.word	0x08006120

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001ec 	.word	0x200001ec
 800017c:	08006120 	.word	0x08006120

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b97a 	b.w	800052c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	468c      	mov	ip, r1
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	9e08      	ldr	r6, [sp, #32]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d151      	bne.n	8000304 <__udivmoddi4+0xb4>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d96d      	bls.n	8000342 <__udivmoddi4+0xf2>
 8000266:	fab2 fe82 	clz	lr, r2
 800026a:	f1be 0f00 	cmp.w	lr, #0
 800026e:	d00b      	beq.n	8000288 <__udivmoddi4+0x38>
 8000270:	f1ce 0c20 	rsb	ip, lr, #32
 8000274:	fa01 f50e 	lsl.w	r5, r1, lr
 8000278:	fa20 fc0c 	lsr.w	ip, r0, ip
 800027c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000280:	ea4c 0c05 	orr.w	ip, ip, r5
 8000284:	fa00 f40e 	lsl.w	r4, r0, lr
 8000288:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800028c:	0c25      	lsrs	r5, r4, #16
 800028e:	fbbc f8fa 	udiv	r8, ip, sl
 8000292:	fa1f f987 	uxth.w	r9, r7
 8000296:	fb0a cc18 	mls	ip, sl, r8, ip
 800029a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800029e:	fb08 f309 	mul.w	r3, r8, r9
 80002a2:	42ab      	cmp	r3, r5
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x6c>
 80002a6:	19ed      	adds	r5, r5, r7
 80002a8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002ac:	f080 8123 	bcs.w	80004f6 <__udivmoddi4+0x2a6>
 80002b0:	42ab      	cmp	r3, r5
 80002b2:	f240 8120 	bls.w	80004f6 <__udivmoddi4+0x2a6>
 80002b6:	f1a8 0802 	sub.w	r8, r8, #2
 80002ba:	443d      	add	r5, r7
 80002bc:	1aed      	subs	r5, r5, r3
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	fbb5 f0fa 	udiv	r0, r5, sl
 80002c4:	fb0a 5510 	mls	r5, sl, r0, r5
 80002c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002cc:	fb00 f909 	mul.w	r9, r0, r9
 80002d0:	45a1      	cmp	r9, r4
 80002d2:	d909      	bls.n	80002e8 <__udivmoddi4+0x98>
 80002d4:	19e4      	adds	r4, r4, r7
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 810a 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80002de:	45a1      	cmp	r9, r4
 80002e0:	f240 8107 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80002e4:	3802      	subs	r0, #2
 80002e6:	443c      	add	r4, r7
 80002e8:	eba4 0409 	sub.w	r4, r4, r9
 80002ec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002f0:	2100      	movs	r1, #0
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d061      	beq.n	80003ba <__udivmoddi4+0x16a>
 80002f6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002fa:	2300      	movs	r3, #0
 80002fc:	6034      	str	r4, [r6, #0]
 80002fe:	6073      	str	r3, [r6, #4]
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	428b      	cmp	r3, r1
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0xc8>
 8000308:	2e00      	cmp	r6, #0
 800030a:	d054      	beq.n	80003b6 <__udivmoddi4+0x166>
 800030c:	2100      	movs	r1, #0
 800030e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	f040 808e 	bne.w	800043e <__udivmoddi4+0x1ee>
 8000322:	42ab      	cmp	r3, r5
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xdc>
 8000326:	4282      	cmp	r2, r0
 8000328:	f200 80fa 	bhi.w	8000520 <__udivmoddi4+0x2d0>
 800032c:	1a84      	subs	r4, r0, r2
 800032e:	eb65 0503 	sbc.w	r5, r5, r3
 8000332:	2001      	movs	r0, #1
 8000334:	46ac      	mov	ip, r5
 8000336:	2e00      	cmp	r6, #0
 8000338:	d03f      	beq.n	80003ba <__udivmoddi4+0x16a>
 800033a:	e886 1010 	stmia.w	r6, {r4, ip}
 800033e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000342:	b912      	cbnz	r2, 800034a <__udivmoddi4+0xfa>
 8000344:	2701      	movs	r7, #1
 8000346:	fbb7 f7f2 	udiv	r7, r7, r2
 800034a:	fab7 fe87 	clz	lr, r7
 800034e:	f1be 0f00 	cmp.w	lr, #0
 8000352:	d134      	bne.n	80003be <__udivmoddi4+0x16e>
 8000354:	1beb      	subs	r3, r5, r7
 8000356:	0c3a      	lsrs	r2, r7, #16
 8000358:	fa1f fc87 	uxth.w	ip, r7
 800035c:	2101      	movs	r1, #1
 800035e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000362:	0c25      	lsrs	r5, r4, #16
 8000364:	fb02 3318 	mls	r3, r2, r8, r3
 8000368:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800036c:	fb0c f308 	mul.w	r3, ip, r8
 8000370:	42ab      	cmp	r3, r5
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x134>
 8000374:	19ed      	adds	r5, r5, r7
 8000376:	f108 30ff 	add.w	r0, r8, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x132>
 800037c:	42ab      	cmp	r3, r5
 800037e:	f200 80d1 	bhi.w	8000524 <__udivmoddi4+0x2d4>
 8000382:	4680      	mov	r8, r0
 8000384:	1aed      	subs	r5, r5, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb5 f0f2 	udiv	r0, r5, r2
 800038c:	fb02 5510 	mls	r5, r2, r0, r5
 8000390:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000394:	fb0c fc00 	mul.w	ip, ip, r0
 8000398:	45a4      	cmp	ip, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x15c>
 800039c:	19e4      	adds	r4, r4, r7
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x15a>
 80003a4:	45a4      	cmp	ip, r4
 80003a6:	f200 80b8 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 040c 	sub.w	r4, r4, ip
 80003b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003b4:	e79d      	b.n	80002f2 <__udivmoddi4+0xa2>
 80003b6:	4631      	mov	r1, r6
 80003b8:	4630      	mov	r0, r6
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	f1ce 0420 	rsb	r4, lr, #32
 80003c2:	fa05 f30e 	lsl.w	r3, r5, lr
 80003c6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ca:	fa20 f804 	lsr.w	r8, r0, r4
 80003ce:	0c3a      	lsrs	r2, r7, #16
 80003d0:	fa25 f404 	lsr.w	r4, r5, r4
 80003d4:	ea48 0803 	orr.w	r8, r8, r3
 80003d8:	fbb4 f1f2 	udiv	r1, r4, r2
 80003dc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003e0:	fb02 4411 	mls	r4, r2, r1, r4
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003ec:	fb01 f30c 	mul.w	r3, r1, ip
 80003f0:	42ab      	cmp	r3, r5
 80003f2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x1bc>
 80003f8:	19ed      	adds	r5, r5, r7
 80003fa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003fe:	f080 808a 	bcs.w	8000516 <__udivmoddi4+0x2c6>
 8000402:	42ab      	cmp	r3, r5
 8000404:	f240 8087 	bls.w	8000516 <__udivmoddi4+0x2c6>
 8000408:	3902      	subs	r1, #2
 800040a:	443d      	add	r5, r7
 800040c:	1aeb      	subs	r3, r5, r3
 800040e:	fa1f f588 	uxth.w	r5, r8
 8000412:	fbb3 f0f2 	udiv	r0, r3, r2
 8000416:	fb02 3310 	mls	r3, r2, r0, r3
 800041a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800041e:	fb00 f30c 	mul.w	r3, r0, ip
 8000422:	42ab      	cmp	r3, r5
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x1e6>
 8000426:	19ed      	adds	r5, r5, r7
 8000428:	f100 38ff 	add.w	r8, r0, #4294967295
 800042c:	d26f      	bcs.n	800050e <__udivmoddi4+0x2be>
 800042e:	42ab      	cmp	r3, r5
 8000430:	d96d      	bls.n	800050e <__udivmoddi4+0x2be>
 8000432:	3802      	subs	r0, #2
 8000434:	443d      	add	r5, r7
 8000436:	1aeb      	subs	r3, r5, r3
 8000438:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800043c:	e78f      	b.n	800035e <__udivmoddi4+0x10e>
 800043e:	f1c1 0720 	rsb	r7, r1, #32
 8000442:	fa22 f807 	lsr.w	r8, r2, r7
 8000446:	408b      	lsls	r3, r1
 8000448:	fa05 f401 	lsl.w	r4, r5, r1
 800044c:	ea48 0303 	orr.w	r3, r8, r3
 8000450:	fa20 fe07 	lsr.w	lr, r0, r7
 8000454:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000458:	40fd      	lsrs	r5, r7
 800045a:	ea4e 0e04 	orr.w	lr, lr, r4
 800045e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000462:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000466:	fb0c 5519 	mls	r5, ip, r9, r5
 800046a:	fa1f f883 	uxth.w	r8, r3
 800046e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000472:	fb09 f408 	mul.w	r4, r9, r8
 8000476:	42ac      	cmp	r4, r5
 8000478:	fa02 f201 	lsl.w	r2, r2, r1
 800047c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x244>
 8000482:	18ed      	adds	r5, r5, r3
 8000484:	f109 30ff 	add.w	r0, r9, #4294967295
 8000488:	d243      	bcs.n	8000512 <__udivmoddi4+0x2c2>
 800048a:	42ac      	cmp	r4, r5
 800048c:	d941      	bls.n	8000512 <__udivmoddi4+0x2c2>
 800048e:	f1a9 0902 	sub.w	r9, r9, #2
 8000492:	441d      	add	r5, r3
 8000494:	1b2d      	subs	r5, r5, r4
 8000496:	fa1f fe8e 	uxth.w	lr, lr
 800049a:	fbb5 f0fc 	udiv	r0, r5, ip
 800049e:	fb0c 5510 	mls	r5, ip, r0, r5
 80004a2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004a6:	fb00 f808 	mul.w	r8, r0, r8
 80004aa:	45a0      	cmp	r8, r4
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x26e>
 80004ae:	18e4      	adds	r4, r4, r3
 80004b0:	f100 35ff 	add.w	r5, r0, #4294967295
 80004b4:	d229      	bcs.n	800050a <__udivmoddi4+0x2ba>
 80004b6:	45a0      	cmp	r8, r4
 80004b8:	d927      	bls.n	800050a <__udivmoddi4+0x2ba>
 80004ba:	3802      	subs	r0, #2
 80004bc:	441c      	add	r4, r3
 80004be:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c2:	eba4 0408 	sub.w	r4, r4, r8
 80004c6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ca:	454c      	cmp	r4, r9
 80004cc:	46c6      	mov	lr, r8
 80004ce:	464d      	mov	r5, r9
 80004d0:	d315      	bcc.n	80004fe <__udivmoddi4+0x2ae>
 80004d2:	d012      	beq.n	80004fa <__udivmoddi4+0x2aa>
 80004d4:	b156      	cbz	r6, 80004ec <__udivmoddi4+0x29c>
 80004d6:	ebba 030e 	subs.w	r3, sl, lr
 80004da:	eb64 0405 	sbc.w	r4, r4, r5
 80004de:	fa04 f707 	lsl.w	r7, r4, r7
 80004e2:	40cb      	lsrs	r3, r1
 80004e4:	431f      	orrs	r7, r3
 80004e6:	40cc      	lsrs	r4, r1
 80004e8:	6037      	str	r7, [r6, #0]
 80004ea:	6074      	str	r4, [r6, #4]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	4618      	mov	r0, r3
 80004f4:	e6f8      	b.n	80002e8 <__udivmoddi4+0x98>
 80004f6:	4690      	mov	r8, r2
 80004f8:	e6e0      	b.n	80002bc <__udivmoddi4+0x6c>
 80004fa:	45c2      	cmp	sl, r8
 80004fc:	d2ea      	bcs.n	80004d4 <__udivmoddi4+0x284>
 80004fe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000502:	eb69 0503 	sbc.w	r5, r9, r3
 8000506:	3801      	subs	r0, #1
 8000508:	e7e4      	b.n	80004d4 <__udivmoddi4+0x284>
 800050a:	4628      	mov	r0, r5
 800050c:	e7d7      	b.n	80004be <__udivmoddi4+0x26e>
 800050e:	4640      	mov	r0, r8
 8000510:	e791      	b.n	8000436 <__udivmoddi4+0x1e6>
 8000512:	4681      	mov	r9, r0
 8000514:	e7be      	b.n	8000494 <__udivmoddi4+0x244>
 8000516:	4601      	mov	r1, r0
 8000518:	e778      	b.n	800040c <__udivmoddi4+0x1bc>
 800051a:	3802      	subs	r0, #2
 800051c:	443c      	add	r4, r7
 800051e:	e745      	b.n	80003ac <__udivmoddi4+0x15c>
 8000520:	4608      	mov	r0, r1
 8000522:	e708      	b.n	8000336 <__udivmoddi4+0xe6>
 8000524:	f1a8 0802 	sub.w	r8, r8, #2
 8000528:	443d      	add	r5, r7
 800052a:	e72b      	b.n	8000384 <__udivmoddi4+0x134>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000530:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000532:	4c10      	ldr	r4, [pc, #64]	; (8000574 <HAL_InitTick+0x44>)
 8000534:	7823      	ldrb	r3, [r4, #0]
{
 8000536:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000538:	b90b      	cbnz	r3, 800053e <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800053a:	2001      	movs	r0, #1
 800053c:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U /uwTickFreq)) == 0U)
 800053e:	f001 fbff 	bl	8001d40 <HAL_RCC_GetHCLKFreq>
 8000542:	7822      	ldrb	r2, [r4, #0]
 8000544:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000548:	fbb3 f3f2 	udiv	r3, r3, r2
 800054c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000550:	f000 f8aa 	bl	80006a8 <HAL_SYSTICK_Config>
 8000554:	4604      	mov	r4, r0
 8000556:	2800      	cmp	r0, #0
 8000558:	d1ef      	bne.n	800053a <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800055a:	2d0f      	cmp	r5, #15
 800055c:	d8ed      	bhi.n	800053a <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800055e:	4602      	mov	r2, r0
 8000560:	4629      	mov	r1, r5
 8000562:	f04f 30ff 	mov.w	r0, #4294967295
 8000566:	f000 f85d 	bl	8000624 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800056a:	4b03      	ldr	r3, [pc, #12]	; (8000578 <HAL_InitTick+0x48>)
 800056c:	4620      	mov	r0, r4
 800056e:	601d      	str	r5, [r3, #0]
  }

  /* Return function status */
  return status;
}
 8000570:	bd38      	pop	{r3, r4, r5, pc}
 8000572:	bf00      	nop
 8000574:	20000004 	.word	0x20000004
 8000578:	20000008 	.word	0x20000008

0800057c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800057c:	4a09      	ldr	r2, [pc, #36]	; (80005a4 <HAL_Init+0x28>)
 800057e:	6813      	ldr	r3, [r2, #0]
 8000580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8000584:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000586:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000588:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058a:	f000 f839 	bl	8000600 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800058e:	2000      	movs	r0, #0
 8000590:	f7ff ffce 	bl	8000530 <HAL_InitTick>
 8000594:	4604      	mov	r4, r0
 8000596:	b918      	cbnz	r0, 80005a0 <HAL_Init+0x24>
    HAL_MspInit();
 8000598:	f004 fa1d 	bl	80049d6 <HAL_MspInit>
}
 800059c:	4620      	mov	r0, r4
 800059e:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005a0:	2401      	movs	r4, #1
 80005a2:	e7fb      	b.n	800059c <HAL_Init+0x20>
 80005a4:	58004000 	.word	0x58004000

080005a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80005a8:	4a03      	ldr	r2, [pc, #12]	; (80005b8 <HAL_IncTick+0x10>)
 80005aa:	4b04      	ldr	r3, [pc, #16]	; (80005bc <HAL_IncTick+0x14>)
 80005ac:	6811      	ldr	r1, [r2, #0]
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	440b      	add	r3, r1
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000434 	.word	0x20000434
 80005bc:	20000004 	.word	0x20000004

080005c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005c0:	4b01      	ldr	r3, [pc, #4]	; (80005c8 <HAL_GetTick+0x8>)
 80005c2:	6818      	ldr	r0, [r3, #0]
}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000434 	.word	0x20000434

080005cc <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 80005cc:	4b01      	ldr	r3, [pc, #4]	; (80005d4 <HAL_GetTickPrio+0x8>)
 80005ce:	6818      	ldr	r0, [r3, #0]
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	20000008 	.word	0x20000008

080005d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 80005d8:	b538      	push	{r3, r4, r5, lr}
 80005da:	4604      	mov	r4, r0
    uint32_t tickstart = HAL_GetTick();
 80005dc:	f7ff fff0 	bl	80005c0 <HAL_GetTick>
    uint32_t wait = Delay;
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 80005e0:	1c63      	adds	r3, r4, #1
    {
      wait += (uint32_t)(uwTickFreq);
 80005e2:	bf1c      	itt	ne
 80005e4:	4b05      	ldrne	r3, [pc, #20]	; (80005fc <HAL_Delay+0x24>)
 80005e6:	781b      	ldrbne	r3, [r3, #0]
    uint32_t tickstart = HAL_GetTick();
 80005e8:	4605      	mov	r5, r0
      wait += (uint32_t)(uwTickFreq);
 80005ea:	bf18      	it	ne
 80005ec:	18e4      	addne	r4, r4, r3
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 80005ee:	f7ff ffe7 	bl	80005c0 <HAL_GetTick>
 80005f2:	1b40      	subs	r0, r0, r5
 80005f4:	4284      	cmp	r4, r0
 80005f6:	d8fa      	bhi.n	80005ee <HAL_Delay+0x16>
    {
    }
  }
 80005f8:	bd38      	pop	{r3, r4, r5, pc}
 80005fa:	bf00      	nop
 80005fc:	20000004 	.word	0x20000004

08000600 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4a07      	ldr	r2, [pc, #28]	; (8000620 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000602:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000604:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	0c1b      	lsrs	r3, r3, #16
 800060c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	0200      	lsls	r0, r0, #8
 8000612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000616:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800061a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800061c:	60d3      	str	r3, [r2, #12]
 800061e:	4770      	bx	lr
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000624:	4b17      	ldr	r3, [pc, #92]	; (8000684 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000626:	b530      	push	{r4, r5, lr}
 8000628:	68dc      	ldr	r4, [r3, #12]
 800062a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800062e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000632:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000634:	2b04      	cmp	r3, #4
 8000636:	bf28      	it	cs
 8000638:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800063c:	f04f 0501 	mov.w	r5, #1
 8000640:	fa05 f303 	lsl.w	r3, r5, r3
 8000644:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000648:	bf8c      	ite	hi
 800064a:	3c03      	subhi	r4, #3
 800064c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064e:	4019      	ands	r1, r3
 8000650:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000652:	fa05 f404 	lsl.w	r4, r5, r4
 8000656:	3c01      	subs	r4, #1
 8000658:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800065a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065c:	ea42 0201 	orr.w	r2, r2, r1
 8000660:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000664:	bfad      	iteet	ge
 8000666:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066a:	f000 000f 	andlt.w	r0, r0, #15
 800066e:	4b06      	ldrlt	r3, [pc, #24]	; (8000688 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000670:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000674:	bfb5      	itete	lt
 8000676:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000680:	bd30      	pop	{r4, r5, pc}
 8000682:	bf00      	nop
 8000684:	e000ed00 	.word	0xe000ed00
 8000688:	e000ed14 	.word	0xe000ed14

0800068c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800068c:	2800      	cmp	r0, #0
 800068e:	db08      	blt.n	80006a2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000690:	0942      	lsrs	r2, r0, #5
 8000692:	2301      	movs	r3, #1
 8000694:	f000 001f 	and.w	r0, r0, #31
 8000698:	fa03 f000 	lsl.w	r0, r3, r0
 800069c:	4b01      	ldr	r3, [pc, #4]	; (80006a4 <HAL_NVIC_EnableIRQ+0x18>)
 800069e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006a2:	4770      	bx	lr
 80006a4:	e000e100 	.word	0xe000e100

080006a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006a8:	3801      	subs	r0, #1
 80006aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ae:	d20a      	bcs.n	80006c6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	4a07      	ldr	r2, [pc, #28]	; (80006d0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006b4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b6:	21f0      	movs	r1, #240	; 0xf0
 80006b8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006be:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006c0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006c6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	e000e010 	.word	0xe000e010
 80006d0:	e000ed00 	.word	0xe000ed00

080006d4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80006d4:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80006d6:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 80006d8:	6d05      	ldr	r5, [r0, #80]	; 0x50
 80006da:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80006dc:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80006de:	b114      	cbz	r4, 80006e6 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80006e0:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80006e2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80006e4:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80006e6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80006e8:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80006ea:	f004 051c 	and.w	r5, r4, #28
 80006ee:	2401      	movs	r4, #1
 80006f0:	40ac      	lsls	r4, r5
 80006f2:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80006f4:	6804      	ldr	r4, [r0, #0]
 80006f6:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80006f8:	6883      	ldr	r3, [r0, #8]
 80006fa:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80006fc:	bf0b      	itete	eq
 80006fe:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000700:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000702:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000704:	60e2      	strne	r2, [r4, #12]
 8000706:	bd70      	pop	{r4, r5, r6, pc}

08000708 <DMA_CalcDMAMUXChannelBaseAndMask>:
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8000708:	6803      	ldr	r3, [r0, #0]
 800070a:	4a10      	ldr	r2, [pc, #64]	; (800074c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 800070c:	4293      	cmp	r3, r2
 800070e:	6c42      	ldr	r2, [r0, #68]	; 0x44
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8000710:	bf88      	it	hi
 8000712:	490f      	ldrhi	r1, [pc, #60]	; (8000750 <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8000714:	f022 0203 	bic.w	r2, r2, #3
 8000718:	bf9b      	ittet	ls
 800071a:	f102 4280 	addls.w	r2, r2, #1073741824	; 0x40000000
 800071e:	f502 3202 	addls.w	r2, r2, #133120	; 0x20800
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8000722:	1889      	addhi	r1, r1, r2
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8000724:	6482      	strls	r2, [r0, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000726:	b2db      	uxtb	r3, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000728:	4a0a      	ldr	r2, [pc, #40]	; (8000754 <DMA_CalcDMAMUXChannelBaseAndMask+0x4c>)
 800072a:	64c2      	str	r2, [r0, #76]	; 0x4c
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800072c:	f1a3 0308 	sub.w	r3, r3, #8
 8000730:	f04f 0214 	mov.w	r2, #20
 8000734:	fbb3 f3f2 	udiv	r3, r3, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8000738:	f04f 0201 	mov.w	r2, #1
 800073c:	f003 031c 	and.w	r3, r3, #28
 8000740:	fa02 f303 	lsl.w	r3, r2, r3
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8000744:	bf88      	it	hi
 8000746:	6481      	strhi	r1, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8000748:	6503      	str	r3, [r0, #80]	; 0x50
 800074a:	4770      	bx	lr
 800074c:	40020407 	.word	0x40020407
 8000750:	4002081c 	.word	0x4002081c
 8000754:	40020880 	.word	0x40020880

08000758 <HAL_DMA_Init>:
{
 8000758:	b510      	push	{r4, lr}
  if (hdma == NULL)
 800075a:	4604      	mov	r4, r0
 800075c:	2800      	cmp	r0, #0
 800075e:	d05d      	beq.n	800081c <HAL_DMA_Init+0xc4>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000760:	6801      	ldr	r1, [r0, #0]
 8000762:	4b2f      	ldr	r3, [pc, #188]	; (8000820 <HAL_DMA_Init+0xc8>)
 8000764:	4299      	cmp	r1, r3
 8000766:	f04f 0014 	mov.w	r0, #20
 800076a:	d84a      	bhi.n	8000802 <HAL_DMA_Init+0xaa>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800076c:	4a2d      	ldr	r2, [pc, #180]	; (8000824 <HAL_DMA_Init+0xcc>)
 800076e:	440a      	add	r2, r1
 8000770:	fbb2 f2f0 	udiv	r2, r2, r0
 8000774:	0092      	lsls	r2, r2, #2
 8000776:	6462      	str	r2, [r4, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000778:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->DmaBaseAddress = DMA2;
 800077c:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 800077e:	2302      	movs	r3, #2
 8000780:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8000784:	68e0      	ldr	r0, [r4, #12]
 8000786:	68a3      	ldr	r3, [r4, #8]
  tmp = hdma->Instance->CCR;
 8000788:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 800078a:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800078c:	6920      	ldr	r0, [r4, #16]
 800078e:	4303      	orrs	r3, r0
 8000790:	6960      	ldr	r0, [r4, #20]
 8000792:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000794:	69a0      	ldr	r0, [r4, #24]
 8000796:	4303      	orrs	r3, r0
 8000798:	69e0      	ldr	r0, [r4, #28]
 800079a:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800079c:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800079e:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80007a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80007a6:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80007a8:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80007aa:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80007ac:	4620      	mov	r0, r4
 80007ae:	f7ff ffab 	bl	8000708 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80007b2:	68a3      	ldr	r3, [r4, #8]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80007b4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80007b6:	6d20      	ldr	r0, [r4, #80]	; 0x50
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80007b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80007bc:	bf04      	itt	eq
 80007be:	2300      	moveq	r3, #0
 80007c0:	6063      	streq	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80007c2:	6862      	ldr	r2, [r4, #4]
 80007c4:	b2d3      	uxtb	r3, r2
 80007c6:	600b      	str	r3, [r1, #0]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80007c8:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80007ca:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80007cc:	2a03      	cmp	r2, #3
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80007ce:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80007d0:	d81f      	bhi.n	8000812 <HAL_DMA_Init+0xba>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80007d2:	4a15      	ldr	r2, [pc, #84]	; (8000828 <HAL_DMA_Init+0xd0>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80007d4:	4815      	ldr	r0, [pc, #84]	; (800082c <HAL_DMA_Init+0xd4>)
 80007d6:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80007d8:	441a      	add	r2, r3

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80007da:	3b01      	subs	r3, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80007dc:	0092      	lsls	r2, r2, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80007de:	2101      	movs	r1, #1
 80007e0:	f003 0303 	and.w	r3, r3, #3
 80007e4:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80007e8:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80007ea:	6562      	str	r2, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80007ec:	65e3      	str	r3, [r4, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80007ee:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80007f0:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007f2:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80007f4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007f6:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80007f8:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80007fc:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  return HAL_OK;
 8000800:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <HAL_DMA_Init+0xd8>)
 8000804:	440b      	add	r3, r1
 8000806:	fbb3 f3f0 	udiv	r3, r3, r0
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	6463      	str	r3, [r4, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800080e:	4b09      	ldr	r3, [pc, #36]	; (8000834 <HAL_DMA_Init+0xdc>)
 8000810:	e7b4      	b.n	800077c <HAL_DMA_Init+0x24>
    hdma->DMAmuxRequestGen = 0U;
 8000812:	2300      	movs	r3, #0
 8000814:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8000816:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000818:	65e3      	str	r3, [r4, #92]	; 0x5c
 800081a:	e7ea      	b.n	80007f2 <HAL_DMA_Init+0x9a>
    return HAL_ERROR;
 800081c:	2001      	movs	r0, #1
}
 800081e:	bd10      	pop	{r4, pc}
 8000820:	40020407 	.word	0x40020407
 8000824:	bffdfff8 	.word	0xbffdfff8
 8000828:	1000823f 	.word	0x1000823f
 800082c:	40020940 	.word	0x40020940
 8000830:	bffdfbf8 	.word	0xbffdfbf8
 8000834:	40020400 	.word	0x40020400

08000838 <HAL_DMA_Start_IT>:
{
 8000838:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 800083a:	f890 5024 	ldrb.w	r5, [r0, #36]	; 0x24
 800083e:	2d01      	cmp	r5, #1
{
 8000840:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8000842:	d039      	beq.n	80008b8 <HAL_DMA_Start_IT+0x80>
 8000844:	2501      	movs	r5, #1
 8000846:	f880 5024 	strb.w	r5, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 800084a:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
 800084e:	2d01      	cmp	r5, #1
 8000850:	f04f 0600 	mov.w	r6, #0
 8000854:	f04f 0502 	mov.w	r5, #2
 8000858:	d12c      	bne.n	80008b4 <HAL_DMA_Start_IT+0x7c>
    hdma->State = HAL_DMA_STATE_BUSY;
 800085a:	f880 5025 	strb.w	r5, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800085e:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8000860:	6806      	ldr	r6, [r0, #0]
 8000862:	6835      	ldr	r5, [r6, #0]
 8000864:	f025 0501 	bic.w	r5, r5, #1
 8000868:	6035      	str	r5, [r6, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800086a:	f7ff ff33 	bl	80006d4 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 800086e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8000870:	6803      	ldr	r3, [r0, #0]
 8000872:	b1ba      	cbz	r2, 80008a4 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	f042 020e 	orr.w	r2, r2, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800087a:	601a      	str	r2, [r3, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800087c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800087e:	6811      	ldr	r1, [r2, #0]
 8000880:	03c9      	lsls	r1, r1, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8000882:	bf42      	ittt	mi
 8000884:	6811      	ldrmi	r1, [r2, #0]
 8000886:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
 800088a:	6011      	strmi	r1, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 800088c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800088e:	b11a      	cbz	r2, 8000898 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8000890:	6811      	ldr	r1, [r2, #0]
 8000892:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000896:	6011      	str	r1, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8000898:	681a      	ldr	r2, [r3, #0]
 800089a:	f042 0201 	orr.w	r2, r2, #1
 800089e:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80008a0:	2000      	movs	r0, #0
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	f022 0204 	bic.w	r2, r2, #4
 80008aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	f042 020a 	orr.w	r2, r2, #10
 80008b2:	e7e2      	b.n	800087a <HAL_DMA_Start_IT+0x42>
    __HAL_UNLOCK(hdma);
 80008b4:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80008b8:	2002      	movs	r0, #2
}
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <HAL_DMA_Abort_IT>:
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80008bc:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80008c0:	2b02      	cmp	r3, #2
{
 80008c2:	b510      	push	{r4, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80008c4:	d003      	beq.n	80008ce <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008c6:	2304      	movs	r3, #4
 80008c8:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80008ca:	2001      	movs	r0, #1
 80008cc:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008ce:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80008d0:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	f022 020e 	bic.w	r2, r2, #14
 80008d8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	f022 0201 	bic.w	r2, r2, #1
 80008e0:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80008e2:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80008e4:	6813      	ldr	r3, [r2, #0]
 80008e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008ea:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80008ec:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80008ee:	f003 021c 	and.w	r2, r3, #28
 80008f2:	2301      	movs	r3, #1
 80008f4:	4093      	lsls	r3, r2
 80008f6:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80008f8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80008fa:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80008fc:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80008fe:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000900:	b133      	cbz	r3, 8000910 <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000908:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800090a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800090c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800090e:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000910:	2301      	movs	r3, #1
 8000912:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferAbortCallback != NULL)
 8000916:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8000918:	2400      	movs	r4, #0
 800091a:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 800091e:	b113      	cbz	r3, 8000926 <HAL_DMA_Abort_IT+0x6a>
      hdma->XferAbortCallback(hdma);
 8000920:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000922:	4620      	mov	r0, r4
 8000924:	bd10      	pop	{r4, pc}
 8000926:	4618      	mov	r0, r3
}
 8000928:	bd10      	pop	{r4, pc}

0800092a <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800092a:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800092c:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 800092e:	6803      	ldr	r3, [r0, #0]
{
 8000930:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000932:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000936:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000938:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800093a:	2404      	movs	r4, #4
 800093c:	4094      	lsls	r4, r2
 800093e:	4226      	tst	r6, r4
 8000940:	d00e      	beq.n	8000960 <HAL_DMA_IRQHandler+0x36>
 8000942:	f015 0f04 	tst.w	r5, #4
 8000946:	d00b      	beq.n	8000960 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	0692      	lsls	r2, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800094c:	bf5e      	ittt	pl
 800094e:	681a      	ldrpl	r2, [r3, #0]
 8000950:	f022 0204 	bicpl.w	r2, r2, #4
 8000954:	601a      	strpl	r2, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8000956:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8000958:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 800095a:	b373      	cbz	r3, 80009ba <HAL_DMA_IRQHandler+0x90>
}
 800095c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800095e:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000960:	2402      	movs	r4, #2
 8000962:	4094      	lsls	r4, r2
 8000964:	4226      	tst	r6, r4
 8000966:	d012      	beq.n	800098e <HAL_DMA_IRQHandler+0x64>
 8000968:	f015 0f02 	tst.w	r5, #2
 800096c:	d00f      	beq.n	800098e <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	0695      	lsls	r5, r2, #26
 8000972:	d406      	bmi.n	8000982 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	f022 020a 	bic.w	r2, r2, #10
 800097a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800097c:	2301      	movs	r3, #1
 800097e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8000982:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000984:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8000986:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 800098a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800098c:	e7e5      	b.n	800095a <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 800098e:	2408      	movs	r4, #8
 8000990:	4094      	lsls	r4, r2
 8000992:	4234      	tst	r4, r6
 8000994:	d011      	beq.n	80009ba <HAL_DMA_IRQHandler+0x90>
 8000996:	072c      	lsls	r4, r5, #28
 8000998:	d50f      	bpl.n	80009ba <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800099a:	681c      	ldr	r4, [r3, #0]
 800099c:	f024 040e 	bic.w	r4, r4, #14
 80009a0:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80009a2:	2301      	movs	r3, #1
 80009a4:	fa03 f202 	lsl.w	r2, r3, r2
 80009a8:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80009aa:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80009ac:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80009b0:	2300      	movs	r3, #0
 80009b2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80009b6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80009b8:	e7cf      	b.n	800095a <HAL_DMA_IRQHandler+0x30>
}
 80009ba:	bc70      	pop	{r4, r5, r6}
 80009bc:	4770      	bx	lr

080009be <HAL_DMA_GetState>:
  return hdma->State;
 80009be:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 80009c2:	4770      	bx	lr

080009c4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009c8:	680b      	ldr	r3, [r1, #0]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80009ca:	4a59      	ldr	r2, [pc, #356]	; (8000b30 <HAL_GPIO_Init+0x16c>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009cc:	9301      	str	r3, [sp, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80009ce:	f04f 0803 	mov.w	r8, #3
  uint32_t position = 0x00u;
 80009d2:	2300      	movs	r3, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009d4:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d8:	9c01      	ldr	r4, [sp, #4]
 80009da:	40dc      	lsrs	r4, r3
 80009dc:	d102      	bne.n	80009e4 <HAL_GPIO_Init+0x20>
      }
    }
    
    position++;
  }
}
 80009de:	b003      	add	sp, #12
 80009e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009e4:	2401      	movs	r4, #1
 80009e6:	fa04 fe03 	lsl.w	lr, r4, r3
    if (iocurrent != 0x00u)
 80009ea:	9c01      	ldr	r4, [sp, #4]
 80009ec:	ea14 050e 	ands.w	r5, r4, lr
 80009f0:	f000 8094 	beq.w	8000b1c <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009f4:	684c      	ldr	r4, [r1, #4]
 80009f6:	f024 0c10 	bic.w	ip, r4, #16
 80009fa:	f10c 36ff 	add.w	r6, ip, #4294967295
 80009fe:	2e01      	cmp	r6, #1
 8000a00:	ea4f 0643 	mov.w	r6, r3, lsl #1
 8000a04:	d812      	bhi.n	8000a2c <HAL_GPIO_Init+0x68>
        temp = GPIOx->OSPEEDR;
 8000a06:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a08:	fa08 fa06 	lsl.w	sl, r8, r6
 8000a0c:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a10:	68cf      	ldr	r7, [r1, #12]
 8000a12:	40b7      	lsls	r7, r6
 8000a14:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8000a18:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000a1a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a1c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a20:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000a24:	409f      	lsls	r7, r3
 8000a26:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000a2a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000a2c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a2e:	fa08 fe06 	lsl.w	lr, r8, r6
 8000a32:	ea6f 0e0e 	mvn.w	lr, lr
 8000a36:	ea07 0a0e 	and.w	sl, r7, lr
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a3a:	688f      	ldr	r7, [r1, #8]
 8000a3c:	40b7      	lsls	r7, r6
 8000a3e:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a42:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000a46:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a48:	d114      	bne.n	8000a74 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8000a4a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000a4e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a52:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8000a56:	f8dc 7020 	ldr.w	r7, [ip, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a5a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000a5e:	fa09 fb0a 	lsl.w	fp, r9, sl
 8000a62:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a66:	690f      	ldr	r7, [r1, #16]
 8000a68:	fa07 f70a 	lsl.w	r7, r7, sl
 8000a6c:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8000a70:	f8cc 7020 	str.w	r7, [ip, #32]
      temp = GPIOx->MODER;
 8000a74:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a76:	ea0e 0e07 	and.w	lr, lr, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a7a:	f004 0703 	and.w	r7, r4, #3
 8000a7e:	fa07 f606 	lsl.w	r6, r7, r6
 8000a82:	ea46 060e 	orr.w	r6, r6, lr
      GPIOx->MODER = temp;
 8000a86:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a88:	00e6      	lsls	r6, r4, #3
 8000a8a:	d547      	bpl.n	8000b1c <HAL_GPIO_Init+0x158>
 8000a8c:	f023 0703 	bic.w	r7, r3, #3
 8000a90:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000a94:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a98:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8000a9c:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a9e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000aa2:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000aa6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aaa:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000aae:	d037      	beq.n	8000b20 <HAL_GPIO_Init+0x15c>
 8000ab0:	4e20      	ldr	r6, [pc, #128]	; (8000b34 <HAL_GPIO_Init+0x170>)
 8000ab2:	42b0      	cmp	r0, r6
 8000ab4:	d036      	beq.n	8000b24 <HAL_GPIO_Init+0x160>
 8000ab6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000aba:	42b0      	cmp	r0, r6
 8000abc:	d034      	beq.n	8000b28 <HAL_GPIO_Init+0x164>
 8000abe:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000ac2:	42b0      	cmp	r0, r6
 8000ac4:	d032      	beq.n	8000b2c <HAL_GPIO_Init+0x168>
 8000ac6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000aca:	42b0      	cmp	r0, r6
 8000acc:	bf14      	ite	ne
 8000ace:	2607      	movne	r6, #7
 8000ad0:	2604      	moveq	r6, #4
 8000ad2:	fa06 f60e 	lsl.w	r6, r6, lr
 8000ad6:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ada:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8000adc:	f8d2 6080 	ldr.w	r6, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 8000ae0:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ae2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8000ae6:	bf0c      	ite	eq
 8000ae8:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000aea:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 8000aec:	f8c2 6080 	str.w	r6, [r2, #128]	; 0x80
        temp = EXTI->EMR1;
 8000af0:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000af4:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 8000af8:	bf0c      	ite	eq
 8000afa:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000afc:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 8000afe:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI->RTSR1;
 8000b02:	6816      	ldr	r6, [r2, #0]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b04:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8000b08:	bf0c      	ite	eq
 8000b0a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000b0c:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 8000b0e:	6016      	str	r6, [r2, #0]
        temp = EXTI->FTSR1;
 8000b10:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b12:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8000b14:	bf54      	ite	pl
 8000b16:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000b18:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 8000b1a:	6056      	str	r6, [r2, #4]
    position++;
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	e75b      	b.n	80009d8 <HAL_GPIO_Init+0x14>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b20:	2600      	movs	r6, #0
 8000b22:	e7d6      	b.n	8000ad2 <HAL_GPIO_Init+0x10e>
 8000b24:	2601      	movs	r6, #1
 8000b26:	e7d4      	b.n	8000ad2 <HAL_GPIO_Init+0x10e>
 8000b28:	2602      	movs	r6, #2
 8000b2a:	e7d2      	b.n	8000ad2 <HAL_GPIO_Init+0x10e>
 8000b2c:	2603      	movs	r6, #3
 8000b2e:	e7d0      	b.n	8000ad2 <HAL_GPIO_Init+0x10e>
 8000b30:	58000800 	.word	0x58000800
 8000b34:	48000400 	.word	0x48000400

08000b38 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b38:	b10a      	cbz	r2, 8000b3e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b3a:	6181      	str	r1, [r0, #24]
 8000b3c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b3e:	6281      	str	r1, [r0, #40]	; 0x28
 8000b40:	4770      	bx	lr

08000b42 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000b42:	6943      	ldr	r3, [r0, #20]
 8000b44:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b46:	bf14      	ite	ne
 8000b48:	6281      	strne	r1, [r0, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b4a:	6181      	streq	r1, [r0, #24]
 8000b4c:	4770      	bx	lr

08000b4e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000b4e:	b570      	push	{r4, r5, r6, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000b50:	4604      	mov	r4, r0
{
 8000b52:	b086      	sub	sp, #24
  if (hpcd == NULL)
 8000b54:	2800      	cmp	r0, #0
 8000b56:	d057      	beq.n	8000c08 <HAL_PCD_Init+0xba>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000b58:	f890 3229 	ldrb.w	r3, [r0, #553]	; 0x229
 8000b5c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b60:	b91b      	cbnz	r3, 8000b6a <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000b62:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000b66:	f004 f91f 	bl	8004da8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000b70:	6820      	ldr	r0, [r4, #0]
 8000b72:	f002 fc18 	bl	80033a6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b76:	2200      	movs	r2, #0
 8000b78:	6860      	ldr	r0, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000b7a:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000b7c:	4615      	mov	r5, r2
 8000b7e:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b80:	4298      	cmp	r0, r3
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	d820      	bhi.n	8000bca <HAL_PCD_Init+0x7c>
 8000b88:	2200      	movs	r2, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000b8a:	4611      	mov	r1, r2
 8000b8c:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000b8e:	4298      	cmp	r0, r3
 8000b90:	f102 0201 	add.w	r2, r2, #1
 8000b94:	d828      	bhi.n	8000be8 <HAL_PCD_Init+0x9a>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000b96:	f104 0610 	add.w	r6, r4, #16
 8000b9a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b9c:	466d      	mov	r5, sp
 8000b9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ba0:	6833      	ldr	r3, [r6, #0]
 8000ba2:	602b      	str	r3, [r5, #0]
 8000ba4:	1d23      	adds	r3, r4, #4
 8000ba6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ba8:	6820      	ldr	r0, [r4, #0]
 8000baa:	f002 fc06 	bl	80033ba <USB_DevInit>

  hpcd->USB_Address = 0U;
 8000bae:	2500      	movs	r5, #0
  hpcd->State = HAL_PCD_STATE_READY;
 8000bb0:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8000bb2:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000bb6:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000bba:	69e3      	ldr	r3, [r4, #28]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d102      	bne.n	8000bc6 <HAL_PCD_Init+0x78>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000bc0:	4620      	mov	r0, r4
 8000bc2:	f000 fbbc 	bl	800133e <HAL_PCDEx_ActivateLPM>
  }
  
  return HAL_OK;
 8000bc6:	4628      	mov	r0, r5
 8000bc8:	e01f      	b.n	8000c0a <HAL_PCD_Init+0xbc>
    hpcd->IN_ep[i].is_in = 1U;
 8000bca:	eb04 1143 	add.w	r1, r4, r3, lsl #5
    hpcd->IN_ep[i].num = i;
 8000bce:	f881 3028 	strb.w	r3, [r1, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000bd2:	86cb      	strh	r3, [r1, #54]	; 0x36
    hpcd->IN_ep[i].xfer_len = 0U;
 8000bd4:	3302      	adds	r3, #2
 8000bd6:	015b      	lsls	r3, r3, #5
    hpcd->IN_ep[i].is_in = 1U;
 8000bd8:	f881 6029 	strb.w	r6, [r1, #41]	; 0x29
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000bdc:	f881 502b 	strb.w	r5, [r1, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 8000be0:	638d      	str	r5, [r1, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000be2:	63cd      	str	r5, [r1, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8000be4:	50e5      	str	r5, [r4, r3]
 8000be6:	e7ca      	b.n	8000b7e <HAL_PCD_Init+0x30>
    hpcd->OUT_ep[i].is_in = 0U;
 8000be8:	eb04 1543 	add.w	r5, r4, r3, lsl #5
    hpcd->OUT_ep[i].num = i;
 8000bec:	f885 3128 	strb.w	r3, [r5, #296]	; 0x128
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000bf0:	330a      	adds	r3, #10
 8000bf2:	015b      	lsls	r3, r3, #5
    hpcd->OUT_ep[i].is_in = 0U;
 8000bf4:	f885 1129 	strb.w	r1, [r5, #297]	; 0x129
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000bf8:	f885 112b 	strb.w	r1, [r5, #299]	; 0x12b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000bfc:	f8c5 1138 	str.w	r1, [r5, #312]	; 0x138
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000c00:	f8c5 113c 	str.w	r1, [r5, #316]	; 0x13c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000c04:	50e1      	str	r1, [r4, r3]
 8000c06:	e7c1      	b.n	8000b8c <HAL_PCD_Init+0x3e>
    return HAL_ERROR;
 8000c08:	2001      	movs	r0, #1
}
 8000c0a:	b006      	add	sp, #24
 8000c0c:	bd70      	pop	{r4, r5, r6, pc}

08000c0e <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8000c0e:	f890 3228 	ldrb.w	r3, [r0, #552]	; 0x228
 8000c12:	2b01      	cmp	r3, #1
{
 8000c14:	b510      	push	{r4, lr}
 8000c16:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000c18:	d00c      	beq.n	8000c34 <HAL_PCD_Start+0x26>
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	f880 3228 	strb.w	r3, [r0, #552]	; 0x228
  (void)USB_DevConnect(hpcd->Instance);
 8000c20:	6800      	ldr	r0, [r0, #0]
 8000c22:	f002 feac 	bl	800397e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8000c26:	6820      	ldr	r0, [r4, #0]
 8000c28:	f002 fbb2 	bl	8003390 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
 8000c32:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000c34:	2002      	movs	r0, #2
}
 8000c36:	bd10      	pop	{r4, pc}

08000c38 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8000c38:	f890 2228 	ldrb.w	r2, [r0, #552]	; 0x228
 8000c3c:	2a01      	cmp	r2, #1
{
 8000c3e:	b510      	push	{r4, lr}
 8000c40:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000c42:	d00b      	beq.n	8000c5c <HAL_PCD_SetAddress+0x24>
 8000c44:	2201      	movs	r2, #1
 8000c46:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228
  hpcd->USB_Address = address;
 8000c4a:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8000c4e:	6800      	ldr	r0, [r0, #0]
 8000c50:	f002 fe8f 	bl	8003972 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000c54:	2000      	movs	r0, #0
 8000c56:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
 8000c5a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000c5c:	2002      	movs	r0, #2
  return HAL_OK;
}
 8000c5e:	bd10      	pop	{r4, pc}

08000c60 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8000c60:	b570      	push	{r4, r5, r6, lr}
 8000c62:	4604      	mov	r4, r0
 8000c64:	f001 0007 	and.w	r0, r1, #7
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000c68:	f011 0f80 	tst.w	r1, #128	; 0x80
 8000c6c:	b2c5      	uxtb	r5, r0
 8000c6e:	f04f 0120 	mov.w	r1, #32
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000c72:	fb01 4105 	mla	r1, r1, r5, r4
    ep->is_in = 1U;
 8000c76:	bf15      	itete	ne
 8000c78:	eb04 1545 	addne.w	r5, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 8000c7c:	eb04 1545 	addeq.w	r5, r4, r5, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000c80:	3128      	addne	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000c82:	f501 7194 	addeq.w	r1, r1, #296	; 0x128
    ep->is_in = 1U;
 8000c86:	bf15      	itete	ne
 8000c88:	2601      	movne	r6, #1
    ep->is_in = 0U;
 8000c8a:	2600      	moveq	r6, #0
    ep->is_in = 1U;
 8000c8c:	f885 6029 	strbne.w	r6, [r5, #41]	; 0x29
    ep->is_in = 0U;
 8000c90:	f885 6129 	strbeq.w	r6, [r5, #297]	; 0x129
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = ep_mps;
 8000c94:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;

  if (ep->is_in != 0U)
 8000c96:	784a      	ldrb	r2, [r1, #1]
  ep->type = ep_type;
 8000c98:	70cb      	strb	r3, [r1, #3]
  ep->num = ep_addr & EP_ADDR_MSK;
 8000c9a:	b2c0      	uxtb	r0, r0
 8000c9c:	7008      	strb	r0, [r1, #0]
  if (ep->is_in != 0U)
 8000c9e:	b102      	cbz	r2, 8000ca2 <HAL_PCD_EP_Open+0x42>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8000ca0:	81c8      	strh	r0, [r1, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8000ca2:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 8000ca4:	bf04      	itt	eq
 8000ca6:	2300      	moveq	r3, #0
 8000ca8:	710b      	strbeq	r3, [r1, #4]
  }

  __HAL_LOCK(hpcd);
 8000caa:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d009      	beq.n	8000cc6 <HAL_PCD_EP_Open+0x66>
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8000cb8:	6820      	ldr	r0, [r4, #0]
 8000cba:	f002 fb9b 	bl	80033f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228

  return ret;
 8000cc4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8000cc6:	2002      	movs	r0, #2
}
 8000cc8:	bd70      	pop	{r4, r5, r6, pc}

08000cca <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000cca:	f001 0307 	and.w	r3, r1, #7
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000cce:	f011 0f80 	tst.w	r1, #128	; 0x80
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	f04f 0120 	mov.w	r1, #32
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000cd8:	fb01 0102 	mla	r1, r1, r2, r0
{
 8000cdc:	b510      	push	{r4, lr}
 8000cde:	4604      	mov	r4, r0
    ep->is_in = 1U;
 8000ce0:	bf19      	ittee	ne
 8000ce2:	eb00 1242 	addne.w	r2, r0, r2, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000ce6:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000ce8:	f501 7194 	addeq.w	r1, r1, #296	; 0x128
    ep->is_in = 0U;
 8000cec:	eb04 1242 	addeq.w	r2, r4, r2, lsl #5
    ep->is_in = 1U;
 8000cf0:	bf15      	itete	ne
 8000cf2:	2001      	movne	r0, #1
    ep->is_in = 0U;
 8000cf4:	2000      	moveq	r0, #0
    ep->is_in = 1U;
 8000cf6:	f882 0029 	strbne.w	r0, [r2, #41]	; 0x29
    ep->is_in = 0U;
 8000cfa:	f882 0129 	strbeq.w	r0, [r2, #297]	; 0x129
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8000cfe:	700b      	strb	r3, [r1, #0]

  __HAL_LOCK(hpcd);
 8000d00:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d009      	beq.n	8000d1c <HAL_PCD_EP_Close+0x52>
 8000d08:	2301      	movs	r3, #1
 8000d0a:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8000d0e:	6820      	ldr	r0, [r4, #0]
 8000d10:	f002 fce2 	bl	80036d8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000d14:	2000      	movs	r0, #0
 8000d16:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
 8000d1a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000d1c:	2002      	movs	r0, #2
}
 8000d1e:	bd10      	pop	{r4, pc}

08000d20 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000d20:	b570      	push	{r4, r5, r6, lr}
 8000d22:	f001 0107 	and.w	r1, r1, #7
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8000d26:	eb00 1641 	add.w	r6, r0, r1, lsl #5
 8000d2a:	014c      	lsls	r4, r1, #5
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 8000d2c:	2500      	movs	r5, #0
  ep->is_in = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;
 8000d2e:	f886 1128 	strb.w	r1, [r6, #296]	; 0x128
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000d32:	f504 7194 	add.w	r1, r4, #296	; 0x128
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000d36:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8000d38:	f8c6 213c 	str.w	r2, [r6, #316]	; 0x13c
  ep->xfer_len = len;
 8000d3c:	f8c6 3140 	str.w	r3, [r6, #320]	; 0x140
  ep->xfer_count = 0U;
 8000d40:	f8c6 5144 	str.w	r5, [r6, #324]	; 0x144
  ep->is_in = 0U;
 8000d44:	f886 5129 	strb.w	r5, [r6, #297]	; 0x129
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000d48:	6800      	ldr	r0, [r0, #0]
 8000d4a:	f002 fe39 	bl	80039c0 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000d4e:	4628      	mov	r0, r5
 8000d50:	bd70      	pop	{r4, r5, r6, pc}

08000d52 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8000d52:	f001 0107 	and.w	r1, r1, #7
 8000d56:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 8000d5a:	f8d1 0144 	ldr.w	r0, [r1, #324]	; 0x144
 8000d5e:	4770      	bx	lr

08000d60 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000d60:	b570      	push	{r4, r5, r6, lr}
 8000d62:	f001 0107 	and.w	r1, r1, #7
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8000d66:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 8000d6a:	014c      	lsls	r4, r1, #5
  ep->xfer_len = len;
 8000d6c:	642b      	str	r3, [r5, #64]	; 0x40
  ep->xfer_count = 0U;
 8000d6e:	2600      	movs	r6, #0
  ep->is_in = 1U;
 8000d70:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8000d72:	f885 1028 	strb.w	r1, [r5, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000d76:	f104 0128 	add.w	r1, r4, #40	; 0x28
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000d7a:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8000d7c:	63ea      	str	r2, [r5, #60]	; 0x3c
  ep->xfer_count = 0U;
 8000d7e:	646e      	str	r6, [r5, #68]	; 0x44
  ep->is_in = 1U;
 8000d80:	f885 3029 	strb.w	r3, [r5, #41]	; 0x29
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000d84:	6800      	ldr	r0, [r0, #0]
 8000d86:	f002 fe1b 	bl	80039c0 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000d8a:	4630      	mov	r0, r6
 8000d8c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000d90 <HAL_PCD_IRQHandler>:
{
 8000d90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d94:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8000d96:	6800      	ldr	r0, [r0, #0]
 8000d98:	f002 fdfc 	bl	8003994 <USB_ReadInterrupts>
 8000d9c:	0402      	lsls	r2, r0, #16
 8000d9e:	f100 823a 	bmi.w	8001216 <HAL_PCD_IRQHandler+0x486>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8000da2:	6820      	ldr	r0, [r4, #0]
 8000da4:	f002 fdf6 	bl	8003994 <USB_ReadInterrupts>
 8000da8:	0543      	lsls	r3, r0, #21
 8000daa:	d50f      	bpl.n	8000dcc <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000dac:	6822      	ldr	r2, [r4, #0]
 8000dae:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000db2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000db6:	041b      	lsls	r3, r3, #16
 8000db8:	0c1b      	lsrs	r3, r3, #16
    HAL_PCD_ResetCallback(hpcd);
 8000dba:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000dbc:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8000dc0:	f004 f843 	bl	8004e4a <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	f7ff ff36 	bl	8000c38 <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8000dcc:	6820      	ldr	r0, [r4, #0]
 8000dce:	f002 fde1 	bl	8003994 <USB_ReadInterrupts>
 8000dd2:	0443      	lsls	r3, r0, #17
 8000dd4:	d508      	bpl.n	8000de8 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000dd6:	6822      	ldr	r2, [r4, #0]
 8000dd8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000ddc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000de0:	041b      	lsls	r3, r3, #16
 8000de2:	0c1b      	lsrs	r3, r3, #16
 8000de4:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8000de8:	6820      	ldr	r0, [r4, #0]
 8000dea:	f002 fdd3 	bl	8003994 <USB_ReadInterrupts>
 8000dee:	0487      	lsls	r7, r0, #18
 8000df0:	d508      	bpl.n	8000e04 <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000df2:	6822      	ldr	r2, [r4, #0]
 8000df4:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000df8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000dfc:	041b      	lsls	r3, r3, #16
 8000dfe:	0c1b      	lsrs	r3, r3, #16
 8000e00:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8000e04:	6820      	ldr	r0, [r4, #0]
 8000e06:	f002 fdc5 	bl	8003994 <USB_ReadInterrupts>
 8000e0a:	04c6      	lsls	r6, r0, #19
 8000e0c:	d526      	bpl.n	8000e5c <HAL_PCD_IRQHandler+0xcc>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8000e0e:	6822      	ldr	r2, [r4, #0]
 8000e10:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000e14:	f023 0304 	bic.w	r3, r3, #4
 8000e18:	041b      	lsls	r3, r3, #16
 8000e1a:	0c1b      	lsrs	r3, r3, #16
 8000e1c:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000e20:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000e24:	f023 0308 	bic.w	r3, r3, #8
 8000e28:	041b      	lsls	r3, r3, #16
 8000e2a:	0c1b      	lsrs	r3, r3, #16
 8000e2c:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 8000e30:	f894 3260 	ldrb.w	r3, [r4, #608]	; 0x260
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d105      	bne.n	8000e44 <HAL_PCD_IRQHandler+0xb4>
      hpcd->LPM_State = LPM_L0;
 8000e38:	2100      	movs	r1, #0
 8000e3a:	f884 1260 	strb.w	r1, [r4, #608]	; 0x260
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8000e3e:	4620      	mov	r0, r4
 8000e40:	f004 f906 	bl	8005050 <HAL_PCDEx_LPM_Callback>
    HAL_PCD_ResumeCallback(hpcd);
 8000e44:	4620      	mov	r0, r4
 8000e46:	f004 f823 	bl	8004e90 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000e4a:	6822      	ldr	r2, [r4, #0]
 8000e4c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000e50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e54:	041b      	lsls	r3, r3, #16
 8000e56:	0c1b      	lsrs	r3, r3, #16
 8000e58:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8000e5c:	6820      	ldr	r0, [r4, #0]
 8000e5e:	f002 fd99 	bl	8003994 <USB_ReadInterrupts>
 8000e62:	0505      	lsls	r5, r0, #20
 8000e64:	d51d      	bpl.n	8000ea2 <HAL_PCD_IRQHandler+0x112>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000e66:	6820      	ldr	r0, [r4, #0]
 8000e68:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	f043 0308 	orr.w	r3, r3, #8
 8000e72:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8000e76:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000e7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e7e:	041b      	lsls	r3, r3, #16
 8000e80:	0c1b      	lsrs	r3, r3, #16
 8000e82:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8000e86:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 8000e94:	f002 fd7e 	bl	8003994 <USB_ReadInterrupts>
 8000e98:	04c0      	lsls	r0, r0, #19
 8000e9a:	d402      	bmi.n	8000ea2 <HAL_PCD_IRQHandler+0x112>
      HAL_PCD_SuspendCallback(hpcd);
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	f003 ffe7 	bl	8004e70 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 8000ea2:	6820      	ldr	r0, [r4, #0]
 8000ea4:	f002 fd76 	bl	8003994 <USB_ReadInterrupts>
 8000ea8:	0601      	lsls	r1, r0, #24
 8000eaa:	d529      	bpl.n	8000f00 <HAL_PCD_IRQHandler+0x170>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8000eac:	6823      	ldr	r3, [r4, #0]
 8000eae:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8000eb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000eb6:	0412      	lsls	r2, r2, #16
 8000eb8:	0c12      	lsrs	r2, r2, #16
 8000eba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8000ebe:	f894 2260 	ldrb.w	r2, [r4, #608]	; 0x260
 8000ec2:	2a00      	cmp	r2, #0
 8000ec4:	f040 81ac 	bne.w	8001220 <HAL_PCD_IRQHandler+0x490>
      hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8000ec8:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8000ecc:	b292      	uxth	r2, r2
 8000ece:	f042 0204 	orr.w	r2, r2, #4
 8000ed2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000ed6:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8000eda:	b292      	uxth	r2, r2
 8000edc:	f042 0208 	orr.w	r2, r2, #8
 8000ee0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8000ee4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8000ee8:	f3c3 038d 	ubfx	r3, r3, #2, #14
      hpcd->LPM_State = LPM_L1;
 8000eec:	2101      	movs	r1, #1
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8000eee:	f003 033c 	and.w	r3, r3, #60	; 0x3c
      hpcd->LPM_State = LPM_L1;
 8000ef2:	f884 1260 	strb.w	r1, [r4, #608]	; 0x260
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8000ef6:	f8c4 3264 	str.w	r3, [r4, #612]	; 0x264
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8000efa:	4620      	mov	r0, r4
 8000efc:	f004 f8a8 	bl	8005050 <HAL_PCDEx_LPM_Callback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8000f00:	6820      	ldr	r0, [r4, #0]
 8000f02:	f002 fd47 	bl	8003994 <USB_ReadInterrupts>
 8000f06:	0582      	lsls	r2, r0, #22
 8000f08:	d50b      	bpl.n	8000f22 <HAL_PCD_IRQHandler+0x192>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8000f0a:	6822      	ldr	r2, [r4, #0]
 8000f0c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000f10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f14:	041b      	lsls	r3, r3, #16
 8000f16:	0c1b      	lsrs	r3, r3, #16
 8000f18:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8000f1c:	4620      	mov	r0, r4
 8000f1e:	f003 ff90 	bl	8004e42 <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8000f22:	6820      	ldr	r0, [r4, #0]
 8000f24:	f002 fd36 	bl	8003994 <USB_ReadInterrupts>
 8000f28:	05c3      	lsls	r3, r0, #23
 8000f2a:	d508      	bpl.n	8000f3e <HAL_PCD_IRQHandler+0x1ae>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8000f2c:	6822      	ldr	r2, [r4, #0]
 8000f2e:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000f32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f36:	041b      	lsls	r3, r3, #16
 8000f38:	0c1b      	lsrs	r3, r3, #16
 8000f3a:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
 8000f3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
  {
    wIstr = hpcd->Instance->ISTR;
 8000f42:	f8b0 1044 	ldrh.w	r1, [r0, #68]	; 0x44
 8000f46:	b289      	uxth	r1, r1
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);

    if (epindex == 0U)
 8000f48:	f011 070f 	ands.w	r7, r1, #15
 8000f4c:	f040 80ab 	bne.w	80010a6 <HAL_PCD_IRQHandler+0x316>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000f50:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8000f52:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000f56:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8000f58:	d12b      	bne.n	8000fb2 <HAL_PCD_IRQHandler+0x222>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000f5a:	ea03 030a 	and.w	r3, r3, sl
 8000f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f62:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000f64:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000f68:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8000f6c:	f200 4002 	addw	r0, r0, #1026	; 0x402
 8000f70:	fa10 f083 	uxtah	r0, r0, r3
 8000f74:	f830 3032 	ldrh.w	r3, [r0, r2, lsl #3]
        ep->xfer_buff += ep->xfer_count;
 8000f78:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000f7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f7e:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8000f80:	4413      	add	r3, r2
 8000f82:	63e3      	str	r3, [r4, #60]	; 0x3c

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8000f84:	4620      	mov	r0, r4
 8000f86:	f003 ff55 	bl	8004e34 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8000f8a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000f8e:	b153      	cbz	r3, 8000fa6 <HAL_PCD_IRQHandler+0x216>
 8000f90:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000f92:	b942      	cbnz	r2, 8000fa6 <HAL_PCD_IRQHandler+0x216>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8000f94:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000f98:	6821      	ldr	r1, [r4, #0]
 8000f9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f9e:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8000fa2:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8000fa6:	6820      	ldr	r0, [r4, #0]
 8000fa8:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000fac:	041a      	lsls	r2, r3, #16
 8000fae:	d4c8      	bmi.n	8000f42 <HAL_PCD_IRQHandler+0x1b2>
 8000fb0:	e6f7      	b.n	8000da2 <HAL_PCD_IRQHandler+0x12>
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8000fb2:	f413 6500 	ands.w	r5, r3, #2048	; 0x800
 8000fb6:	d020      	beq.n	8000ffa <HAL_PCD_IRQHandler+0x26a>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000fb8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000fbc:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 8000fc0:	f200 4106 	addw	r1, r0, #1030	; 0x406
 8000fc4:	fa11 f383 	uxtah	r3, r1, r3

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8000fc8:	f504 710c 	add.w	r1, r4, #560	; 0x230
 8000fcc:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 8000fd0:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8000fd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000fd8:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8000fdc:	f002 fdd2 	bl	8003b84 <USB_ReadPMA>
                      ep->pmaadress, (uint16_t)ep->xfer_count);

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000fe0:	6822      	ldr	r2, [r4, #0]
 8000fe2:	8813      	ldrh	r3, [r2, #0]
 8000fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fe8:	051b      	lsls	r3, r3, #20
 8000fea:	0d1b      	lsrs	r3, r3, #20
 8000fec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ff0:	8013      	strh	r3, [r2, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	f003 ff10 	bl	8004e18 <HAL_PCD_SetupStageCallback>
 8000ff8:	e7d5      	b.n	8000fa6 <HAL_PCD_IRQHandler+0x216>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8000ffa:	041f      	lsls	r7, r3, #16
 8000ffc:	d5d3      	bpl.n	8000fa6 <HAL_PCD_IRQHandler+0x216>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000ffe:	8803      	ldrh	r3, [r0, #0]
 8001000:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001004:	051b      	lsls	r3, r3, #20
 8001006:	0d1b      	lsrs	r3, r3, #20
 8001008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800100c:	8003      	strh	r3, [r0, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800100e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001012:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 8001016:	f200 4106 	addw	r1, r0, #1030	; 0x406
 800101a:	fa11 f383 	uxtah	r3, r1, r3
 800101e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 8001022:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001026:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800102a:	b18b      	cbz	r3, 8001050 <HAL_PCD_IRQHandler+0x2c0>
 800102c:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 8001030:	b171      	cbz	r1, 8001050 <HAL_PCD_IRQHandler+0x2c0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001032:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8001036:	f002 fda5 	bl	8003b84 <USB_ReadPMA>
                        ep->pmaadress, (uint16_t)ep->xfer_count);

            ep->xfer_buff += ep->xfer_count;
 800103a:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 800103e:	f8d4 2144 	ldr.w	r2, [r4, #324]	; 0x144
 8001042:	4413      	add	r3, r2
 8001044:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001048:	4629      	mov	r1, r5
 800104a:	4620      	mov	r0, r4
 800104c:	f003 feea 	bl	8004e24 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001050:	6820      	ldr	r0, [r4, #0]
 8001052:	f8d4 3138 	ldr.w	r3, [r4, #312]	; 0x138
 8001056:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800105a:	f200 4506 	addw	r5, r0, #1030	; 0x406
 800105e:	b292      	uxth	r2, r2
 8001060:	b933      	cbnz	r3, 8001070 <HAL_PCD_IRQHandler+0x2e0>
 8001062:	5aab      	ldrh	r3, [r5, r2]
 8001064:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001068:	ea43 030b 	orr.w	r3, r3, fp
 800106c:	52ab      	strh	r3, [r5, r2]
 800106e:	e007      	b.n	8001080 <HAL_PCD_IRQHandler+0x2f0>
 8001070:	2b3d      	cmp	r3, #61	; 0x3d
 8001072:	d814      	bhi.n	800109e <HAL_PCD_IRQHandler+0x30e>
 8001074:	0859      	lsrs	r1, r3, #1
 8001076:	07de      	lsls	r6, r3, #31
 8001078:	bf48      	it	mi
 800107a:	3101      	addmi	r1, #1
 800107c:	0289      	lsls	r1, r1, #10
 800107e:	52a9      	strh	r1, [r5, r2]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001080:	8803      	ldrh	r3, [r0, #0]
 8001082:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800108a:	041b      	lsls	r3, r3, #16
 800108c:	0c1b      	lsrs	r3, r3, #16
 800108e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800109a:	8003      	strh	r3, [r0, #0]
 800109c:	e783      	b.n	8000fa6 <HAL_PCD_IRQHandler+0x216>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800109e:	095b      	lsrs	r3, r3, #5
 80010a0:	ea4b 2383 	orr.w	r3, fp, r3, lsl #10
 80010a4:	e7e2      	b.n	800106c <HAL_PCD_IRQHandler+0x2dc>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80010a6:	b23e      	sxth	r6, r7
 80010a8:	f830 9026 	ldrh.w	r9, [r0, r6, lsl #2]
 80010ac:	fa1f f989 	uxth.w	r9, r9
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80010b0:	f419 4f00 	tst.w	r9, #32768	; 0x8000
 80010b4:	d040      	beq.n	8001138 <HAL_PCD_IRQHandler+0x3a8>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80010b6:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
 80010ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010be:	051b      	lsls	r3, r3, #20
 80010c0:	0d1b      	lsrs	r3, r3, #20
 80010c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
        ep = &hpcd->OUT_ep[epindex];

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80010c6:	ea4f 1847 	mov.w	r8, r7, lsl #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80010ca:	f820 3026 	strh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 80010ce:	eb04 0108 	add.w	r1, r4, r8
 80010d2:	f891 3134 	ldrb.w	r3, [r1, #308]	; 0x134
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d159      	bne.n	800118e <HAL_PCD_IRQHandler+0x3fe>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80010da:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80010de:	f891 2128 	ldrb.w	r2, [r1, #296]	; 0x128
 80010e2:	f200 4506 	addw	r5, r0, #1030	; 0x406
 80010e6:	fa15 f383 	uxtah	r3, r5, r3
 80010ea:	f833 5032 	ldrh.w	r5, [r3, r2, lsl #3]
 80010ee:	f3c5 0509 	ubfx	r5, r5, #0, #10
          if (count != 0U)
 80010f2:	b135      	cbz	r5, 8001102 <HAL_PCD_IRQHandler+0x372>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80010f4:	f8b1 212e 	ldrh.w	r2, [r1, #302]	; 0x12e
 80010f8:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 80010fc:	462b      	mov	r3, r5
 80010fe:	f002 fd41 	bl	8003b84 <USB_ReadPMA>
 8001102:	eb04 1346 	add.w	r3, r4, r6, lsl #5
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
        ep->xfer_buff += count;
 8001106:	eb04 0108 	add.w	r1, r4, r8
        ep->xfer_count += count;
 800110a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800110e:	442a      	add	r2, r5
 8001110:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
        ep->xfer_buff += count;
 8001114:	f8d1 213c 	ldr.w	r2, [r1, #316]	; 0x13c
 8001118:	442a      	add	r2, r5
 800111a:	f8c1 213c 	str.w	r2, [r1, #316]	; 0x13c

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800111e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001122:	b11b      	cbz	r3, 800112c <HAL_PCD_IRQHandler+0x39c>
 8001124:	f8d1 0138 	ldr.w	r0, [r1, #312]	; 0x138
 8001128:	4285      	cmp	r5, r0
 800112a:	d26b      	bcs.n	8001204 <HAL_PCD_IRQHandler+0x474>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800112c:	44a0      	add	r8, r4
 800112e:	4620      	mov	r0, r4
 8001130:	f898 1128 	ldrb.w	r1, [r8, #296]	; 0x128
 8001134:	f003 fe76 	bl	8004e24 <HAL_PCD_DataOutStageCallback>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001138:	f019 0f80 	tst.w	r9, #128	; 0x80
 800113c:	f43f af33 	beq.w	8000fa6 <HAL_PCD_IRQHandler+0x216>
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001140:	6822      	ldr	r2, [r4, #0]
 8001142:	f832 3026 	ldrh.w	r3, [r2, r6, lsl #2]
 8001146:	b29b      	uxth	r3, r3
 8001148:	ea03 030a 	and.w	r3, r3, sl
 800114c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001150:	f822 3026 	strh.w	r3, [r2, r6, lsl #2]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001154:	eb04 1747 	add.w	r7, r4, r7, lsl #5
 8001158:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800115c:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8001160:	f202 4202 	addw	r2, r2, #1026	; 0x402
 8001164:	fa12 f283 	uxtah	r2, r2, r3
 8001168:	eb04 1646 	add.w	r6, r4, r6, lsl #5
 800116c:	f832 2031 	ldrh.w	r2, [r2, r1, lsl #3]
 8001170:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001174:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8001176:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001178:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 800117c:	441a      	add	r2, r3
 800117e:	63fa      	str	r2, [r7, #60]	; 0x3c

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8001180:	6c33      	ldr	r3, [r6, #64]	; 0x40
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001182:	4620      	mov	r0, r4
        if (ep->xfer_len == 0U)
 8001184:	2b00      	cmp	r3, #0
 8001186:	d143      	bne.n	8001210 <HAL_PCD_IRQHandler+0x480>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001188:	f003 fe54 	bl	8004e34 <HAL_PCD_DataInStageCallback>
 800118c:	e70b      	b.n	8000fa6 <HAL_PCD_IRQHandler+0x216>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800118e:	f891 2128 	ldrb.w	r2, [r1, #296]	; 0x128
 8001192:	b213      	sxth	r3, r2
 8001194:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
 8001198:	f413 4f80 	tst.w	r3, #16384	; 0x4000
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800119c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80011a0:	d022      	beq.n	80011e8 <HAL_PCD_IRQHandler+0x458>
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80011a2:	f200 4502 	addw	r5, r0, #1026	; 0x402
 80011a6:	fa15 f383 	uxtah	r3, r5, r3
 80011aa:	f833 5032 	ldrh.w	r5, [r3, r2, lsl #3]
 80011ae:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 80011b2:	b135      	cbz	r5, 80011c2 <HAL_PCD_IRQHandler+0x432>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80011b4:	f8b1 2130 	ldrh.w	r2, [r1, #304]	; 0x130
 80011b8:	462b      	mov	r3, r5
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80011ba:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 80011be:	f002 fce1 	bl	8003b84 <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80011c2:	eb04 0308 	add.w	r3, r4, r8
 80011c6:	6822      	ldr	r2, [r4, #0]
 80011c8:	f893 1128 	ldrb.w	r1, [r3, #296]	; 0x128
 80011cc:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80011d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011de:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80011e2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80011e6:	e78c      	b.n	8001102 <HAL_PCD_IRQHandler+0x372>
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80011e8:	f200 4506 	addw	r5, r0, #1030	; 0x406
 80011ec:	fa15 f383 	uxtah	r3, r5, r3
 80011f0:	f833 5032 	ldrh.w	r5, [r3, r2, lsl #3]
 80011f4:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 80011f8:	2d00      	cmp	r5, #0
 80011fa:	d0e2      	beq.n	80011c2 <HAL_PCD_IRQHandler+0x432>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80011fc:	462b      	mov	r3, r5
 80011fe:	f8b1 2132 	ldrh.w	r2, [r1, #306]	; 0x132
 8001202:	e7da      	b.n	80011ba <HAL_PCD_IRQHandler+0x42a>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001204:	f891 1128 	ldrb.w	r1, [r1, #296]	; 0x128
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff fd89 	bl	8000d20 <HAL_PCD_EP_Receive>
 800120e:	e793      	b.n	8001138 <HAL_PCD_IRQHandler+0x3a8>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001210:	f7ff fda6 	bl	8000d60 <HAL_PCD_EP_Transmit>
 8001214:	e6c7      	b.n	8000fa6 <HAL_PCD_IRQHandler+0x216>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001216:	f8df a010 	ldr.w	sl, [pc, #16]	; 8001228 <HAL_PCD_IRQHandler+0x498>
 800121a:	f8df b010 	ldr.w	fp, [pc, #16]	; 800122c <HAL_PCD_IRQHandler+0x49c>
 800121e:	e6c2      	b.n	8000fa6 <HAL_PCD_IRQHandler+0x216>
      HAL_PCD_SuspendCallback(hpcd);
 8001220:	4620      	mov	r0, r4
 8001222:	f003 fe25 	bl	8004e70 <HAL_PCD_SuspendCallback>
 8001226:	e66b      	b.n	8000f00 <HAL_PCD_IRQHandler+0x170>
 8001228:	ffff8f0f 	.word	0xffff8f0f
 800122c:	ffff8000 	.word	0xffff8000

08001230 <HAL_PCD_EP_SetStall>:
{
 8001230:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001232:	6843      	ldr	r3, [r0, #4]
 8001234:	f001 0507 	and.w	r5, r1, #7
 8001238:	429d      	cmp	r5, r3
{
 800123a:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800123c:	d82d      	bhi.n	800129a <HAL_PCD_EP_SetStall+0x6a>
  if ((0x80U & ep_addr) == 0x80U)
 800123e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001242:	f04f 0320 	mov.w	r3, #32
 8001246:	d01e      	beq.n	8001286 <HAL_PCD_EP_SetStall+0x56>
    ep->is_in = 1U;
 8001248:	eb00 1245 	add.w	r2, r0, r5, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800124c:	fb03 0305 	mla	r3, r3, r5, r0
    ep->is_in = 1U;
 8001250:	2101      	movs	r1, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001252:	3328      	adds	r3, #40	; 0x28
    ep->is_in = 1U;
 8001254:	f882 1029 	strb.w	r1, [r2, #41]	; 0x29
  ep->is_stall = 1U;
 8001258:	2201      	movs	r2, #1
 800125a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800125c:	701d      	strb	r5, [r3, #0]
  __HAL_LOCK(hpcd);
 800125e:	f894 1228 	ldrb.w	r1, [r4, #552]	; 0x228
 8001262:	4291      	cmp	r1, r2
 8001264:	d01b      	beq.n	800129e <HAL_PCD_EP_SetStall+0x6e>
 8001266:	f884 2228 	strb.w	r2, [r4, #552]	; 0x228
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800126a:	4619      	mov	r1, r3
 800126c:	6820      	ldr	r0, [r4, #0]
 800126e:	f002 fb13 	bl	8003898 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001272:	b925      	cbnz	r5, 800127e <HAL_PCD_EP_SetStall+0x4e>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001274:	f504 710c 	add.w	r1, r4, #560	; 0x230
 8001278:	6820      	ldr	r0, [r4, #0]
 800127a:	f002 fb8f 	bl	800399c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 800127e:	2000      	movs	r0, #0
 8001280:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
 8001284:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8001286:	fb03 0301 	mla	r3, r3, r1, r0
    ep->is_in = 0U;
 800128a:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800128e:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8001290:	f503 7394 	add.w	r3, r3, #296	; 0x128
    ep->is_in = 0U;
 8001294:	f881 2129 	strb.w	r2, [r1, #297]	; 0x129
 8001298:	e7de      	b.n	8001258 <HAL_PCD_EP_SetStall+0x28>
    return HAL_ERROR;
 800129a:	2001      	movs	r0, #1
 800129c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 800129e:	2002      	movs	r0, #2
}
 80012a0:	bd38      	pop	{r3, r4, r5, pc}

080012a2 <HAL_PCD_EP_ClrStall>:
{
 80012a2:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80012a4:	6843      	ldr	r3, [r0, #4]
 80012a6:	f001 020f 	and.w	r2, r1, #15
 80012aa:	429a      	cmp	r2, r3
{
 80012ac:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80012ae:	d82a      	bhi.n	8001306 <HAL_PCD_EP_ClrStall+0x64>
 80012b0:	f001 0307 	and.w	r3, r1, #7
  if ((0x80U & ep_addr) == 0x80U)
 80012b4:	f011 0f80 	tst.w	r1, #128	; 0x80
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	f04f 0120 	mov.w	r1, #32
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80012be:	fb01 0102 	mla	r1, r1, r2, r0
 80012c2:	bf19      	ittee	ne
 80012c4:	3128      	addne	r1, #40	; 0x28
    ep->is_in = 1U;
 80012c6:	eb00 1242 	addne.w	r2, r0, r2, lsl #5
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80012ca:	f501 7194 	addeq.w	r1, r1, #296	; 0x128
    ep->is_in = 0U;
 80012ce:	eb04 1242 	addeq.w	r2, r4, r2, lsl #5
    ep->is_in = 1U;
 80012d2:	bf14      	ite	ne
 80012d4:	2001      	movne	r0, #1
    ep->is_in = 0U;
 80012d6:	2000      	moveq	r0, #0
  ep->is_stall = 0U;
 80012d8:	f04f 0500 	mov.w	r5, #0
    ep->is_in = 1U;
 80012dc:	bf14      	ite	ne
 80012de:	f882 0029 	strbne.w	r0, [r2, #41]	; 0x29
    ep->is_in = 0U;
 80012e2:	f882 0129 	strbeq.w	r0, [r2, #297]	; 0x129
  ep->is_stall = 0U;
 80012e6:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80012e8:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80012ea:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d00b      	beq.n	800130a <HAL_PCD_EP_ClrStall+0x68>
 80012f2:	2301      	movs	r3, #1
 80012f4:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80012f8:	6820      	ldr	r0, [r4, #0]
 80012fa:	f002 faee 	bl	80038da <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80012fe:	f884 5228 	strb.w	r5, [r4, #552]	; 0x228
  return HAL_OK;
 8001302:	4628      	mov	r0, r5
 8001304:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001306:	2001      	movs	r0, #1
 8001308:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 800130a:	2002      	movs	r0, #2
}
 800130c:	bd38      	pop	{r3, r4, r5, pc}

0800130e <HAL_PCDEx_PMAConfig>:
                                       uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800130e:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001312:	bf1b      	ittet	ne
 8001314:	f001 0107 	andne.w	r1, r1, #7
 8001318:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800131c:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001320:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8001322:	bf08      	it	eq
 8001324:	f500 7094 	addeq.w	r0, r0, #296	; 0x128
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8001328:	b91a      	cbnz	r2, 8001332 <HAL_PCDEx_PMAConfig+0x24>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800132a:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800132c:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }

  return HAL_OK;
}
 800132e:	2000      	movs	r0, #0
 8001330:	4770      	bx	lr
    ep->doublebuffer = 1U;
 8001332:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8001334:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8001336:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1U;
 8001338:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800133a:	8143      	strh	r3, [r0, #10]
 800133c:	e7f7      	b.n	800132e <HAL_PCDEx_PMAConfig+0x20>

0800133e <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 800133e:	6802      	ldr	r2, [r0, #0]
{
 8001340:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 8001342:	2101      	movs	r1, #1
 8001344:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 8001348:	2000      	movs	r0, #0
 800134a:	f883 0260 	strb.w	r0, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800134e:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8001352:	b29b      	uxth	r3, r3
 8001354:	430b      	orrs	r3, r1
 8001356:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800135a:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 800135e:	b29b      	uxth	r3, r3
 8001360:	f043 0302 	orr.w	r3, r3, #2
 8001364:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8001368:	4770      	bx	lr
	...

0800136c <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800136c:	4a02      	ldr	r2, [pc, #8]	; (8001378 <HAL_PWR_EnableBkUpAccess+0xc>)
 800136e:	6813      	ldr	r3, [r2, #0]
 8001370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	4770      	bx	lr
 8001378:	58000400 	.word	0x58000400

0800137c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 800137c:	4b02      	ldr	r3, [pc, #8]	; (8001388 <HAL_PWREx_GetVoltageRange+0xc>)
 800137e:	6818      	ldr	r0, [r3, #0]
}
 8001380:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	58000400 	.word	0x58000400

0800138c <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800138c:	4a02      	ldr	r2, [pc, #8]	; (8001398 <HAL_PWREx_EnableVddUSB+0xc>)
 800138e:	6853      	ldr	r3, [r2, #4]
 8001390:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001394:	6053      	str	r3, [r2, #4]
 8001396:	4770      	bx	lr
 8001398:	58000400 	.word	0x58000400

0800139c <LL_RCC_HSE_IsReady>:
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800139c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013a0:	6818      	ldr	r0, [r3, #0]
}
 80013a2:	f3c0 4040 	ubfx	r0, r0, #17, #1
 80013a6:	4770      	bx	lr

080013a8 <LL_RCC_HSI_IsReady>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80013a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ac:	6818      	ldr	r0, [r3, #0]
}
 80013ae:	f3c0 2080 	ubfx	r0, r0, #10, #1
 80013b2:	4770      	bx	lr

080013b4 <LL_RCC_LSI1_IsReady>:
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80013b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013b8:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
}
 80013bc:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80013c0:	4770      	bx	lr

080013c2 <LL_RCC_MSI_IsReady>:
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80013c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013c6:	6818      	ldr	r0, [r3, #0]
}
 80013c8:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80013cc:	4770      	bx	lr

080013ce <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80013ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013d2:	6813      	ldr	r3, [r2, #0]
 80013d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013d8:	4318      	orrs	r0, r3
 80013da:	6010      	str	r0, [r2, #0]
 80013dc:	4770      	bx	lr

080013de <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80013de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013e2:	6818      	ldr	r0, [r3, #0]
 80013e4:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
  {
    msiRange = LL_RCC_MSIRANGE_11;
  }
  return msiRange;
}
 80013e8:	28b0      	cmp	r0, #176	; 0xb0
 80013ea:	bf28      	it	cs
 80013ec:	20b0      	movcs	r0, #176	; 0xb0
 80013ee:	4770      	bx	lr

080013f0 <LL_RCC_MSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80013f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013f4:	6853      	ldr	r3, [r2, #4]
 80013f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80013fa:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 80013fe:	6050      	str	r0, [r2, #4]
 8001400:	4770      	bx	lr
	...

08001404 <RCC_SetFlashLatencyFromMSIRange>:

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8001404:	28b0      	cmp	r0, #176	; 0xb0
 8001406:	4b32      	ldr	r3, [pc, #200]	; (80014d0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001408:	4a32      	ldr	r2, [pc, #200]	; (80014d4 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800140a:	bf98      	it	ls
 800140c:	0900      	lsrls	r0, r0, #4
{
 800140e:	b5f0      	push	{r4, r5, r6, r7, lr}
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8001410:	bf8c      	ite	hi
 8001412:	6add      	ldrhi	r5, [r3, #44]	; 0x2c
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8001414:	f853 5020 	ldrls.w	r5, [r3, r0, lsl #2]
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001418:	4c2f      	ldr	r4, [pc, #188]	; (80014d8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800141a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 800141e:	b08d      	sub	sp, #52	; 0x34
 8001420:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001424:	f003 030f 	and.w	r3, r3, #15
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001428:	ae04      	add	r6, sp, #16
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800142a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142e:	fbb5 f5f3 	udiv	r5, r5, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001432:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <RCC_SetFlashLatencyFromMSIRange+0xd8>)
 8001434:	fbb5 f5f3 	udiv	r5, r5, r3
 8001438:	f7ff ffa0 	bl	800137c <HAL_PWREx_GetVoltageRange>
 800143c:	4607      	mov	r7, r0
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800143e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001442:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8001446:	f104 0210 	add.w	r2, r4, #16
 800144a:	ca07      	ldmia	r2, {r0, r1, r2}
 800144c:	ab01      	add	r3, sp, #4
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800144e:	341c      	adds	r4, #28
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8001450:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8001454:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001458:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800145c:	ac0c      	add	r4, sp, #48	; 0x30
 800145e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001462:	d11f      	bne.n	80014a4 <RCC_SetFlashLatencyFromMSIRange+0xa0>
 8001464:	2300      	movs	r3, #0
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8001466:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
 800146a:	4295      	cmp	r5, r2
 800146c:	d815      	bhi.n	800149a <RCC_SetFlashLatencyFromMSIRange+0x96>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
      {
        latency = FLASH_LATENCY_RANGE[index];
 800146e:	aa0c      	add	r2, sp, #48	; 0x30
 8001470:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001474:	f853 4c10 	ldr.w	r4, [r3, #-16]
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8001478:	4d19      	ldr	r5, [pc, #100]	; (80014e0 <RCC_SetFlashLatencyFromMSIRange+0xdc>)
 800147a:	682b      	ldr	r3, [r5, #0]
 800147c:	f023 0307 	bic.w	r3, r3, #7
 8001480:	4323      	orrs	r3, r4
 8001482:	602b      	str	r3, [r5, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001484:	f7ff f89c 	bl	80005c0 <HAL_GetTick>
 8001488:	4606      	mov	r6, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800148a:	682b      	ldr	r3, [r5, #0]
 800148c:	f003 0307 	and.w	r3, r3, #7
 8001490:	429c      	cmp	r4, r3
 8001492:	d116      	bne.n	80014c2 <RCC_SetFlashLatencyFromMSIRange+0xbe>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001494:	2000      	movs	r0, #0
}
 8001496:	b00d      	add	sp, #52	; 0x34
 8001498:	bdf0      	pop	{r4, r5, r6, r7, pc}
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800149a:	3301      	adds	r3, #1
 800149c:	2b04      	cmp	r3, #4
 800149e:	d1e2      	bne.n	8001466 <RCC_SetFlashLatencyFromMSIRange+0x62>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80014a0:	2400      	movs	r4, #0
 80014a2:	e7e9      	b.n	8001478 <RCC_SetFlashLatencyFromMSIRange+0x74>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80014a4:	9b01      	ldr	r3, [sp, #4]
 80014a6:	429d      	cmp	r5, r3
 80014a8:	d907      	bls.n	80014ba <RCC_SetFlashLatencyFromMSIRange+0xb6>
 80014aa:	9b02      	ldr	r3, [sp, #8]
 80014ac:	429d      	cmp	r5, r3
 80014ae:	d906      	bls.n	80014be <RCC_SetFlashLatencyFromMSIRange+0xba>
 80014b0:	9b03      	ldr	r3, [sp, #12]
 80014b2:	429d      	cmp	r5, r3
 80014b4:	d8f4      	bhi.n	80014a0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80014b6:	2302      	movs	r3, #2
 80014b8:	e7d9      	b.n	800146e <RCC_SetFlashLatencyFromMSIRange+0x6a>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80014ba:	2300      	movs	r3, #0
 80014bc:	e7d7      	b.n	800146e <RCC_SetFlashLatencyFromMSIRange+0x6a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80014be:	2301      	movs	r3, #1
 80014c0:	e7d5      	b.n	800146e <RCC_SetFlashLatencyFromMSIRange+0x6a>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80014c2:	f7ff f87d 	bl	80005c0 <HAL_GetTick>
 80014c6:	1b80      	subs	r0, r0, r6
 80014c8:	2802      	cmp	r0, #2
 80014ca:	d9de      	bls.n	800148a <RCC_SetFlashLatencyFromMSIRange+0x86>
      return HAL_TIMEOUT;
 80014cc:	2003      	movs	r0, #3
 80014ce:	e7e2      	b.n	8001496 <RCC_SetFlashLatencyFromMSIRange+0x92>
 80014d0:	08006284 	.word	0x08006284
 80014d4:	08006224 	.word	0x08006224
 80014d8:	08006138 	.word	0x08006138
 80014dc:	000f4240 	.word	0x000f4240
 80014e0:	58004000 	.word	0x58004000

080014e4 <HAL_RCC_OscConfig>:
{
 80014e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (RCC_OscInitStruct == NULL)
 80014e6:	4604      	mov	r4, r0
 80014e8:	b908      	cbnz	r0, 80014ee <HAL_RCC_OscConfig+0xa>
    return HAL_ERROR;
 80014ea:	2001      	movs	r0, #1
 80014ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014ee:	6803      	ldr	r3, [r0, #0]
 80014f0:	069f      	lsls	r7, r3, #26
 80014f2:	d52a      	bpl.n	800154a <HAL_RCC_OscConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80014f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014f8:	6893      	ldr	r3, [r2, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80014fa:	68d2      	ldr	r2, [r2, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80014fc:	f013 030c 	ands.w	r3, r3, #12
 8001500:	d005      	beq.n	800150e <HAL_RCC_OscConfig+0x2a>
 8001502:	2b0c      	cmp	r3, #12
 8001504:	d146      	bne.n	8001594 <HAL_RCC_OscConfig+0xb0>
 8001506:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800150a:	2b01      	cmp	r3, #1
 800150c:	d142      	bne.n	8001594 <HAL_RCC_OscConfig+0xb0>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800150e:	f7ff ff58 	bl	80013c2 <LL_RCC_MSI_IsReady>
 8001512:	b110      	cbz	r0, 800151a <HAL_RCC_OscConfig+0x36>
 8001514:	69e3      	ldr	r3, [r4, #28]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0e7      	beq.n	80014ea <HAL_RCC_OscConfig+0x6>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800151a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800151c:	f7ff ff5f 	bl	80013de <LL_RCC_MSI_GetRange>
 8001520:	4282      	cmp	r2, r0
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001522:	6a60      	ldr	r0, [r4, #36]	; 0x24
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001524:	d92b      	bls.n	800157e <HAL_RCC_OscConfig+0x9a>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001526:	f7ff ff6d 	bl	8001404 <RCC_SetFlashLatencyFromMSIRange>
 800152a:	2800      	cmp	r0, #0
 800152c:	d1dd      	bne.n	80014ea <HAL_RCC_OscConfig+0x6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800152e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001530:	f7ff ff4d 	bl	80013ce <LL_RCC_MSI_SetRange>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001534:	6a20      	ldr	r0, [r4, #32]
 8001536:	f7ff ff5b 	bl	80013f0 <LL_RCC_MSI_SetCalibTrimming>
        SystemCoreClockUpdate();
 800153a:	f003 fb91 	bl	8004c60 <SystemCoreClockUpdate>
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800153e:	4bb8      	ldr	r3, [pc, #736]	; (8001820 <HAL_RCC_OscConfig+0x33c>)
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	f7fe fff5 	bl	8000530 <HAL_InitTick>
 8001546:	2800      	cmp	r0, #0
 8001548:	d1cf      	bne.n	80014ea <HAL_RCC_OscConfig+0x6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800154a:	6823      	ldr	r3, [r4, #0]
 800154c:	07de      	lsls	r6, r3, #31
 800154e:	d44e      	bmi.n	80015ee <HAL_RCC_OscConfig+0x10a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001550:	6823      	ldr	r3, [r4, #0]
 8001552:	079d      	lsls	r5, r3, #30
 8001554:	f100 8098 	bmi.w	8001688 <HAL_RCC_OscConfig+0x1a4>
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001558:	6823      	ldr	r3, [r4, #0]
 800155a:	f013 0f18 	tst.w	r3, #24
 800155e:	f040 80d9 	bne.w	8001714 <HAL_RCC_OscConfig+0x230>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001562:	6823      	ldr	r3, [r4, #0]
 8001564:	0758      	lsls	r0, r3, #29
 8001566:	f100 8168 	bmi.w	800183a <HAL_RCC_OscConfig+0x356>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	0658      	lsls	r0, r3, #25
 800156e:	f100 81ba 	bmi.w	80018e6 <HAL_RCC_OscConfig+0x402>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001572:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001574:	2900      	cmp	r1, #0
 8001576:	f040 81e2 	bne.w	800193e <HAL_RCC_OscConfig+0x45a>
  return HAL_OK;
 800157a:	2000      	movs	r0, #0
 800157c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800157e:	f7ff ff26 	bl	80013ce <LL_RCC_MSI_SetRange>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001582:	6a20      	ldr	r0, [r4, #32]
 8001584:	f7ff ff34 	bl	80013f0 <LL_RCC_MSI_SetCalibTrimming>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001588:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800158a:	f7ff ff3b 	bl	8001404 <RCC_SetFlashLatencyFromMSIRange>
 800158e:	2800      	cmp	r0, #0
 8001590:	d0d3      	beq.n	800153a <HAL_RCC_OscConfig+0x56>
 8001592:	e7aa      	b.n	80014ea <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001594:	69e2      	ldr	r2, [r4, #28]
 8001596:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800159a:	b1ba      	cbz	r2, 80015cc <HAL_RCC_OscConfig+0xe8>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	f042 0201 	orr.w	r2, r2, #1
 80015a2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015a4:	f7ff f80c 	bl	80005c0 <HAL_GetTick>
 80015a8:	4605      	mov	r5, r0
        while (LL_RCC_MSI_IsReady() == 0U)
 80015aa:	f7ff ff0a 	bl	80013c2 <LL_RCC_MSI_IsReady>
 80015ae:	b130      	cbz	r0, 80015be <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015b0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80015b2:	f7ff ff0c 	bl	80013ce <LL_RCC_MSI_SetRange>
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015b6:	6a20      	ldr	r0, [r4, #32]
 80015b8:	f7ff ff1a 	bl	80013f0 <LL_RCC_MSI_SetCalibTrimming>
 80015bc:	e7c5      	b.n	800154a <HAL_RCC_OscConfig+0x66>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015be:	f7fe ffff 	bl	80005c0 <HAL_GetTick>
 80015c2:	1b40      	subs	r0, r0, r5
 80015c4:	2802      	cmp	r0, #2
 80015c6:	d9f0      	bls.n	80015aa <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
 80015c8:	2003      	movs	r0, #3
 80015ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	f022 0201 	bic.w	r2, r2, #1
 80015d2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015d4:	f7fe fff4 	bl	80005c0 <HAL_GetTick>
 80015d8:	4605      	mov	r5, r0
        while (LL_RCC_MSI_IsReady() != 0U)
 80015da:	f7ff fef2 	bl	80013c2 <LL_RCC_MSI_IsReady>
 80015de:	2800      	cmp	r0, #0
 80015e0:	d0b3      	beq.n	800154a <HAL_RCC_OscConfig+0x66>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015e2:	f7fe ffed 	bl	80005c0 <HAL_GetTick>
 80015e6:	1b40      	subs	r0, r0, r5
 80015e8:	2802      	cmp	r0, #2
 80015ea:	d9f6      	bls.n	80015da <HAL_RCC_OscConfig+0xf6>
 80015ec:	e7ec      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80015ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015f2:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80015f4:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80015f6:	f003 030c 	and.w	r3, r3, #12
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80015fa:	2b08      	cmp	r3, #8
 80015fc:	d005      	beq.n	800160a <HAL_RCC_OscConfig+0x126>
 80015fe:	2b0c      	cmp	r3, #12
 8001600:	d10b      	bne.n	800161a <HAL_RCC_OscConfig+0x136>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001602:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001606:	2b03      	cmp	r3, #3
 8001608:	d107      	bne.n	800161a <HAL_RCC_OscConfig+0x136>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160a:	f7ff fec7 	bl	800139c <LL_RCC_HSE_IsReady>
 800160e:	2800      	cmp	r0, #0
 8001610:	d09e      	beq.n	8001550 <HAL_RCC_OscConfig+0x6c>
 8001612:	6863      	ldr	r3, [r4, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d19b      	bne.n	8001550 <HAL_RCC_OscConfig+0x6c>
 8001618:	e767      	b.n	80014ea <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800161a:	6862      	ldr	r2, [r4, #4]
 800161c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001620:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001624:	d110      	bne.n	8001648 <HAL_RCC_OscConfig+0x164>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800162c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800162e:	f7fe ffc7 	bl	80005c0 <HAL_GetTick>
 8001632:	4605      	mov	r5, r0
        while (LL_RCC_HSE_IsReady() == 0U)
 8001634:	f7ff feb2 	bl	800139c <LL_RCC_HSE_IsReady>
 8001638:	2800      	cmp	r0, #0
 800163a:	d189      	bne.n	8001550 <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800163c:	f7fe ffc0 	bl	80005c0 <HAL_GetTick>
 8001640:	1b40      	subs	r0, r0, r5
 8001642:	2864      	cmp	r0, #100	; 0x64
 8001644:	d9f6      	bls.n	8001634 <HAL_RCC_OscConfig+0x150>
 8001646:	e7bf      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001648:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 800164c:	d104      	bne.n	8001658 <HAL_RCC_OscConfig+0x174>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	e7e6      	b.n	8001626 <HAL_RCC_OscConfig+0x142>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001658:	6819      	ldr	r1, [r3, #0]
 800165a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800165e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001660:	6819      	ldr	r1, [r3, #0]
 8001662:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8001666:	6019      	str	r1, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001668:	2a00      	cmp	r2, #0
 800166a:	d1e0      	bne.n	800162e <HAL_RCC_OscConfig+0x14a>
        tickstart = HAL_GetTick();
 800166c:	f7fe ffa8 	bl	80005c0 <HAL_GetTick>
 8001670:	4605      	mov	r5, r0
        while (LL_RCC_HSE_IsReady() != 0U)
 8001672:	f7ff fe93 	bl	800139c <LL_RCC_HSE_IsReady>
 8001676:	2800      	cmp	r0, #0
 8001678:	f43f af6a 	beq.w	8001550 <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800167c:	f7fe ffa0 	bl	80005c0 <HAL_GetTick>
 8001680:	1b40      	subs	r0, r0, r5
 8001682:	2864      	cmp	r0, #100	; 0x64
 8001684:	d9f5      	bls.n	8001672 <HAL_RCC_OscConfig+0x18e>
 8001686:	e79f      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001688:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800168c:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800168e:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001690:	f003 030c 	and.w	r3, r3, #12
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001694:	2b04      	cmp	r3, #4
 8001696:	d005      	beq.n	80016a4 <HAL_RCC_OscConfig+0x1c0>
 8001698:	2b0c      	cmp	r3, #12
 800169a:	d114      	bne.n	80016c6 <HAL_RCC_OscConfig+0x1e2>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800169c:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d110      	bne.n	80016c6 <HAL_RCC_OscConfig+0x1e2>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016a4:	f7ff fe80 	bl	80013a8 <LL_RCC_HSI_IsReady>
 80016a8:	b118      	cbz	r0, 80016b2 <HAL_RCC_OscConfig+0x1ce>
 80016aa:	68e3      	ldr	r3, [r4, #12]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f43f af1c 	beq.w	80014ea <HAL_RCC_OscConfig+0x6>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80016b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80016b6:	6921      	ldr	r1, [r4, #16]
 80016b8:	6853      	ldr	r3, [r2, #4]
 80016ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80016be:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80016c2:	6053      	str	r3, [r2, #4]
 80016c4:	e748      	b.n	8001558 <HAL_RCC_OscConfig+0x74>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016c6:	68e2      	ldr	r2, [r4, #12]
 80016c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016cc:	b182      	cbz	r2, 80016f0 <HAL_RCC_OscConfig+0x20c>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016d4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016d6:	f7fe ff73 	bl	80005c0 <HAL_GetTick>
 80016da:	4605      	mov	r5, r0
        while (LL_RCC_HSI_IsReady() == 0U)
 80016dc:	f7ff fe64 	bl	80013a8 <LL_RCC_HSI_IsReady>
 80016e0:	2800      	cmp	r0, #0
 80016e2:	d1e6      	bne.n	80016b2 <HAL_RCC_OscConfig+0x1ce>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016e4:	f7fe ff6c 	bl	80005c0 <HAL_GetTick>
 80016e8:	1b40      	subs	r0, r0, r5
 80016ea:	2802      	cmp	r0, #2
 80016ec:	d9f6      	bls.n	80016dc <HAL_RCC_OscConfig+0x1f8>
 80016ee:	e76b      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016f8:	f7fe ff62 	bl	80005c0 <HAL_GetTick>
 80016fc:	4605      	mov	r5, r0
        while (LL_RCC_HSI_IsReady() != 0U)
 80016fe:	f7ff fe53 	bl	80013a8 <LL_RCC_HSI_IsReady>
 8001702:	2800      	cmp	r0, #0
 8001704:	f43f af28 	beq.w	8001558 <HAL_RCC_OscConfig+0x74>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001708:	f7fe ff5a 	bl	80005c0 <HAL_GetTick>
 800170c:	1b40      	subs	r0, r0, r5
 800170e:	2802      	cmp	r0, #2
 8001710:	d9f5      	bls.n	80016fe <HAL_RCC_OscConfig+0x21a>
 8001712:	e759      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001714:	6962      	ldr	r2, [r4, #20]
 8001716:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 800171a:	2a00      	cmp	r2, #0
 800171c:	d06b      	beq.n	80017f6 <HAL_RCC_OscConfig+0x312>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800171e:	06d9      	lsls	r1, r3, #27
 8001720:	d543      	bpl.n	80017aa <HAL_RCC_OscConfig+0x2c6>
        if (LL_RCC_LSI1_IsReady() == 0U)
 8001722:	f7ff fe47 	bl	80013b4 <LL_RCC_LSI1_IsReady>
 8001726:	b310      	cbz	r0, 800176e <HAL_RCC_OscConfig+0x28a>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001728:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 800172c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8001738:	f7fe ff42 	bl	80005c0 <HAL_GetTick>
 800173c:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800173e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001742:	071a      	lsls	r2, r3, #28
 8001744:	f140 8199 	bpl.w	8001a7a <HAL_RCC_OscConfig+0x596>
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001748:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800174c:	69a2      	ldr	r2, [r4, #24]
 800174e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001752:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001756:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800175a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800175e:	f023 0301 	bic.w	r3, r3, #1
 8001762:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8001766:	f7fe ff2b 	bl	80005c0 <HAL_GetTick>
 800176a:	4605      	mov	r5, r0
        while (LL_RCC_LSI1_IsReady() != 0U)
 800176c:	e018      	b.n	80017a0 <HAL_RCC_OscConfig+0x2bc>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800176e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
          tickstart = HAL_GetTick();
 800177a:	f7fe ff21 	bl	80005c0 <HAL_GetTick>
 800177e:	4605      	mov	r5, r0
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001780:	f7ff fe18 	bl	80013b4 <LL_RCC_LSI1_IsReady>
 8001784:	2800      	cmp	r0, #0
 8001786:	d1cf      	bne.n	8001728 <HAL_RCC_OscConfig+0x244>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001788:	f7fe ff1a 	bl	80005c0 <HAL_GetTick>
 800178c:	1b40      	subs	r0, r0, r5
 800178e:	2802      	cmp	r0, #2
 8001790:	d9f6      	bls.n	8001780 <HAL_RCC_OscConfig+0x29c>
 8001792:	e719      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001794:	f7fe ff14 	bl	80005c0 <HAL_GetTick>
 8001798:	1b40      	subs	r0, r0, r5
 800179a:	2802      	cmp	r0, #2
 800179c:	f63f af14 	bhi.w	80015c8 <HAL_RCC_OscConfig+0xe4>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80017a0:	f7ff fe08 	bl	80013b4 <LL_RCC_LSI1_IsReady>
 80017a4:	2800      	cmp	r0, #0
 80017a6:	d1f5      	bne.n	8001794 <HAL_RCC_OscConfig+0x2b0>
 80017a8:	e6db      	b.n	8001562 <HAL_RCC_OscConfig+0x7e>
 80017aa:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80017ae:	f043 0301 	orr.w	r3, r3, #1
 80017b2:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 80017b6:	f7fe ff03 	bl	80005c0 <HAL_GetTick>
 80017ba:	4606      	mov	r6, r0
        while (LL_RCC_LSI1_IsReady() == 0U)
 80017bc:	f7ff fdfa 	bl	80013b4 <LL_RCC_LSI1_IsReady>
 80017c0:	b198      	cbz	r0, 80017ea <HAL_RCC_OscConfig+0x306>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80017c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80017c6:	461d      	mov	r5, r3
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80017c8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80017cc:	f022 0204 	bic.w	r2, r2, #4
 80017d0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80017d4:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80017d8:	071b      	lsls	r3, r3, #28
 80017da:	f57f aec2 	bpl.w	8001562 <HAL_RCC_OscConfig+0x7e>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80017de:	f7fe feef 	bl	80005c0 <HAL_GetTick>
 80017e2:	1b80      	subs	r0, r0, r6
 80017e4:	2803      	cmp	r0, #3
 80017e6:	d9f5      	bls.n	80017d4 <HAL_RCC_OscConfig+0x2f0>
 80017e8:	e6ee      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80017ea:	f7fe fee9 	bl	80005c0 <HAL_GetTick>
 80017ee:	1b80      	subs	r0, r0, r6
 80017f0:	2802      	cmp	r0, #2
 80017f2:	d9e3      	bls.n	80017bc <HAL_RCC_OscConfig+0x2d8>
 80017f4:	e6e8      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80017f6:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80017fa:	f023 0304 	bic.w	r3, r3, #4
 80017fe:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001802:	f7fe fedd 	bl	80005c0 <HAL_GetTick>
 8001806:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001808:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800180c:	071f      	lsls	r7, r3, #28
 800180e:	f140 813b 	bpl.w	8001a88 <HAL_RCC_OscConfig+0x5a4>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001812:	f7fe fed5 	bl	80005c0 <HAL_GetTick>
 8001816:	1b80      	subs	r0, r0, r6
 8001818:	2803      	cmp	r0, #3
 800181a:	d9f5      	bls.n	8001808 <HAL_RCC_OscConfig+0x324>
 800181c:	e6d4      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
 800181e:	bf00      	nop
 8001820:	20000008 	.word	0x20000008
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001824:	f7fe fecc 	bl	80005c0 <HAL_GetTick>
 8001828:	1b40      	subs	r0, r0, r5
 800182a:	2802      	cmp	r0, #2
 800182c:	f63f aecc 	bhi.w	80015c8 <HAL_RCC_OscConfig+0xe4>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001830:	f7ff fdc0 	bl	80013b4 <LL_RCC_LSI1_IsReady>
 8001834:	2800      	cmp	r0, #0
 8001836:	d1f5      	bne.n	8001824 <HAL_RCC_OscConfig+0x340>
 8001838:	e693      	b.n	8001562 <HAL_RCC_OscConfig+0x7e>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800183a:	4d98      	ldr	r5, [pc, #608]	; (8001a9c <HAL_RCC_OscConfig+0x5b8>)
 800183c:	682b      	ldr	r3, [r5, #0]
 800183e:	05d9      	lsls	r1, r3, #23
 8001840:	d51c      	bpl.n	800187c <HAL_RCC_OscConfig+0x398>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001842:	68a3      	ldr	r3, [r4, #8]
 8001844:	2b01      	cmp	r3, #1
 8001846:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 800184a:	d125      	bne.n	8001898 <HAL_RCC_OscConfig+0x3b4>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800184c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001858:	f7fe feb2 	bl	80005c0 <HAL_GetTick>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800185c:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8001860:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001862:	f241 3588 	movw	r5, #5000	; 0x1388
 8001866:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800186a:	079b      	lsls	r3, r3, #30
 800186c:	f53f ae7d 	bmi.w	800156a <HAL_RCC_OscConfig+0x86>
 8001870:	f7fe fea6 	bl	80005c0 <HAL_GetTick>
 8001874:	1b80      	subs	r0, r0, r6
 8001876:	42a8      	cmp	r0, r5
 8001878:	d9f5      	bls.n	8001866 <HAL_RCC_OscConfig+0x382>
 800187a:	e6a5      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
      HAL_PWR_EnableBkUpAccess();
 800187c:	f7ff fd76 	bl	800136c <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8001880:	f7fe fe9e 	bl	80005c0 <HAL_GetTick>
 8001884:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001886:	682b      	ldr	r3, [r5, #0]
 8001888:	05da      	lsls	r2, r3, #23
 800188a:	d4da      	bmi.n	8001842 <HAL_RCC_OscConfig+0x35e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800188c:	f7fe fe98 	bl	80005c0 <HAL_GetTick>
 8001890:	1b80      	subs	r0, r0, r6
 8001892:	2802      	cmp	r0, #2
 8001894:	d9f7      	bls.n	8001886 <HAL_RCC_OscConfig+0x3a2>
 8001896:	e697      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001898:	2b05      	cmp	r3, #5
 800189a:	d106      	bne.n	80018aa <HAL_RCC_OscConfig+0x3c6>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800189c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80018a0:	f043 0304 	orr.w	r3, r3, #4
 80018a4:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 80018a8:	e7d0      	b.n	800184c <HAL_RCC_OscConfig+0x368>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80018aa:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 80018ae:	f022 0201 	bic.w	r2, r2, #1
 80018b2:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80018b6:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 80018ba:	f022 0204 	bic.w	r2, r2, #4
 80018be:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1c8      	bne.n	8001858 <HAL_RCC_OscConfig+0x374>
      tickstart = HAL_GetTick();
 80018c6:	f7fe fe7b 	bl	80005c0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ca:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80018ce:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80018d0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80018d4:	0798      	lsls	r0, r3, #30
 80018d6:	f57f ae48 	bpl.w	800156a <HAL_RCC_OscConfig+0x86>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018da:	f7fe fe71 	bl	80005c0 <HAL_GetTick>
 80018de:	1bc0      	subs	r0, r0, r7
 80018e0:	42b0      	cmp	r0, r6
 80018e2:	d9f5      	bls.n	80018d0 <HAL_RCC_OscConfig+0x3ec>
 80018e4:	e670      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018e8:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 80018ec:	b19b      	cbz	r3, 8001916 <HAL_RCC_OscConfig+0x432>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80018ee:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 80018fa:	f7fe fe61 	bl	80005c0 <HAL_GetTick>
 80018fe:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001900:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8001904:	0799      	lsls	r1, r3, #30
 8001906:	f53f ae34 	bmi.w	8001572 <HAL_RCC_OscConfig+0x8e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800190a:	f7fe fe59 	bl	80005c0 <HAL_GetTick>
 800190e:	1b80      	subs	r0, r0, r6
 8001910:	2802      	cmp	r0, #2
 8001912:	d9f5      	bls.n	8001900 <HAL_RCC_OscConfig+0x41c>
 8001914:	e658      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001916:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800191a:	f023 0301 	bic.w	r3, r3, #1
 800191e:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001922:	f7fe fe4d 	bl	80005c0 <HAL_GetTick>
 8001926:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001928:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800192c:	079a      	lsls	r2, r3, #30
 800192e:	f57f ae20 	bpl.w	8001572 <HAL_RCC_OscConfig+0x8e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001932:	f7fe fe45 	bl	80005c0 <HAL_GetTick>
 8001936:	1b80      	subs	r0, r0, r6
 8001938:	2802      	cmp	r0, #2
 800193a:	d9f5      	bls.n	8001928 <HAL_RCC_OscConfig+0x444>
 800193c:	e644      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800193e:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001942:	2902      	cmp	r1, #2
 8001944:	68aa      	ldr	r2, [r5, #8]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8001946:	68eb      	ldr	r3, [r5, #12]
 8001948:	f002 020c 	and.w	r2, r2, #12
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800194c:	d177      	bne.n	8001a3e <HAL_RCC_OscConfig+0x55a>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800194e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001950:	f003 0103 	and.w	r1, r3, #3
 8001954:	4281      	cmp	r1, r0
 8001956:	d118      	bne.n	800198a <HAL_RCC_OscConfig+0x4a6>
 8001958:	6b60      	ldr	r0, [r4, #52]	; 0x34
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800195a:	f003 0170 	and.w	r1, r3, #112	; 0x70
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800195e:	4281      	cmp	r1, r0
 8001960:	d113      	bne.n	800198a <HAL_RCC_OscConfig+0x4a6>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001962:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001964:	f3c3 2106 	ubfx	r1, r3, #8, #7
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001968:	4281      	cmp	r1, r0
 800196a:	d10e      	bne.n	800198a <HAL_RCC_OscConfig+0x4a6>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800196c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800196e:	f403 1178 	and.w	r1, r3, #4063232	; 0x3e0000
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001972:	4281      	cmp	r1, r0
 8001974:	d109      	bne.n	800198a <HAL_RCC_OscConfig+0x4a6>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001976:	6c20      	ldr	r0, [r4, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001978:	f003 6160 	and.w	r1, r3, #234881024	; 0xe000000
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800197c:	4281      	cmp	r1, r0
 800197e:	d104      	bne.n	800198a <HAL_RCC_OscConfig+0x4a6>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001980:	6c61      	ldr	r1, [r4, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001982:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001986:	428b      	cmp	r3, r1
 8001988:	d040      	beq.n	8001a0c <HAL_RCC_OscConfig+0x528>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800198a:	2a0c      	cmp	r2, #12
 800198c:	f43f adad 	beq.w	80014ea <HAL_RCC_OscConfig+0x6>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001990:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8001994:	682b      	ldr	r3, [r5, #0]
 8001996:	015b      	lsls	r3, r3, #5
 8001998:	f53f ada7 	bmi.w	80014ea <HAL_RCC_OscConfig+0x6>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800199c:	682b      	ldr	r3, [r5, #0]
 800199e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019a2:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 80019a4:	f7fe fe0c 	bl	80005c0 <HAL_GetTick>
 80019a8:	4606      	mov	r6, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019aa:	682b      	ldr	r3, [r5, #0]
 80019ac:	019f      	lsls	r7, r3, #6
 80019ae:	d427      	bmi.n	8001a00 <HAL_RCC_OscConfig+0x51c>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019b0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80019b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80019b4:	68e9      	ldr	r1, [r5, #12]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	4a39      	ldr	r2, [pc, #228]	; (8001aa0 <HAL_RCC_OscConfig+0x5bc>)
 80019ba:	400a      	ands	r2, r1
 80019bc:	4313      	orrs	r3, r2
 80019be:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019c0:	4313      	orrs	r3, r2
 80019c2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80019c4:	4313      	orrs	r3, r2
 80019c6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80019c8:	4313      	orrs	r3, r2
 80019ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80019cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80019d0:	60eb      	str	r3, [r5, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80019d2:	682b      	ldr	r3, [r5, #0]
 80019d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019d8:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019da:	68eb      	ldr	r3, [r5, #12]
 80019dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e0:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 80019e2:	f7fe fded 	bl	80005c0 <HAL_GetTick>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e6:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
            tickstart = HAL_GetTick();
 80019ea:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ec:	6823      	ldr	r3, [r4, #0]
 80019ee:	0198      	lsls	r0, r3, #6
 80019f0:	f53f adc3 	bmi.w	800157a <HAL_RCC_OscConfig+0x96>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019f4:	f7fe fde4 	bl	80005c0 <HAL_GetTick>
 80019f8:	1b40      	subs	r0, r0, r5
 80019fa:	2802      	cmp	r0, #2
 80019fc:	d9f6      	bls.n	80019ec <HAL_RCC_OscConfig+0x508>
 80019fe:	e5e3      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a00:	f7fe fdde 	bl	80005c0 <HAL_GetTick>
 8001a04:	1b80      	subs	r0, r0, r6
 8001a06:	2802      	cmp	r0, #2
 8001a08:	d9cf      	bls.n	80019aa <HAL_RCC_OscConfig+0x4c6>
 8001a0a:	e5dd      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a0c:	682b      	ldr	r3, [r5, #0]
 8001a0e:	0199      	lsls	r1, r3, #6
 8001a10:	f53f adb3 	bmi.w	800157a <HAL_RCC_OscConfig+0x96>
 8001a14:	682b      	ldr	r3, [r5, #0]
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a1a:	602b      	str	r3, [r5, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a1c:	68eb      	ldr	r3, [r5, #12]
 8001a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a22:	60eb      	str	r3, [r5, #12]
          tickstart = HAL_GetTick();
 8001a24:	f7fe fdcc 	bl	80005c0 <HAL_GetTick>
 8001a28:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2a:	682b      	ldr	r3, [r5, #0]
 8001a2c:	019a      	lsls	r2, r3, #6
 8001a2e:	f53f ada4 	bmi.w	800157a <HAL_RCC_OscConfig+0x96>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a32:	f7fe fdc5 	bl	80005c0 <HAL_GetTick>
 8001a36:	1b00      	subs	r0, r0, r4
 8001a38:	2802      	cmp	r0, #2
 8001a3a:	d9f6      	bls.n	8001a2a <HAL_RCC_OscConfig+0x546>
 8001a3c:	e5c4      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a3e:	2a0c      	cmp	r2, #12
 8001a40:	f43f ad53 	beq.w	80014ea <HAL_RCC_OscConfig+0x6>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001a44:	682b      	ldr	r3, [r5, #0]
 8001a46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a4a:	602b      	str	r3, [r5, #0]
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001a4c:	68eb      	ldr	r3, [r5, #12]
 8001a4e:	f023 0303 	bic.w	r3, r3, #3
 8001a52:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8001a54:	68eb      	ldr	r3, [r5, #12]
 8001a56:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a5e:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001a60:	f7fe fdae 	bl	80005c0 <HAL_GetTick>
 8001a64:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a66:	682b      	ldr	r3, [r5, #0]
 8001a68:	019b      	lsls	r3, r3, #6
 8001a6a:	f57f ad86 	bpl.w	800157a <HAL_RCC_OscConfig+0x96>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6e:	f7fe fda7 	bl	80005c0 <HAL_GetTick>
 8001a72:	1b00      	subs	r0, r0, r4
 8001a74:	2802      	cmp	r0, #2
 8001a76:	d9f6      	bls.n	8001a66 <HAL_RCC_OscConfig+0x582>
 8001a78:	e5a6      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001a7a:	f7fe fda1 	bl	80005c0 <HAL_GetTick>
 8001a7e:	1b80      	subs	r0, r0, r6
 8001a80:	2803      	cmp	r0, #3
 8001a82:	f67f ae5c 	bls.w	800173e <HAL_RCC_OscConfig+0x25a>
 8001a86:	e59f      	b.n	80015c8 <HAL_RCC_OscConfig+0xe4>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001a88:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001a8c:	f023 0301 	bic.w	r3, r3, #1
 8001a90:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001a94:	f7fe fd94 	bl	80005c0 <HAL_GetTick>
 8001a98:	4605      	mov	r5, r0
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001a9a:	e6c9      	b.n	8001830 <HAL_RCC_OscConfig+0x34c>
 8001a9c:	58000400 	.word	0x58000400
 8001aa0:	11c1808c 	.word	0x11c1808c

08001aa4 <HAL_RCC_ClockConfig>:
{
 8001aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001aa8:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001aaa:	4604      	mov	r4, r0
 8001aac:	b910      	cbnz	r0, 8001ab4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001aae:	2001      	movs	r0, #1
 8001ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ab4:	4e7a      	ldr	r6, [pc, #488]	; (8001ca0 <HAL_RCC_ClockConfig+0x1fc>)
 8001ab6:	6833      	ldr	r3, [r6, #0]
 8001ab8:	f003 0307 	and.w	r3, r3, #7
 8001abc:	428b      	cmp	r3, r1
 8001abe:	d372      	bcc.n	8001ba6 <HAL_RCC_ClockConfig+0x102>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ac0:	6823      	ldr	r3, [r4, #0]
 8001ac2:	0799      	lsls	r1, r3, #30
 8001ac4:	d50e      	bpl.n	8001ae4 <HAL_RCC_ClockConfig+0x40>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001ac6:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001aca:	68a2      	ldr	r2, [r4, #8]
 8001acc:	68b3      	ldr	r3, [r6, #8]
 8001ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001ad6:	f7fe fd73 	bl	80005c0 <HAL_GetTick>
 8001ada:	4607      	mov	r7, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001adc:	68b3      	ldr	r3, [r6, #8]
 8001ade:	03db      	lsls	r3, r3, #15
 8001ae0:	f140 80ba 	bpl.w	8001c58 <HAL_RCC_ClockConfig+0x1b4>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001ae4:	6823      	ldr	r3, [r4, #0]
 8001ae6:	069a      	lsls	r2, r3, #26
 8001ae8:	d511      	bpl.n	8001b0e <HAL_RCC_ClockConfig+0x6a>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001aea:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001aee:	6962      	ldr	r2, [r4, #20]
 8001af0:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8001af4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001af8:	4313      	orrs	r3, r2
 8001afa:	f8c6 3108 	str.w	r3, [r6, #264]	; 0x108
    tickstart = HAL_GetTick();
 8001afe:	f7fe fd5f 	bl	80005c0 <HAL_GetTick>
 8001b02:	4607      	mov	r7, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001b04:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8001b08:	0399      	lsls	r1, r3, #14
 8001b0a:	f140 80ac 	bpl.w	8001c66 <HAL_RCC_ClockConfig+0x1c2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	0658      	lsls	r0, r3, #25
 8001b12:	d512      	bpl.n	8001b3a <HAL_RCC_ClockConfig+0x96>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001b14:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001b18:	69a2      	ldr	r2, [r4, #24]
 8001b1a:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8001b1e:	f023 030f 	bic.w	r3, r3, #15
 8001b22:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
 8001b26:	f8c6 3108 	str.w	r3, [r6, #264]	; 0x108
    tickstart = HAL_GetTick();
 8001b2a:	f7fe fd49 	bl	80005c0 <HAL_GetTick>
 8001b2e:	4607      	mov	r7, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001b30:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8001b34:	03db      	lsls	r3, r3, #15
 8001b36:	f140 809d 	bpl.w	8001c74 <HAL_RCC_ClockConfig+0x1d0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b3a:	6823      	ldr	r3, [r4, #0]
 8001b3c:	075a      	lsls	r2, r3, #29
 8001b3e:	d50e      	bpl.n	8001b5e <HAL_RCC_ClockConfig+0xba>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001b40:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001b44:	68e2      	ldr	r2, [r4, #12]
 8001b46:	68b3      	ldr	r3, [r6, #8]
 8001b48:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001b50:	f7fe fd36 	bl	80005c0 <HAL_GetTick>
 8001b54:	4607      	mov	r7, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001b56:	68b3      	ldr	r3, [r6, #8]
 8001b58:	0398      	lsls	r0, r3, #14
 8001b5a:	f140 8092 	bpl.w	8001c82 <HAL_RCC_ClockConfig+0x1de>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b5e:	6823      	ldr	r3, [r4, #0]
 8001b60:	071e      	lsls	r6, r3, #28
 8001b62:	d50f      	bpl.n	8001b84 <HAL_RCC_ClockConfig+0xe0>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001b64:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001b68:	6922      	ldr	r2, [r4, #16]
 8001b6a:	68b3      	ldr	r3, [r6, #8]
 8001b6c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001b70:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b74:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001b76:	f7fe fd23 	bl	80005c0 <HAL_GetTick>
 8001b7a:	4607      	mov	r7, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001b7c:	68b3      	ldr	r3, [r6, #8]
 8001b7e:	035a      	lsls	r2, r3, #13
 8001b80:	f140 8086 	bpl.w	8001c90 <HAL_RCC_ClockConfig+0x1ec>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b84:	6823      	ldr	r3, [r4, #0]
 8001b86:	07d9      	lsls	r1, r3, #31
 8001b88:	d423      	bmi.n	8001bd2 <HAL_RCC_ClockConfig+0x12e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b8a:	4c45      	ldr	r4, [pc, #276]	; (8001ca0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b8c:	6823      	ldr	r3, [r4, #0]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	429d      	cmp	r5, r3
 8001b94:	d34d      	bcc.n	8001c32 <HAL_RCC_ClockConfig+0x18e>
  SystemCoreClockUpdate();
 8001b96:	f003 f863 	bl	8004c60 <SystemCoreClockUpdate>
  return HAL_InitTick(HAL_GetTickPrio());
 8001b9a:	f7fe fd17 	bl	80005cc <HAL_GetTickPrio>
}
 8001b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return HAL_InitTick(HAL_GetTickPrio());
 8001ba2:	f7fe bcc5 	b.w	8000530 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba6:	6833      	ldr	r3, [r6, #0]
 8001ba8:	f023 0307 	bic.w	r3, r3, #7
 8001bac:	430b      	orrs	r3, r1
 8001bae:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001bb0:	f7fe fd06 	bl	80005c0 <HAL_GetTick>
 8001bb4:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bb6:	6833      	ldr	r3, [r6, #0]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	429d      	cmp	r5, r3
 8001bbe:	f43f af7f 	beq.w	8001ac0 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001bc2:	f7fe fcfd 	bl	80005c0 <HAL_GetTick>
 8001bc6:	1bc0      	subs	r0, r0, r7
 8001bc8:	2802      	cmp	r0, #2
 8001bca:	d9f4      	bls.n	8001bb6 <HAL_RCC_ClockConfig+0x112>
        return HAL_TIMEOUT;
 8001bcc:	2003      	movs	r0, #3
 8001bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bd2:	6863      	ldr	r3, [r4, #4]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d103      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x13c>
      if (LL_RCC_HSE_IsReady() == 0U)
 8001bd8:	f7ff fbe0 	bl	800139c <LL_RCC_HSE_IsReady>
      if (LL_RCC_HSI_IsReady() == 0U)
 8001bdc:	b940      	cbnz	r0, 8001bf0 <HAL_RCC_ClockConfig+0x14c>
 8001bde:	e766      	b.n	8001aae <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be0:	2b03      	cmp	r3, #3
 8001be2:	d11f      	bne.n	8001c24 <HAL_RCC_ClockConfig+0x180>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001be4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	019b      	lsls	r3, r3, #6
 8001bec:	f57f af5f 	bpl.w	8001aae <HAL_RCC_ClockConfig+0xa>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001bf0:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001bf4:	6862      	ldr	r2, [r4, #4]
 8001bf6:	68b3      	ldr	r3, [r6, #8]
 8001bf8:	f023 0303 	bic.w	r3, r3, #3
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001c00:	f7fe fcde 	bl	80005c0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c04:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001c08:	4607      	mov	r7, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c0a:	68b3      	ldr	r3, [r6, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c0c:	6862      	ldr	r2, [r4, #4]
 8001c0e:	f003 030c 	and.w	r3, r3, #12
 8001c12:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c16:	d0b8      	beq.n	8001b8a <HAL_RCC_ClockConfig+0xe6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c18:	f7fe fcd2 	bl	80005c0 <HAL_GetTick>
 8001c1c:	1bc0      	subs	r0, r0, r7
 8001c1e:	4540      	cmp	r0, r8
 8001c20:	d9f3      	bls.n	8001c0a <HAL_RCC_ClockConfig+0x166>
 8001c22:	e7d3      	b.n	8001bcc <HAL_RCC_ClockConfig+0x128>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c24:	b913      	cbnz	r3, 8001c2c <HAL_RCC_ClockConfig+0x188>
      if (LL_RCC_MSI_IsReady() == 0U)
 8001c26:	f7ff fbcc 	bl	80013c2 <LL_RCC_MSI_IsReady>
 8001c2a:	e7d7      	b.n	8001bdc <HAL_RCC_ClockConfig+0x138>
      if (LL_RCC_HSI_IsReady() == 0U)
 8001c2c:	f7ff fbbc 	bl	80013a8 <LL_RCC_HSI_IsReady>
 8001c30:	e7d4      	b.n	8001bdc <HAL_RCC_ClockConfig+0x138>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c32:	6823      	ldr	r3, [r4, #0]
 8001c34:	f023 0307 	bic.w	r3, r3, #7
 8001c38:	432b      	orrs	r3, r5
 8001c3a:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001c3c:	f7fe fcc0 	bl	80005c0 <HAL_GetTick>
 8001c40:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c42:	6823      	ldr	r3, [r4, #0]
 8001c44:	f003 0307 	and.w	r3, r3, #7
 8001c48:	429d      	cmp	r5, r3
 8001c4a:	d0a4      	beq.n	8001b96 <HAL_RCC_ClockConfig+0xf2>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001c4c:	f7fe fcb8 	bl	80005c0 <HAL_GetTick>
 8001c50:	1b80      	subs	r0, r0, r6
 8001c52:	2802      	cmp	r0, #2
 8001c54:	d9f5      	bls.n	8001c42 <HAL_RCC_ClockConfig+0x19e>
 8001c56:	e7b9      	b.n	8001bcc <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001c58:	f7fe fcb2 	bl	80005c0 <HAL_GetTick>
 8001c5c:	1bc0      	subs	r0, r0, r7
 8001c5e:	2802      	cmp	r0, #2
 8001c60:	f67f af3c 	bls.w	8001adc <HAL_RCC_ClockConfig+0x38>
 8001c64:	e7b2      	b.n	8001bcc <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001c66:	f7fe fcab 	bl	80005c0 <HAL_GetTick>
 8001c6a:	1bc0      	subs	r0, r0, r7
 8001c6c:	2802      	cmp	r0, #2
 8001c6e:	f67f af49 	bls.w	8001b04 <HAL_RCC_ClockConfig+0x60>
 8001c72:	e7ab      	b.n	8001bcc <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001c74:	f7fe fca4 	bl	80005c0 <HAL_GetTick>
 8001c78:	1bc0      	subs	r0, r0, r7
 8001c7a:	2802      	cmp	r0, #2
 8001c7c:	f67f af58 	bls.w	8001b30 <HAL_RCC_ClockConfig+0x8c>
 8001c80:	e7a4      	b.n	8001bcc <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001c82:	f7fe fc9d 	bl	80005c0 <HAL_GetTick>
 8001c86:	1bc0      	subs	r0, r0, r7
 8001c88:	2802      	cmp	r0, #2
 8001c8a:	f67f af64 	bls.w	8001b56 <HAL_RCC_ClockConfig+0xb2>
 8001c8e:	e79d      	b.n	8001bcc <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001c90:	f7fe fc96 	bl	80005c0 <HAL_GetTick>
 8001c94:	1bc0      	subs	r0, r0, r7
 8001c96:	2802      	cmp	r0, #2
 8001c98:	f67f af70 	bls.w	8001b7c <HAL_RCC_ClockConfig+0xd8>
 8001c9c:	e796      	b.n	8001bcc <HAL_RCC_ClockConfig+0x128>
 8001c9e:	bf00      	nop
 8001ca0:	58004000 	.word	0x58004000

08001ca4 <HAL_RCC_GetSysClockFreq>:
 8001ca4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
{
 8001ca8:	b508      	push	{r3, lr}
 8001caa:	6893      	ldr	r3, [r2, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001cac:	f013 030c 	ands.w	r3, r3, #12
 8001cb0:	d107      	bne.n	8001cc2 <HAL_RCC_GetSysClockFreq+0x1e>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001cb2:	f7ff fb94 	bl	80013de <LL_RCC_MSI_GetRange>
 8001cb6:	4b1f      	ldr	r3, [pc, #124]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x90>)
 8001cb8:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8001cbc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001cc0:	bd08      	pop	{r3, pc}
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	d033      	beq.n	8001d2e <HAL_RCC_GetSysClockFreq+0x8a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cc6:	2b08      	cmp	r3, #8
 8001cc8:	d107      	bne.n	8001cda <HAL_RCC_GetSysClockFreq+0x36>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001cca:	6813      	ldr	r3, [r2, #0]
      sysclockfreq = HSE_VALUE;
 8001ccc:	481a      	ldr	r0, [pc, #104]	; (8001d38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cce:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001cd2:	4b1a      	ldr	r3, [pc, #104]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001cd4:	bf08      	it	eq
 8001cd6:	4618      	moveq	r0, r3
 8001cd8:	bd08      	pop	{r3, pc}
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001cda:	68d3      	ldr	r3, [r2, #12]
 8001cdc:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d022      	beq.n	8001d2a <HAL_RCC_GetSysClockFreq+0x86>
 8001ce4:	2b03      	cmp	r3, #3
 8001ce6:	d118      	bne.n	8001d1a <HAL_RCC_GetSysClockFreq+0x76>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001ce8:	6813      	ldr	r3, [r2, #0]
          pllinputfreq = HSE_VALUE;
 8001cea:	4814      	ldr	r0, [pc, #80]	; (8001d3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001cec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001cf0:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cf2:	bf08      	it	eq
 8001cf4:	4603      	moveq	r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001cf6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cfa:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001cfc:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001cfe:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001d00:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8001d04:	4358      	muls	r0, r3
 8001d06:	f3c1 1302 	ubfx	r3, r1, #4, #3
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d10:	0f53      	lsrs	r3, r2, #29
 8001d12:	3301      	adds	r3, #1
 8001d14:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d18:	bd08      	pop	{r3, pc}
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001d1a:	f7ff fb60 	bl	80013de <LL_RCC_MSI_GetRange>
 8001d1e:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x90>)
 8001d20:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8001d24:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001d28:	e7e5      	b.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x52>
        pllinputfreq = HSI_VALUE;
 8001d2a:	4b03      	ldr	r3, [pc, #12]	; (8001d38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d2c:	e7e3      	b.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x52>
    sysclockfreq = HSI_VALUE;
 8001d2e:	4802      	ldr	r0, [pc, #8]	; (8001d38 <HAL_RCC_GetSysClockFreq+0x94>)
}
 8001d30:	bd08      	pop	{r3, pc}
 8001d32:	bf00      	nop
 8001d34:	08006284 	.word	0x08006284
 8001d38:	00f42400 	.word	0x00f42400
 8001d3c:	01e84800 	.word	0x01e84800

08001d40 <HAL_RCC_GetHCLKFreq>:
{
 8001d40:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001d42:	f7ff ffaf 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d4a:	4a04      	ldr	r2, [pc, #16]	; (8001d5c <HAL_RCC_GetHCLKFreq+0x1c>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001d56:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d5a:	bd08      	pop	{r3, pc}
 8001d5c:	08006224 	.word	0x08006224

08001d60 <HAL_RCC_GetPCLK1Freq>:
{
 8001d60:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001d62:	f7ff ffed 	bl	8001d40 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d6a:	4a05      	ldr	r2, [pc, #20]	; (8001d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d76:	f003 031f 	and.w	r3, r3, #31
}
 8001d7a:	40d8      	lsrs	r0, r3
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop
 8001d80:	08006264 	.word	0x08006264

08001d84 <HAL_RCC_GetPCLK2Freq>:
{
 8001d84:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8001d86:	f7ff ffdb 	bl	8001d40 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001d8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d8e:	4a05      	ldr	r2, [pc, #20]	; (8001da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d9a:	f003 031f 	and.w	r3, r3, #31
}
 8001d9e:	40d8      	lsrs	r0, r3
 8001da0:	bd08      	pop	{r3, pc}
 8001da2:	bf00      	nop
 8001da4:	08006264 	.word	0x08006264

08001da8 <LL_RCC_LSE_IsReady>:
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dac:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
}
 8001db0:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8001db4:	4770      	bx	lr

08001db6 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8001db6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dba:	0902      	lsrs	r2, r0, #4
 8001dbc:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001dc0:	f402 227f 	and.w	r2, r2, #1044480	; 0xff000
 8001dc4:	0100      	lsls	r0, r0, #4
 8001dc6:	ea23 0302 	bic.w	r3, r3, r2
 8001dca:	f400 207f 	and.w	r0, r0, #1044480	; 0xff000
 8001dce:	4318      	orrs	r0, r3
 8001dd0:	f8c1 0088 	str.w	r0, [r1, #136]	; 0x88
 8001dd4:	4770      	bx	lr

08001dd6 <LL_RCC_PLLSAI1_Enable>:
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8001dd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dda:	6813      	ldr	r3, [r2, #0]
 8001ddc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001de0:	6013      	str	r3, [r2, #0]
 8001de2:	4770      	bx	lr

08001de4 <LL_RCC_PLLSAI1_Disable>:
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8001de4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001de8:	6813      	ldr	r3, [r2, #0]
 8001dea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001dee:	6013      	str	r3, [r2, #0]
 8001df0:	4770      	bx	lr

08001df2 <LL_RCC_PLLSAI1_IsReady>:
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8001df2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df6:	6818      	ldr	r0, [r3, #0]
}
 8001df8:	f3c0 60c0 	ubfx	r0, r0, #27, #1
 8001dfc:	4770      	bx	lr

08001dfe <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e00:	6805      	ldr	r5, [r0, #0]
 8001e02:	f015 0540 	ands.w	r5, r5, #64	; 0x40
{
 8001e06:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e08:	d043      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8001e0a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001e0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e10:	d015      	beq.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001e12:	d802      	bhi.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001e14:	b1d3      	cbz	r3, 8001e4c <HAL_RCCEx_PeriphCLKConfig+0x4e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8001e16:	2501      	movs	r5, #1
 8001e18:	e03b      	b.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 8001e1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e1e:	d002      	beq.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001e20:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e24:	d1f7      	bne.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x18>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8001e26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001e2c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001e30:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001e34:	430b      	orrs	r3, r1
 8001e36:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001e3a:	2500      	movs	r5, #0
 8001e3c:	e029      	b.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x94>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8001e3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e42:	68d3      	ldr	r3, [r2, #12]
 8001e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e48:	60d3      	str	r3, [r2, #12]
        break;
 8001e4a:	e7ec      	b.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x28>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8001e4c:	f7ff ffca 	bl	8001de4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001e50:	f7fe fbb6 	bl	80005c0 <HAL_GetTick>
 8001e54:	4605      	mov	r5, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8001e56:	f7ff ffcc 	bl	8001df2 <LL_RCC_PLLSAI1_IsReady>
 8001e5a:	b9a0      	cbnz	r0, 8001e86 <HAL_RCCEx_PeriphCLKConfig+0x88>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8001e5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e60:	6861      	ldr	r1, [r4, #4]
 8001e62:	6913      	ldr	r3, [r2, #16]
 8001e64:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e68:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001e6c:	6113      	str	r3, [r2, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8001e6e:	6913      	ldr	r3, [r2, #16]
 8001e70:	68a1      	ldr	r1, [r4, #8]
 8001e72:	f423 1378 	bic.w	r3, r3, #4063232	; 0x3e0000
 8001e76:	430b      	orrs	r3, r1
 8001e78:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8001e7a:	f7ff ffac 	bl	8001dd6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e7e:	f7fe fb9f 	bl	80005c0 <HAL_GetTick>
 8001e82:	4605      	mov	r5, r0
 8001e84:	e0cd      	b.n	8002022 <HAL_RCCEx_PeriphCLKConfig+0x224>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001e86:	f7fe fb9b 	bl	80005c0 <HAL_GetTick>
 8001e8a:	1b40      	subs	r0, r0, r5
 8001e8c:	2802      	cmp	r0, #2
 8001e8e:	d9e2      	bls.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x58>
      status = HAL_TIMEOUT;
 8001e90:	2503      	movs	r5, #3
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	051a      	lsls	r2, r3, #20
 8001e96:	d515      	bpl.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8001e98:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8001e9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e9e:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
 8001ea2:	f407 7740 	and.w	r7, r7, #768	; 0x300
 8001ea6:	42bb      	cmp	r3, r7
 8001ea8:	d00c      	beq.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0xc6>
      HAL_PWR_EnableBkUpAccess();
 8001eaa:	f7ff fa5f 	bl	800136c <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8001eae:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8001eb2:	2f00      	cmp	r7, #0
 8001eb4:	f040 80c0 	bne.w	8002038 <HAL_RCCEx_PeriphCLKConfig+0x23a>
 8001eb8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001eba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ec4:	6823      	ldr	r3, [r4, #0]
 8001ec6:	07df      	lsls	r7, r3, #31
 8001ec8:	d509      	bpl.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0xe0>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8001eca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ece:	69a0      	ldr	r0, [r4, #24]
 8001ed0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001ed4:	f022 0203 	bic.w	r2, r2, #3
 8001ed8:	4302      	orrs	r2, r0
 8001eda:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ede:	079e      	lsls	r6, r3, #30
 8001ee0:	d509      	bpl.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8001ee2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ee6:	69e0      	ldr	r0, [r4, #28]
 8001ee8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001eec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001ef0:	4302      	orrs	r2, r0
 8001ef2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001ef6:	06d8      	lsls	r0, r3, #27
 8001ef8:	d50c      	bpl.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x116>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001efa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8001efc:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8001f00:	0c31      	lsrs	r1, r6, #16
 8001f02:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001f06:	0409      	lsls	r1, r1, #16
 8001f08:	ea22 0201 	bic.w	r2, r2, r1
 8001f0c:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8001f10:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001f14:	0699      	lsls	r1, r3, #26
 8001f16:	d50c      	bpl.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x134>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001f18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001f1a:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8001f1e:	0c31      	lsrs	r1, r6, #16
 8001f20:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001f24:	0409      	lsls	r1, r1, #16
 8001f26:	ea22 0201 	bic.w	r2, r2, r1
 8001f2a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8001f2e:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f32:	075a      	lsls	r2, r3, #29
 8001f34:	d502      	bpl.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f36:	6a20      	ldr	r0, [r4, #32]
 8001f38:	f7ff ff3d 	bl	8001db6 <LL_RCC_SetI2CClockSource>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001f3c:	6823      	ldr	r3, [r4, #0]
 8001f3e:	071b      	lsls	r3, r3, #28
 8001f40:	d502      	bpl.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x14a>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001f42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001f44:	f7ff ff37 	bl	8001db6 <LL_RCC_SetI2CClockSource>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f48:	6823      	ldr	r3, [r4, #0]
 8001f4a:	05df      	lsls	r7, r3, #23
 8001f4c:	d511      	bpl.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x174>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8001f4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001f54:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001f58:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001f5c:	430b      	orrs	r3, r1
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f5e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8001f62:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001f66:	f040 8090 	bne.w	800208a <HAL_RCCEx_PeriphCLKConfig+0x28c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8001f6a:	68d3      	ldr	r3, [r2, #12]
 8001f6c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f70:	60d3      	str	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	059e      	lsls	r6, r3, #22
 8001f76:	d51a      	bpl.n	8001fae <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001f78:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001f7a:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8001f7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f82:	d003      	beq.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8001f84:	f032 4180 	bics.w	r1, r2, #1073741824	; 0x40000000
 8001f88:	f040 80b7 	bne.w	80020fa <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8001f8c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8001f90:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8001f94:	4311      	orrs	r1, r2
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001f96:	f1b2 5fc0 	cmp.w	r2, #402653184	; 0x18000000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8001f9a:	bf08      	it	eq
 8001f9c:	f04f 42b0 	moveq.w	r2, #1476395008	; 0x58000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8001fa0:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
 8001fa4:	bf02      	ittt	eq
 8001fa6:	68d3      	ldreq	r3, [r2, #12]
 8001fa8:	f043 7380 	orreq.w	r3, r3, #16777216	; 0x1000000
 8001fac:	60d3      	streq	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001fae:	6823      	ldr	r3, [r4, #0]
 8001fb0:	0558      	lsls	r0, r3, #21
 8001fb2:	d511      	bpl.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8001fb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001fb8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001fba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001fbe:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001fc2:	430b      	orrs	r3, r1
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8001fc4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8001fc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001fcc:	f040 80a3 	bne.w	8002116 <HAL_RCCEx_PeriphCLKConfig+0x318>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001fd0:	68d3      	ldr	r3, [r2, #12]
 8001fd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fd6:	60d3      	str	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8001fd8:	6822      	ldr	r2, [r4, #0]
 8001fda:	04d1      	lsls	r1, r2, #19
 8001fdc:	d509      	bpl.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8001fde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001fe2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001fe4:	f8d1 3094 	ldr.w	r3, [r1, #148]	; 0x94
 8001fe8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001fec:	4303      	orrs	r3, r0
 8001fee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8001ff2:	0493      	lsls	r3, r2, #18
 8001ff4:	d50d      	bpl.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x214>
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8001ff6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ffa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8001ffc:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001ffe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002002:	430b      	orrs	r3, r1
 8002004:	6253      	str	r3, [r2, #36]	; 0x24
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002006:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002008:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800200a:	f023 0303 	bic.w	r3, r3, #3
 800200e:	430b      	orrs	r3, r1
 8002010:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002012:	4628      	mov	r0, r5
 8002014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002016:	f7fe fad3 	bl	80005c0 <HAL_GetTick>
 800201a:	1b40      	subs	r0, r0, r5
 800201c:	2802      	cmp	r0, #2
 800201e:	f63f af37 	bhi.w	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x92>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002022:	f7ff fee6 	bl	8001df2 <LL_RCC_PLLSAI1_IsReady>
 8002026:	2801      	cmp	r0, #1
 8002028:	d1f5      	bne.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x218>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800202a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800202e:	6961      	ldr	r1, [r4, #20]
 8002030:	6913      	ldr	r3, [r2, #16]
 8002032:	430b      	orrs	r3, r1
 8002034:	6113      	str	r3, [r2, #16]
 8002036:	e6f6      	b.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x28>
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002038:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800203c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002040:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002044:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002048:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800204c:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002050:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002056:	4313      	orrs	r3, r2
        LL_RCC_WriteReg(BDCR, bdcr);
 8002058:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800205c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002060:	07db      	lsls	r3, r3, #31
 8002062:	f57f af2f 	bpl.w	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0xc6>
          tickstart = HAL_GetTick();
 8002066:	f7fe faab 	bl	80005c0 <HAL_GetTick>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800206a:	f241 3688 	movw	r6, #5000	; 0x1388
          tickstart = HAL_GetTick();
 800206e:	4607      	mov	r7, r0
          while (LL_RCC_LSE_IsReady() != 1U)
 8002070:	e004      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x27e>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002072:	f7fe faa5 	bl	80005c0 <HAL_GetTick>
 8002076:	1bc0      	subs	r0, r0, r7
 8002078:	42b0      	cmp	r0, r6
 800207a:	d804      	bhi.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x288>
          while (LL_RCC_LSE_IsReady() != 1U)
 800207c:	f7ff fe94 	bl	8001da8 <LL_RCC_LSE_IsReady>
 8002080:	2801      	cmp	r0, #1
 8002082:	d1f6      	bne.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002084:	e71e      	b.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0xc6>
              ret = HAL_TIMEOUT;
 8002086:	2503      	movs	r5, #3
 8002088:	e71c      	b.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800208a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800208e:	f47f af70 	bne.w	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x174>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002092:	f7ff fea7 	bl	8001de4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002096:	f7fe fa93 	bl	80005c0 <HAL_GetTick>
 800209a:	4606      	mov	r6, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800209c:	f7ff fea9 	bl	8001df2 <LL_RCC_PLLSAI1_IsReady>
 80020a0:	b9a0      	cbnz	r0, 80020cc <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80020a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020a6:	6861      	ldr	r1, [r4, #4]
 80020a8:	6913      	ldr	r3, [r2, #16]
 80020aa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80020ae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80020b2:	6113      	str	r3, [r2, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80020b4:	6913      	ldr	r3, [r2, #16]
 80020b6:	68e1      	ldr	r1, [r4, #12]
 80020b8:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80020bc:	430b      	orrs	r3, r1
 80020be:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80020c0:	f7ff fe89 	bl	8001dd6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020c4:	f7fe fa7c 	bl	80005c0 <HAL_GetTick>
 80020c8:	4606      	mov	r6, r0
 80020ca:	e00b      	b.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80020cc:	f7fe fa78 	bl	80005c0 <HAL_GetTick>
 80020d0:	1b80      	subs	r0, r0, r6
 80020d2:	2802      	cmp	r0, #2
 80020d4:	d9e2      	bls.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x29e>
              ret = HAL_TIMEOUT;
 80020d6:	2503      	movs	r5, #3
 80020d8:	e74b      	b.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x174>

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80020da:	f7fe fa71 	bl	80005c0 <HAL_GetTick>
 80020de:	1b80      	subs	r0, r0, r6
 80020e0:	2802      	cmp	r0, #2
 80020e2:	d8f8      	bhi.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80020e4:	f7ff fe85 	bl	8001df2 <LL_RCC_PLLSAI1_IsReady>
 80020e8:	2801      	cmp	r0, #1
 80020ea:	d1f6      	bne.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x2dc>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80020ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020f0:	6961      	ldr	r1, [r4, #20]
 80020f2:	6913      	ldr	r3, [r2, #16]
 80020f4:	430b      	orrs	r3, r1
 80020f6:	6113      	str	r3, [r2, #16]
 80020f8:	e73b      	b.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x174>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80020fa:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80020fe:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8002102:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002106:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800210a:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800210e:	f020 6040 	bic.w	r0, r0, #201326592	; 0xc000000
 8002112:	4301      	orrs	r1, r0
 8002114:	e73f      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x198>
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002116:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800211a:	f47f af5d 	bne.w	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800211e:	f7ff fe61 	bl	8001de4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002122:	f7fe fa4d 	bl	80005c0 <HAL_GetTick>
 8002126:	4606      	mov	r6, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002128:	f7ff fe63 	bl	8001df2 <LL_RCC_PLLSAI1_IsReady>
 800212c:	b9a0      	cbnz	r0, 8002158 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800212e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002132:	6861      	ldr	r1, [r4, #4]
 8002134:	6913      	ldr	r3, [r2, #16]
 8002136:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800213a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800213e:	6113      	str	r3, [r2, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8002140:	6913      	ldr	r3, [r2, #16]
 8002142:	6921      	ldr	r1, [r4, #16]
 8002144:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8002148:	430b      	orrs	r3, r1
 800214a:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800214c:	f7ff fe43 	bl	8001dd6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002150:	f7fe fa36 	bl	80005c0 <HAL_GetTick>
 8002154:	4606      	mov	r6, r0
 8002156:	e00b      	b.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x372>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002158:	f7fe fa32 	bl	80005c0 <HAL_GetTick>
 800215c:	1b80      	subs	r0, r0, r6
 800215e:	2802      	cmp	r0, #2
 8002160:	d9e2      	bls.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x32a>
              ret = HAL_TIMEOUT;
 8002162:	2503      	movs	r5, #3
 8002164:	e738      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x1da>

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002166:	f7fe fa2b 	bl	80005c0 <HAL_GetTick>
 800216a:	1b80      	subs	r0, r0, r6
 800216c:	2802      	cmp	r0, #2
 800216e:	d8f8      	bhi.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x364>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8002170:	f7ff fe3f 	bl	8001df2 <LL_RCC_PLLSAI1_IsReady>
 8002174:	2801      	cmp	r0, #1
 8002176:	d1f6      	bne.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x368>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002178:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800217c:	6961      	ldr	r1, [r4, #20]
 800217e:	6913      	ldr	r3, [r2, #16]
 8002180:	430b      	orrs	r3, r1
 8002182:	6113      	str	r3, [r2, #16]
 8002184:	e728      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x1da>

08002186 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002186:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800218a:	6813      	ldr	r3, [r2, #0]
 800218c:	f043 0304 	orr.w	r3, r3, #4
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	4770      	bx	lr

08002194 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002194:	6803      	ldr	r3, [r0, #0]
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	f042 0201 	orr.w	r2, r2, #1
 800219c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800219e:	6899      	ldr	r1, [r3, #8]
 80021a0:	4a06      	ldr	r2, [pc, #24]	; (80021bc <HAL_TIM_Base_Start_IT+0x28>)
 80021a2:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a4:	2a06      	cmp	r2, #6
 80021a6:	d006      	beq.n	80021b6 <HAL_TIM_Base_Start_IT+0x22>
 80021a8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 80021ac:	bf1e      	ittt	ne
 80021ae:	681a      	ldrne	r2, [r3, #0]
 80021b0:	f042 0201 	orrne.w	r2, r2, #1
 80021b4:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80021b6:	2000      	movs	r0, #0
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	00010007 	.word	0x00010007

080021c0 <HAL_TIM_OC_DelayElapsedCallback>:
 80021c0:	4770      	bx	lr

080021c2 <HAL_TIM_IC_CaptureCallback>:
 80021c2:	4770      	bx	lr

080021c4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80021c4:	4770      	bx	lr

080021c6 <HAL_TIM_TriggerCallback>:
 80021c6:	4770      	bx	lr

080021c8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021c8:	6803      	ldr	r3, [r0, #0]
 80021ca:	691a      	ldr	r2, [r3, #16]
 80021cc:	0791      	lsls	r1, r2, #30
{
 80021ce:	b510      	push	{r4, lr}
 80021d0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021d2:	d50f      	bpl.n	80021f4 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	0792      	lsls	r2, r2, #30
 80021d8:	d50c      	bpl.n	80021f4 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021da:	f06f 0202 	mvn.w	r2, #2
 80021de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021e0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021e2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021e4:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021e6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021e8:	f000 8085 	beq.w	80022f6 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021ec:	f7ff ffe9 	bl	80021c2 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021f0:	2300      	movs	r3, #0
 80021f2:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021f4:	6823      	ldr	r3, [r4, #0]
 80021f6:	691a      	ldr	r2, [r3, #16]
 80021f8:	0752      	lsls	r2, r2, #29
 80021fa:	d510      	bpl.n	800221e <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	0750      	lsls	r0, r2, #29
 8002200:	d50d      	bpl.n	800221e <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002202:	f06f 0204 	mvn.w	r2, #4
 8002206:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002208:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800220a:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800220c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002210:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002212:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002214:	d075      	beq.n	8002302 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002216:	f7ff ffd4 	bl	80021c2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221a:	2300      	movs	r3, #0
 800221c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800221e:	6823      	ldr	r3, [r4, #0]
 8002220:	691a      	ldr	r2, [r3, #16]
 8002222:	0711      	lsls	r1, r2, #28
 8002224:	d50f      	bpl.n	8002246 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	0712      	lsls	r2, r2, #28
 800222a:	d50c      	bpl.n	8002246 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800222c:	f06f 0208 	mvn.w	r2, #8
 8002230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002232:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002234:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002236:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002238:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800223a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800223c:	d067      	beq.n	800230e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800223e:	f7ff ffc0 	bl	80021c2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002242:	2300      	movs	r3, #0
 8002244:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002246:	6823      	ldr	r3, [r4, #0]
 8002248:	691a      	ldr	r2, [r3, #16]
 800224a:	06d0      	lsls	r0, r2, #27
 800224c:	d510      	bpl.n	8002270 <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800224e:	68da      	ldr	r2, [r3, #12]
 8002250:	06d1      	lsls	r1, r2, #27
 8002252:	d50d      	bpl.n	8002270 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002254:	f06f 0210 	mvn.w	r2, #16
 8002258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800225a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800225c:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800225e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002262:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002264:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002266:	d058      	beq.n	800231a <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002268:	f7ff ffab 	bl	80021c2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226c:	2300      	movs	r3, #0
 800226e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002270:	6823      	ldr	r3, [r4, #0]
 8002272:	691a      	ldr	r2, [r3, #16]
 8002274:	07d2      	lsls	r2, r2, #31
 8002276:	d508      	bpl.n	800228a <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002278:	68da      	ldr	r2, [r3, #12]
 800227a:	07d0      	lsls	r0, r2, #31
 800227c:	d505      	bpl.n	800228a <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800227e:	f06f 0201 	mvn.w	r2, #1
 8002282:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002284:	4620      	mov	r0, r4
 8002286:	f002 fb75 	bl	8004974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800228a:	6823      	ldr	r3, [r4, #0]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	0611      	lsls	r1, r2, #24
 8002290:	d508      	bpl.n	80022a4 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	0612      	lsls	r2, r2, #24
 8002296:	d505      	bpl.n	80022a4 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002298:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800229c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800229e:	4620      	mov	r0, r4
 80022a0:	f000 f897 	bl	80023d2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	05d0      	lsls	r0, r2, #23
 80022aa:	d508      	bpl.n	80022be <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	0611      	lsls	r1, r2, #24
 80022b0:	d505      	bpl.n	80022be <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80022b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80022b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80022b8:	4620      	mov	r0, r4
 80022ba:	f000 f88b 	bl	80023d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	691a      	ldr	r2, [r3, #16]
 80022c2:	0652      	lsls	r2, r2, #25
 80022c4:	d508      	bpl.n	80022d8 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	0650      	lsls	r0, r2, #25
 80022ca:	d505      	bpl.n	80022d8 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022d2:	4620      	mov	r0, r4
 80022d4:	f7ff ff77 	bl	80021c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022d8:	6823      	ldr	r3, [r4, #0]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	0691      	lsls	r1, r2, #26
 80022de:	d522      	bpl.n	8002326 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	0692      	lsls	r2, r2, #26
 80022e4:	d51f      	bpl.n	8002326 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022e6:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022ea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022ec:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80022f2:	f000 b86d 	b.w	80023d0 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f6:	f7ff ff63 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022fa:	4620      	mov	r0, r4
 80022fc:	f7ff ff62 	bl	80021c4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002300:	e776      	b.n	80021f0 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002302:	f7ff ff5d 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002306:	4620      	mov	r0, r4
 8002308:	f7ff ff5c 	bl	80021c4 <HAL_TIM_PWM_PulseFinishedCallback>
 800230c:	e785      	b.n	800221a <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	f7ff ff57 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002312:	4620      	mov	r0, r4
 8002314:	f7ff ff56 	bl	80021c4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002318:	e793      	b.n	8002242 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800231a:	f7ff ff51 	bl	80021c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800231e:	4620      	mov	r0, r4
 8002320:	f7ff ff50 	bl	80021c4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002324:	e7a2      	b.n	800226c <HAL_TIM_IRQHandler+0xa4>
 8002326:	bd10      	pop	{r4, pc}

08002328 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002328:	4a1a      	ldr	r2, [pc, #104]	; (8002394 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800232a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800232c:	4290      	cmp	r0, r2
{
 800232e:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002330:	d002      	beq.n	8002338 <TIM_Base_SetConfig+0x10>
 8002332:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002336:	d109      	bne.n	800234c <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002338:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800233a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800233e:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8002340:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002344:	d009      	beq.n	800235a <TIM_Base_SetConfig+0x32>
 8002346:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800234a:	d006      	beq.n	800235a <TIM_Base_SetConfig+0x32>
 800234c:	4a12      	ldr	r2, [pc, #72]	; (8002398 <TIM_Base_SetConfig+0x70>)
 800234e:	4290      	cmp	r0, r2
 8002350:	d003      	beq.n	800235a <TIM_Base_SetConfig+0x32>
 8002352:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002356:	4290      	cmp	r0, r2
 8002358:	d103      	bne.n	8002362 <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800235a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800235c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002360:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002362:	694a      	ldr	r2, [r1, #20]
 8002364:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002368:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800236a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800236c:	688b      	ldr	r3, [r1, #8]
 800236e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002370:	680b      	ldr	r3, [r1, #0]
 8002372:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002374:	4b07      	ldr	r3, [pc, #28]	; (8002394 <TIM_Base_SetConfig+0x6c>)
 8002376:	4298      	cmp	r0, r3
 8002378:	d007      	beq.n	800238a <TIM_Base_SetConfig+0x62>
 800237a:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 800237e:	4298      	cmp	r0, r3
 8002380:	d003      	beq.n	800238a <TIM_Base_SetConfig+0x62>
 8002382:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002386:	4298      	cmp	r0, r3
 8002388:	d101      	bne.n	800238e <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800238a:	690b      	ldr	r3, [r1, #16]
 800238c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800238e:	2301      	movs	r3, #1
 8002390:	6143      	str	r3, [r0, #20]
 8002392:	bd10      	pop	{r4, pc}
 8002394:	40012c00 	.word	0x40012c00
 8002398:	40014400 	.word	0x40014400

0800239c <HAL_TIM_Base_Init>:
{
 800239c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800239e:	4604      	mov	r4, r0
 80023a0:	b1a0      	cbz	r0, 80023cc <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80023a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80023a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80023aa:	b91b      	cbnz	r3, 80023b4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80023ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80023b0:	f002 fba8 	bl	8004b04 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80023b4:	2302      	movs	r3, #2
 80023b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023ba:	6820      	ldr	r0, [r4, #0]
 80023bc:	1d21      	adds	r1, r4, #4
 80023be:	f7ff ffb3 	bl	8002328 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80023c2:	2301      	movs	r3, #1
 80023c4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80023c8:	2000      	movs	r0, #0
 80023ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80023cc:	2001      	movs	r0, #1
}
 80023ce:	bd10      	pop	{r4, pc}

080023d0 <HAL_TIMEx_CommutCallback>:
 80023d0:	4770      	bx	lr

080023d2 <HAL_TIMEx_BreakCallback>:
 80023d2:	4770      	bx	lr

080023d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80023d4:	4770      	bx	lr

080023d6 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80023d6:	6802      	ldr	r2, [r0, #0]
 80023d8:	6813      	ldr	r3, [r2, #0]
 80023da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80023de:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80023e0:	6893      	ldr	r3, [r2, #8]
 80023e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023e6:	f023 0301 	bic.w	r3, r3, #1
 80023ea:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023ec:	2320      	movs	r3, #32
 80023ee:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	66c3      	str	r3, [r0, #108]	; 0x6c
 80023f6:	4770      	bx	lr

080023f8 <HAL_UART_Receive_DMA>:
{
 80023f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80023fa:	f8d0 7084 	ldr.w	r7, [r0, #132]	; 0x84
 80023fe:	2f20      	cmp	r7, #32
{
 8002400:	4604      	mov	r4, r0
 8002402:	4613      	mov	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002404:	d13a      	bne.n	800247c <HAL_UART_Receive_DMA+0x84>
    if ((pData == NULL) || (Size == 0U))
 8002406:	b331      	cbz	r1, 8002456 <HAL_UART_Receive_DMA+0x5e>
 8002408:	b32a      	cbz	r2, 8002456 <HAL_UART_Receive_DMA+0x5e>
    __HAL_LOCK(huart);
 800240a:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 800240e:	2a01      	cmp	r2, #1
 8002410:	d034      	beq.n	800247c <HAL_UART_Receive_DMA+0x84>
 8002412:	2501      	movs	r5, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002414:	2600      	movs	r6, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002416:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002418:	f8c0 6088 	str.w	r6, [r0, #136]	; 0x88
    __HAL_LOCK(huart);
 800241c:	f880 507c 	strb.w	r5, [r0, #124]	; 0x7c
    huart->pRxBuffPtr = pData;
 8002420:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferSize = Size;
 8002422:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002426:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    if (huart->hdmarx != NULL)
 800242a:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800242c:	b1a8      	cbz	r0, 800245a <HAL_UART_Receive_DMA+0x62>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800242e:	4a14      	ldr	r2, [pc, #80]	; (8002480 <HAL_UART_Receive_DMA+0x88>)
 8002430:	62c2      	str	r2, [r0, #44]	; 0x2c
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002432:	4a14      	ldr	r2, [pc, #80]	; (8002484 <HAL_UART_Receive_DMA+0x8c>)
 8002434:	6302      	str	r2, [r0, #48]	; 0x30
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002436:	4a14      	ldr	r2, [pc, #80]	; (8002488 <HAL_UART_Receive_DMA+0x90>)
 8002438:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800243a:	460a      	mov	r2, r1
 800243c:	6821      	ldr	r1, [r4, #0]
      huart->hdmarx->XferAbortCallback = NULL;
 800243e:	6386      	str	r6, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002440:	3124      	adds	r1, #36	; 0x24
 8002442:	f7fe f9f9 	bl	8000838 <HAL_DMA_Start_IT>
 8002446:	b140      	cbz	r0, 800245a <HAL_UART_Receive_DMA+0x62>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002448:	2310      	movs	r3, #16
 800244a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        __HAL_UNLOCK(huart);
 800244e:	f884 607c 	strb.w	r6, [r4, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 8002452:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
      return HAL_ERROR;
 8002456:	2001      	movs	r0, #1
 8002458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800245a:	6823      	ldr	r3, [r4, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 800245e:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002460:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    __HAL_UNLOCK(huart);
 8002464:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002468:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	f042 0201 	orr.w	r2, r2, #1
 8002470:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002478:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 800247a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800247c:	2002      	movs	r0, #2
}
 800247e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002480:	0800248d 	.word	0x0800248d
 8002484:	080024c9 	.word	0x080024c9
 8002488:	080024d5 	.word	0x080024d5

0800248c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800248c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800248e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002490:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f013 0320 	ands.w	r3, r3, #32
 8002498:	d111      	bne.n	80024be <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;
 800249a:	f8a2 305e 	strh.w	r3, [r2, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800249e:	6813      	ldr	r3, [r2, #0]
 80024a0:	6819      	ldr	r1, [r3, #0]
 80024a2:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80024a6:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a8:	6899      	ldr	r1, [r3, #8]
 80024aa:	f021 0101 	bic.w	r1, r1, #1
 80024ae:	6099      	str	r1, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024b0:	6899      	ldr	r1, [r3, #8]
 80024b2:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80024b6:	6099      	str	r1, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80024b8:	2320      	movs	r3, #32
 80024ba:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80024be:	4610      	mov	r0, r2
 80024c0:	f002 fa4e 	bl	8004960 <HAL_UART_RxCpltCallback>
 80024c4:	bd08      	pop	{r3, pc}

080024c6 <HAL_UART_RxHalfCpltCallback>:
 80024c6:	4770      	bx	lr

080024c8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80024c8:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80024ca:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80024cc:	f7ff fffb 	bl	80024c6 <HAL_UART_RxHalfCpltCallback>
 80024d0:	bd08      	pop	{r3, pc}

080024d2 <HAL_UART_ErrorCallback>:
 80024d2:	4770      	bx	lr

080024d4 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80024d4:	6a81      	ldr	r1, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80024d6:	680b      	ldr	r3, [r1, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80024d8:	f8d1 2080 	ldr.w	r2, [r1, #128]	; 0x80
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80024dc:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
{
 80024e0:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80024e2:	689c      	ldr	r4, [r3, #8]
 80024e4:	0624      	lsls	r4, r4, #24
 80024e6:	d50f      	bpl.n	8002508 <UART_DMAError+0x34>
 80024e8:	2a21      	cmp	r2, #33	; 0x21
 80024ea:	d10d      	bne.n	8002508 <UART_DMAError+0x34>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80024ec:	2200      	movs	r2, #0
 80024ee:	f8a1 2056 	strh.w	r2, [r1, #86]	; 0x56
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80024f8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002500:	609a      	str	r2, [r3, #8]
  huart->gState = HAL_UART_STATE_READY;
 8002502:	2220      	movs	r2, #32
 8002504:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	065b      	lsls	r3, r3, #25
 800250c:	d507      	bpl.n	800251e <UART_DMAError+0x4a>
 800250e:	2822      	cmp	r0, #34	; 0x22
 8002510:	d105      	bne.n	800251e <UART_DMAError+0x4a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002512:	2300      	movs	r3, #0
 8002514:	f8a1 305e 	strh.w	r3, [r1, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8002518:	4608      	mov	r0, r1
 800251a:	f7ff ff5c 	bl	80023d6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800251e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002522:	f043 0310 	orr.w	r3, r3, #16
 8002526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800252a:	4608      	mov	r0, r1
 800252c:	f7ff ffd1 	bl	80024d2 <HAL_UART_ErrorCallback>
 8002530:	bd10      	pop	{r4, pc}
	...

08002534 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002534:	6802      	ldr	r2, [r0, #0]
 8002536:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002538:	6811      	ldr	r1, [r2, #0]
{
 800253a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 800253c:	f640 050f 	movw	r5, #2063	; 0x80f
 8002540:	422b      	tst	r3, r5
{
 8002542:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002544:	6890      	ldr	r0, [r2, #8]
  if (errorflags == 0U)
 8002546:	d10d      	bne.n	8002564 <HAL_UART_IRQHandler+0x30>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002548:	069e      	lsls	r6, r3, #26
 800254a:	f140 8087 	bpl.w	800265c <HAL_UART_IRQHandler+0x128>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800254e:	068d      	lsls	r5, r1, #26
 8002550:	d402      	bmi.n	8002558 <HAL_UART_IRQHandler+0x24>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002552:	00c6      	lsls	r6, r0, #3
 8002554:	f140 8082 	bpl.w	800265c <HAL_UART_IRQHandler+0x128>
      if (huart->RxISR != NULL)
 8002558:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    if (huart->TxISR != NULL)
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 80b5 	beq.w	80026ca <HAL_UART_IRQHandler+0x196>
      huart->TxISR(huart);
 8002560:	4620      	mov	r0, r4
 8002562:	e06f      	b.n	8002644 <HAL_UART_IRQHandler+0x110>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002564:	4e59      	ldr	r6, [pc, #356]	; (80026cc <HAL_UART_IRQHandler+0x198>)
 8002566:	4006      	ands	r6, r0
 8002568:	d102      	bne.n	8002570 <HAL_UART_IRQHandler+0x3c>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800256a:	4d59      	ldr	r5, [pc, #356]	; (80026d0 <HAL_UART_IRQHandler+0x19c>)
 800256c:	4229      	tst	r1, r5
 800256e:	d075      	beq.n	800265c <HAL_UART_IRQHandler+0x128>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002570:	07dd      	lsls	r5, r3, #31
 8002572:	d509      	bpl.n	8002588 <HAL_UART_IRQHandler+0x54>
 8002574:	05cd      	lsls	r5, r1, #23
 8002576:	d507      	bpl.n	8002588 <HAL_UART_IRQHandler+0x54>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002578:	2501      	movs	r5, #1
 800257a:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800257c:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8002580:	f045 0501 	orr.w	r5, r5, #1
 8002584:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002588:	079d      	lsls	r5, r3, #30
 800258a:	d509      	bpl.n	80025a0 <HAL_UART_IRQHandler+0x6c>
 800258c:	07c5      	lsls	r5, r0, #31
 800258e:	d507      	bpl.n	80025a0 <HAL_UART_IRQHandler+0x6c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002590:	2502      	movs	r5, #2
 8002592:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002594:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8002598:	f045 0504 	orr.w	r5, r5, #4
 800259c:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80025a0:	075d      	lsls	r5, r3, #29
 80025a2:	d509      	bpl.n	80025b8 <HAL_UART_IRQHandler+0x84>
 80025a4:	07c5      	lsls	r5, r0, #31
 80025a6:	d507      	bpl.n	80025b8 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80025a8:	2504      	movs	r5, #4
 80025aa:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025ac:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 80025b0:	f045 0502 	orr.w	r5, r5, #2
 80025b4:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_ORE) != 0U)
 80025b8:	071d      	lsls	r5, r3, #28
 80025ba:	d50a      	bpl.n	80025d2 <HAL_UART_IRQHandler+0x9e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80025bc:	068d      	lsls	r5, r1, #26
 80025be:	d400      	bmi.n	80025c2 <HAL_UART_IRQHandler+0x8e>
 80025c0:	b13e      	cbz	r6, 80025d2 <HAL_UART_IRQHandler+0x9e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80025c2:	2508      	movs	r5, #8
 80025c4:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025c6:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 80025ca:	f045 0508 	orr.w	r5, r5, #8
 80025ce:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80025d2:	051e      	lsls	r6, r3, #20
 80025d4:	d50a      	bpl.n	80025ec <HAL_UART_IRQHandler+0xb8>
 80025d6:	014d      	lsls	r5, r1, #5
 80025d8:	d508      	bpl.n	80025ec <HAL_UART_IRQHandler+0xb8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80025da:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80025de:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80025e0:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 80025e4:	f042 0220 	orr.w	r2, r2, #32
 80025e8:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025ec:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 80025f0:	2a00      	cmp	r2, #0
 80025f2:	d06a      	beq.n	80026ca <HAL_UART_IRQHandler+0x196>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80025f4:	069e      	lsls	r6, r3, #26
 80025f6:	d507      	bpl.n	8002608 <HAL_UART_IRQHandler+0xd4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80025f8:	068d      	lsls	r5, r1, #26
 80025fa:	d401      	bmi.n	8002600 <HAL_UART_IRQHandler+0xcc>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80025fc:	00c0      	lsls	r0, r0, #3
 80025fe:	d503      	bpl.n	8002608 <HAL_UART_IRQHandler+0xd4>
        if (huart->RxISR != NULL)
 8002600:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002602:	b10b      	cbz	r3, 8002608 <HAL_UART_IRQHandler+0xd4>
          huart->RxISR(huart);
 8002604:	4620      	mov	r0, r4
 8002606:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002608:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 800260a:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800260e:	6892      	ldr	r2, [r2, #8]
 8002610:	0651      	lsls	r1, r2, #25
        UART_EndRxTransfer(huart);
 8002612:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002614:	d402      	bmi.n	800261c <HAL_UART_IRQHandler+0xe8>
 8002616:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 800261a:	d01a      	beq.n	8002652 <HAL_UART_IRQHandler+0x11e>
        UART_EndRxTransfer(huart);
 800261c:	f7ff fedb 	bl	80023d6 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002620:	6823      	ldr	r3, [r4, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	0652      	lsls	r2, r2, #25
 8002626:	d510      	bpl.n	800264a <HAL_UART_IRQHandler+0x116>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002628:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800262a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800262c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002630:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8002632:	b150      	cbz	r0, 800264a <HAL_UART_IRQHandler+0x116>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002634:	4b27      	ldr	r3, [pc, #156]	; (80026d4 <HAL_UART_IRQHandler+0x1a0>)
 8002636:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002638:	f7fe f940 	bl	80008bc <HAL_DMA_Abort_IT>
 800263c:	2800      	cmp	r0, #0
 800263e:	d044      	beq.n	80026ca <HAL_UART_IRQHandler+0x196>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002640:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8002642:	6b83      	ldr	r3, [r0, #56]	; 0x38
}
 8002644:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002648:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800264a:	4620      	mov	r0, r4
 800264c:	f7ff ff41 	bl	80024d2 <HAL_UART_ErrorCallback>
 8002650:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002652:	f7ff ff3e 	bl	80024d2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002656:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 800265a:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800265c:	02de      	lsls	r6, r3, #11
 800265e:	d509      	bpl.n	8002674 <HAL_UART_IRQHandler+0x140>
 8002660:	0245      	lsls	r5, r0, #9
 8002662:	d507      	bpl.n	8002674 <HAL_UART_IRQHandler+0x140>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002664:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8002668:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800266a:	6213      	str	r3, [r2, #32]
}
 800266c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8002670:	f000 be28 	b.w	80032c4 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002674:	061e      	lsls	r6, r3, #24
 8002676:	d505      	bpl.n	8002684 <HAL_UART_IRQHandler+0x150>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002678:	060d      	lsls	r5, r1, #24
 800267a:	d401      	bmi.n	8002680 <HAL_UART_IRQHandler+0x14c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800267c:	0200      	lsls	r0, r0, #8
 800267e:	d501      	bpl.n	8002684 <HAL_UART_IRQHandler+0x150>
    if (huart->TxISR != NULL)
 8002680:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002682:	e76a      	b.n	800255a <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002684:	065e      	lsls	r6, r3, #25
 8002686:	d50e      	bpl.n	80026a6 <HAL_UART_IRQHandler+0x172>
 8002688:	064d      	lsls	r5, r1, #25
 800268a:	d50c      	bpl.n	80026a6 <HAL_UART_IRQHandler+0x172>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800268c:	6813      	ldr	r3, [r2, #0]
 800268e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002692:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002694:	2320      	movs	r3, #32
 8002696:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800269a:	2300      	movs	r3, #0
 800269c:	6723      	str	r3, [r4, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800269e:	4620      	mov	r0, r4
 80026a0:	f002 f958 	bl	8004954 <HAL_UART_TxCpltCallback>
 80026a4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80026a6:	0218      	lsls	r0, r3, #8
 80026a8:	d506      	bpl.n	80026b8 <HAL_UART_IRQHandler+0x184>
 80026aa:	004a      	lsls	r2, r1, #1
 80026ac:	d504      	bpl.n	80026b8 <HAL_UART_IRQHandler+0x184>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80026ae:	4620      	mov	r0, r4
}
 80026b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80026b4:	f000 be08 	b.w	80032c8 <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80026b8:	01db      	lsls	r3, r3, #7
 80026ba:	d506      	bpl.n	80026ca <HAL_UART_IRQHandler+0x196>
 80026bc:	2900      	cmp	r1, #0
 80026be:	da04      	bge.n	80026ca <HAL_UART_IRQHandler+0x196>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80026c0:	4620      	mov	r0, r4
}
 80026c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80026c6:	f000 bdfe 	b.w	80032c6 <HAL_UARTEx_RxFifoFullCallback>
 80026ca:	bd70      	pop	{r4, r5, r6, pc}
 80026cc:	10000001 	.word	0x10000001
 80026d0:	04000120 	.word	0x04000120
 80026d4:	080026d9 	.word	0x080026d9

080026d8 <UART_DMAAbortOnError>:
{
 80026d8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80026da:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80026e2:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 80026e6:	f7ff fef4 	bl	80024d2 <HAL_UART_ErrorCallback>
 80026ea:	bd08      	pop	{r3, pc}

080026ec <HAL_UART_GetState>:
  temp1 = huart->gState;
 80026ec:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
  temp2 = huart->RxState;
 80026f0:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
}
 80026f4:	4310      	orrs	r0, r2
 80026f6:	4770      	bx	lr

080026f8 <UART_SetConfig>:
  if (UART_INSTANCE_LOWPOWER(huart))
 80026f8:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026fa:	69c1      	ldr	r1, [r0, #28]
 80026fc:	6883      	ldr	r3, [r0, #8]
{
 80026fe:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8002702:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002704:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002706:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002708:	4303      	orrs	r3, r0
 800270a:	6960      	ldr	r0, [r4, #20]
 800270c:	4303      	orrs	r3, r0
  tmpreg |= (uint32_t)huart->FifoMode;
 800270e:	6e60      	ldr	r0, [r4, #100]	; 0x64
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002710:	430b      	orrs	r3, r1
  tmpreg |= (uint32_t)huart->FifoMode;
 8002712:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002714:	48ac      	ldr	r0, [pc, #688]	; (80029c8 <UART_SetConfig+0x2d0>)
 8002716:	4028      	ands	r0, r5
 8002718:	4303      	orrs	r3, r0
 800271a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800271c:	6853      	ldr	r3, [r2, #4]
 800271e:	68e0      	ldr	r0, [r4, #12]
 8002720:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002724:	4303      	orrs	r3, r0
 8002726:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002728:	4ba8      	ldr	r3, [pc, #672]	; (80029cc <UART_SetConfig+0x2d4>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800272a:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800272c:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 800272e:	bf1c      	itt	ne
 8002730:	6a23      	ldrne	r3, [r4, #32]
 8002732:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002734:	6893      	ldr	r3, [r2, #8]
 8002736:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800273a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800273e:	4303      	orrs	r3, r0
 8002740:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002742:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8002744:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002746:	f020 000f 	bic.w	r0, r0, #15
 800274a:	4318      	orrs	r0, r3
 800274c:	62d0      	str	r0, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800274e:	48a0      	ldr	r0, [pc, #640]	; (80029d0 <UART_SetConfig+0x2d8>)
 8002750:	4282      	cmp	r2, r0
 8002752:	d11a      	bne.n	800278a <UART_SetConfig+0x92>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8002754:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002758:	489e      	ldr	r0, [pc, #632]	; (80029d4 <UART_SetConfig+0x2dc>)
 800275a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800275e:	f002 0203 	and.w	r2, r2, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002762:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002766:	5c82      	ldrb	r2, [r0, r2]
 8002768:	f102 32ff 	add.w	r2, r2, #4294967295
 800276c:	f000 8220 	beq.w	8002bb0 <UART_SetConfig+0x4b8>
    switch (clocksource)
 8002770:	2a07      	cmp	r2, #7
 8002772:	f200 83e7 	bhi.w	8002f44 <UART_SetConfig+0x84c>
 8002776:	e8df f012 	tbh	[pc, r2, lsl #1]
 800277a:	0327      	.short	0x0327
 800277c:	03e50349 	.word	0x03e50349
 8002780:	03e5038c 	.word	0x03e5038c
 8002784:	03e503e5 	.word	0x03e503e5
 8002788:	03a5      	.short	0x03a5
  UART_GETCLOCKSOURCE(huart, clocksource);
 800278a:	4890      	ldr	r0, [pc, #576]	; (80029cc <UART_SetConfig+0x2d4>)
 800278c:	4282      	cmp	r2, r0
 800278e:	f040 83d5 	bne.w	8002f3c <UART_SetConfig+0x844>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8002792:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002796:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800279a:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800279e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80027a2:	f000 8094 	beq.w	80028ce <UART_SetConfig+0x1d6>
 80027a6:	d80c      	bhi.n	80027c2 <UART_SetConfig+0xca>
 80027a8:	b3ca      	cbz	r2, 800281e <UART_SetConfig+0x126>
        ret = HAL_ERROR;
 80027aa:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
 80027ac:	2301      	movs	r3, #1
 80027ae:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80027b2:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80027b6:	2300      	movs	r3, #0
 80027b8:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->TxISR = NULL;
 80027ba:	6723      	str	r3, [r4, #112]	; 0x70
}
 80027bc:	4610      	mov	r0, r2
 80027be:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027c2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80027c6:	d064      	beq.n	8002892 <UART_SetConfig+0x19a>
 80027c8:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80027cc:	d1ed      	bne.n	80027aa <UART_SetConfig+0xb2>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	f000 80e1 	beq.w	8002996 <UART_SetConfig+0x29e>
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	f000 80e1 	beq.w	800299c <UART_SetConfig+0x2a4>
 80027da:	2b02      	cmp	r3, #2
 80027dc:	f000 80e1 	beq.w	80029a2 <UART_SetConfig+0x2aa>
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	f000 80e1 	beq.w	80029a8 <UART_SetConfig+0x2b0>
 80027e6:	2b04      	cmp	r3, #4
 80027e8:	f000 80e1 	beq.w	80029ae <UART_SetConfig+0x2b6>
 80027ec:	2b05      	cmp	r3, #5
 80027ee:	f000 80e1 	beq.w	80029b4 <UART_SetConfig+0x2bc>
 80027f2:	2b06      	cmp	r3, #6
 80027f4:	f000 80e1 	beq.w	80029ba <UART_SetConfig+0x2c2>
 80027f8:	2b07      	cmp	r3, #7
 80027fa:	f000 80e1 	beq.w	80029c0 <UART_SetConfig+0x2c8>
 80027fe:	2b08      	cmp	r3, #8
 8002800:	f000 8100 	beq.w	8002a04 <UART_SetConfig+0x30c>
 8002804:	2b09      	cmp	r3, #9
 8002806:	f000 8100 	beq.w	8002a0a <UART_SetConfig+0x312>
 800280a:	2b0a      	cmp	r3, #10
 800280c:	f000 8100 	beq.w	8002a10 <UART_SetConfig+0x318>
 8002810:	2b0b      	cmp	r3, #11
 8002812:	bf14      	ite	ne
 8002814:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8002818:	2080      	moveq	r0, #128	; 0x80
 800281a:	2308      	movs	r3, #8
 800281c:	e093      	b.n	8002946 <UART_SetConfig+0x24e>
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800281e:	f7ff fa9f 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8002822:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002824:	b1fb      	cbz	r3, 8002866 <UART_SetConfig+0x16e>
 8002826:	2b01      	cmp	r3, #1
 8002828:	d01f      	beq.n	800286a <UART_SetConfig+0x172>
 800282a:	2b02      	cmp	r3, #2
 800282c:	d01f      	beq.n	800286e <UART_SetConfig+0x176>
 800282e:	2b03      	cmp	r3, #3
 8002830:	d01f      	beq.n	8002872 <UART_SetConfig+0x17a>
 8002832:	2b04      	cmp	r3, #4
 8002834:	d01f      	beq.n	8002876 <UART_SetConfig+0x17e>
 8002836:	2b05      	cmp	r3, #5
 8002838:	d01f      	beq.n	800287a <UART_SetConfig+0x182>
 800283a:	2b06      	cmp	r3, #6
 800283c:	d01f      	beq.n	800287e <UART_SetConfig+0x186>
 800283e:	2b07      	cmp	r3, #7
 8002840:	d01f      	beq.n	8002882 <UART_SetConfig+0x18a>
 8002842:	2b08      	cmp	r3, #8
 8002844:	d01f      	beq.n	8002886 <UART_SetConfig+0x18e>
 8002846:	2b09      	cmp	r3, #9
 8002848:	d01f      	beq.n	800288a <UART_SetConfig+0x192>
 800284a:	2b0a      	cmp	r3, #10
 800284c:	d01f      	beq.n	800288e <UART_SetConfig+0x196>
 800284e:	2b0b      	cmp	r3, #11
 8002850:	bf14      	ite	ne
 8002852:	2301      	movne	r3, #1
 8002854:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8002858:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 800285c:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 800285e:	2800      	cmp	r0, #0
 8002860:	d171      	bne.n	8002946 <UART_SetConfig+0x24e>
 8002862:	4602      	mov	r2, r0
 8002864:	e7a2      	b.n	80027ac <UART_SetConfig+0xb4>
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002866:	2301      	movs	r3, #1
 8002868:	e7f6      	b.n	8002858 <UART_SetConfig+0x160>
 800286a:	2302      	movs	r3, #2
 800286c:	e7f4      	b.n	8002858 <UART_SetConfig+0x160>
 800286e:	2304      	movs	r3, #4
 8002870:	e7f2      	b.n	8002858 <UART_SetConfig+0x160>
 8002872:	2306      	movs	r3, #6
 8002874:	e7f0      	b.n	8002858 <UART_SetConfig+0x160>
 8002876:	2308      	movs	r3, #8
 8002878:	e7ee      	b.n	8002858 <UART_SetConfig+0x160>
 800287a:	230a      	movs	r3, #10
 800287c:	e7ec      	b.n	8002858 <UART_SetConfig+0x160>
 800287e:	230c      	movs	r3, #12
 8002880:	e7ea      	b.n	8002858 <UART_SetConfig+0x160>
 8002882:	2310      	movs	r3, #16
 8002884:	e7e8      	b.n	8002858 <UART_SetConfig+0x160>
 8002886:	2320      	movs	r3, #32
 8002888:	e7e6      	b.n	8002858 <UART_SetConfig+0x160>
 800288a:	2340      	movs	r3, #64	; 0x40
 800288c:	e7e4      	b.n	8002858 <UART_SetConfig+0x160>
 800288e:	2380      	movs	r3, #128	; 0x80
 8002890:	e7e2      	b.n	8002858 <UART_SetConfig+0x160>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002892:	2b00      	cmp	r3, #0
 8002894:	d052      	beq.n	800293c <UART_SetConfig+0x244>
 8002896:	2b01      	cmp	r3, #1
 8002898:	d052      	beq.n	8002940 <UART_SetConfig+0x248>
 800289a:	2b02      	cmp	r3, #2
 800289c:	d052      	beq.n	8002944 <UART_SetConfig+0x24c>
 800289e:	2b03      	cmp	r3, #3
 80028a0:	d069      	beq.n	8002976 <UART_SetConfig+0x27e>
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d069      	beq.n	800297a <UART_SetConfig+0x282>
 80028a6:	2b05      	cmp	r3, #5
 80028a8:	d069      	beq.n	800297e <UART_SetConfig+0x286>
 80028aa:	2b06      	cmp	r3, #6
 80028ac:	d069      	beq.n	8002982 <UART_SetConfig+0x28a>
 80028ae:	2b07      	cmp	r3, #7
 80028b0:	d069      	beq.n	8002986 <UART_SetConfig+0x28e>
 80028b2:	2b08      	cmp	r3, #8
 80028b4:	d069      	beq.n	800298a <UART_SetConfig+0x292>
 80028b6:	2b09      	cmp	r3, #9
 80028b8:	d069      	beq.n	800298e <UART_SetConfig+0x296>
 80028ba:	2b0a      	cmp	r3, #10
 80028bc:	d069      	beq.n	8002992 <UART_SetConfig+0x29a>
 80028be:	4846      	ldr	r0, [pc, #280]	; (80029d8 <UART_SetConfig+0x2e0>)
 80028c0:	f24f 4224 	movw	r2, #62500	; 0xf424
 80028c4:	2b0b      	cmp	r3, #11
 80028c6:	bf08      	it	eq
 80028c8:	4610      	moveq	r0, r2
 80028ca:	2302      	movs	r3, #2
 80028cc:	e03b      	b.n	8002946 <UART_SetConfig+0x24e>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80028ce:	f7ff f9e9 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 80028d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028d4:	b1e3      	cbz	r3, 8002910 <UART_SetConfig+0x218>
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d01c      	beq.n	8002914 <UART_SetConfig+0x21c>
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d01c      	beq.n	8002918 <UART_SetConfig+0x220>
 80028de:	2b03      	cmp	r3, #3
 80028e0:	d01c      	beq.n	800291c <UART_SetConfig+0x224>
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	d01c      	beq.n	8002920 <UART_SetConfig+0x228>
 80028e6:	2b05      	cmp	r3, #5
 80028e8:	d01c      	beq.n	8002924 <UART_SetConfig+0x22c>
 80028ea:	2b06      	cmp	r3, #6
 80028ec:	d01c      	beq.n	8002928 <UART_SetConfig+0x230>
 80028ee:	2b07      	cmp	r3, #7
 80028f0:	d01c      	beq.n	800292c <UART_SetConfig+0x234>
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d01c      	beq.n	8002930 <UART_SetConfig+0x238>
 80028f6:	2b09      	cmp	r3, #9
 80028f8:	d01c      	beq.n	8002934 <UART_SetConfig+0x23c>
 80028fa:	2b0a      	cmp	r3, #10
 80028fc:	d01c      	beq.n	8002938 <UART_SetConfig+0x240>
 80028fe:	2b0b      	cmp	r3, #11
 8002900:	bf14      	ite	ne
 8002902:	2301      	movne	r3, #1
 8002904:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8002908:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 800290c:	2304      	movs	r3, #4
 800290e:	e7a6      	b.n	800285e <UART_SetConfig+0x166>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002910:	2301      	movs	r3, #1
 8002912:	e7f9      	b.n	8002908 <UART_SetConfig+0x210>
 8002914:	2302      	movs	r3, #2
 8002916:	e7f7      	b.n	8002908 <UART_SetConfig+0x210>
 8002918:	2304      	movs	r3, #4
 800291a:	e7f5      	b.n	8002908 <UART_SetConfig+0x210>
 800291c:	2306      	movs	r3, #6
 800291e:	e7f3      	b.n	8002908 <UART_SetConfig+0x210>
 8002920:	2308      	movs	r3, #8
 8002922:	e7f1      	b.n	8002908 <UART_SetConfig+0x210>
 8002924:	230a      	movs	r3, #10
 8002926:	e7ef      	b.n	8002908 <UART_SetConfig+0x210>
 8002928:	230c      	movs	r3, #12
 800292a:	e7ed      	b.n	8002908 <UART_SetConfig+0x210>
 800292c:	2310      	movs	r3, #16
 800292e:	e7eb      	b.n	8002908 <UART_SetConfig+0x210>
 8002930:	2320      	movs	r3, #32
 8002932:	e7e9      	b.n	8002908 <UART_SetConfig+0x210>
 8002934:	2340      	movs	r3, #64	; 0x40
 8002936:	e7e7      	b.n	8002908 <UART_SetConfig+0x210>
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	e7e5      	b.n	8002908 <UART_SetConfig+0x210>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800293c:	4826      	ldr	r0, [pc, #152]	; (80029d8 <UART_SetConfig+0x2e0>)
 800293e:	e7c4      	b.n	80028ca <UART_SetConfig+0x1d2>
 8002940:	4826      	ldr	r0, [pc, #152]	; (80029dc <UART_SetConfig+0x2e4>)
 8002942:	e7c2      	b.n	80028ca <UART_SetConfig+0x1d2>
 8002944:	4826      	ldr	r0, [pc, #152]	; (80029e0 <UART_SetConfig+0x2e8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002946:	6862      	ldr	r2, [r4, #4]
 8002948:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800294c:	4281      	cmp	r1, r0
 800294e:	f63f af2c 	bhi.w	80027aa <UART_SetConfig+0xb2>
 8002952:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002956:	f63f af28 	bhi.w	80027aa <UART_SetConfig+0xb2>
        switch (clocksource)
 800295a:	2b08      	cmp	r3, #8
 800295c:	f200 8125 	bhi.w	8002baa <UART_SetConfig+0x4b2>
 8002960:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002964:	01230059 	.word	0x01230059
 8002968:	01230095 	.word	0x01230095
 800296c:	012300d1 	.word	0x012300d1
 8002970:	01230123 	.word	0x01230123
 8002974:	00ea      	.short	0x00ea
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002976:	481b      	ldr	r0, [pc, #108]	; (80029e4 <UART_SetConfig+0x2ec>)
 8002978:	e7a7      	b.n	80028ca <UART_SetConfig+0x1d2>
 800297a:	481b      	ldr	r0, [pc, #108]	; (80029e8 <UART_SetConfig+0x2f0>)
 800297c:	e7a5      	b.n	80028ca <UART_SetConfig+0x1d2>
 800297e:	481b      	ldr	r0, [pc, #108]	; (80029ec <UART_SetConfig+0x2f4>)
 8002980:	e7a3      	b.n	80028ca <UART_SetConfig+0x1d2>
 8002982:	481b      	ldr	r0, [pc, #108]	; (80029f0 <UART_SetConfig+0x2f8>)
 8002984:	e7a1      	b.n	80028ca <UART_SetConfig+0x1d2>
 8002986:	481b      	ldr	r0, [pc, #108]	; (80029f4 <UART_SetConfig+0x2fc>)
 8002988:	e79f      	b.n	80028ca <UART_SetConfig+0x1d2>
 800298a:	481b      	ldr	r0, [pc, #108]	; (80029f8 <UART_SetConfig+0x300>)
 800298c:	e79d      	b.n	80028ca <UART_SetConfig+0x1d2>
 800298e:	481b      	ldr	r0, [pc, #108]	; (80029fc <UART_SetConfig+0x304>)
 8002990:	e79b      	b.n	80028ca <UART_SetConfig+0x1d2>
 8002992:	481b      	ldr	r0, [pc, #108]	; (8002a00 <UART_SetConfig+0x308>)
 8002994:	e799      	b.n	80028ca <UART_SetConfig+0x1d2>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002996:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800299a:	e73e      	b.n	800281a <UART_SetConfig+0x122>
 800299c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80029a0:	e73b      	b.n	800281a <UART_SetConfig+0x122>
 80029a2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029a6:	e738      	b.n	800281a <UART_SetConfig+0x122>
 80029a8:	f241 5055 	movw	r0, #5461	; 0x1555
 80029ac:	e735      	b.n	800281a <UART_SetConfig+0x122>
 80029ae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80029b2:	e732      	b.n	800281a <UART_SetConfig+0x122>
 80029b4:	f640 40cc 	movw	r0, #3276	; 0xccc
 80029b8:	e72f      	b.n	800281a <UART_SetConfig+0x122>
 80029ba:	f640 20aa 	movw	r0, #2730	; 0xaaa
 80029be:	e72c      	b.n	800281a <UART_SetConfig+0x122>
 80029c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80029c4:	e729      	b.n	800281a <UART_SetConfig+0x122>
 80029c6:	bf00      	nop
 80029c8:	cfff69f3 	.word	0xcfff69f3
 80029cc:	40008000 	.word	0x40008000
 80029d0:	40013800 	.word	0x40013800
 80029d4:	08006164 	.word	0x08006164
 80029d8:	00f42400 	.word	0x00f42400
 80029dc:	007a1200 	.word	0x007a1200
 80029e0:	003d0900 	.word	0x003d0900
 80029e4:	0028b0aa 	.word	0x0028b0aa
 80029e8:	001e8480 	.word	0x001e8480
 80029ec:	00186a00 	.word	0x00186a00
 80029f0:	00145855 	.word	0x00145855
 80029f4:	000f4240 	.word	0x000f4240
 80029f8:	0007a120 	.word	0x0007a120
 80029fc:	0003d090 	.word	0x0003d090
 8002a00:	0001e848 	.word	0x0001e848
 8002a04:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002a08:	e79d      	b.n	8002946 <UART_SetConfig+0x24e>
 8002a0a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002a0e:	e704      	b.n	800281a <UART_SetConfig+0x122>
 8002a10:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002a14:	e701      	b.n	800281a <UART_SetConfig+0x122>
            pclk = HAL_RCC_GetPCLK1Freq();
 8002a16:	f7ff f9a3 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f000 8089 	beq.w	8002b34 <UART_SetConfig+0x43c>
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d072      	beq.n	8002b0c <UART_SetConfig+0x414>
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d072      	beq.n	8002b10 <UART_SetConfig+0x418>
 8002a2a:	2b03      	cmp	r3, #3
 8002a2c:	d072      	beq.n	8002b14 <UART_SetConfig+0x41c>
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	d072      	beq.n	8002b18 <UART_SetConfig+0x420>
 8002a32:	2b05      	cmp	r3, #5
 8002a34:	d072      	beq.n	8002b1c <UART_SetConfig+0x424>
 8002a36:	2b06      	cmp	r3, #6
 8002a38:	d072      	beq.n	8002b20 <UART_SetConfig+0x428>
 8002a3a:	2b07      	cmp	r3, #7
 8002a3c:	d072      	beq.n	8002b24 <UART_SetConfig+0x42c>
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d072      	beq.n	8002b28 <UART_SetConfig+0x430>
 8002a42:	2b09      	cmp	r3, #9
 8002a44:	d072      	beq.n	8002b2c <UART_SetConfig+0x434>
 8002a46:	2b0a      	cmp	r3, #10
 8002a48:	d072      	beq.n	8002b30 <UART_SetConfig+0x438>
 8002a4a:	2b0b      	cmp	r3, #11
 8002a4c:	d172      	bne.n	8002b34 <UART_SetConfig+0x43c>
 8002a4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a52:	2300      	movs	r3, #0
 8002a54:	2100      	movs	r1, #0
 8002a56:	f7fd fbe3 	bl	8000220 <__aeabi_uldivmod>
 8002a5a:	6865      	ldr	r5, [r4, #4]
 8002a5c:	020f      	lsls	r7, r1, #8
 8002a5e:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8002a62:	0206      	lsls	r6, r0, #8
 8002a64:	0868      	lsrs	r0, r5, #1
 8002a66:	eb16 0b00 	adds.w	fp, r6, r0
 8002a6a:	f147 0c00 	adc.w	ip, r7, #0
 8002a6e:	462a      	mov	r2, r5
 8002a70:	2300      	movs	r3, #0
 8002a72:	4658      	mov	r0, fp
 8002a74:	4661      	mov	r1, ip
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a76:	f7fd fbd3 	bl	8000220 <__aeabi_uldivmod>
            break;
 8002a7a:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002a7c:	4b9a      	ldr	r3, [pc, #616]	; (8002ce8 <UART_SetConfig+0x5f0>)
 8002a7e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002a82:	4299      	cmp	r1, r3
 8002a84:	f63f ae91 	bhi.w	80027aa <UART_SetConfig+0xb2>
          huart->Instance->BRR = usartdiv;
 8002a88:	6823      	ldr	r3, [r4, #0]
 8002a8a:	60d8      	str	r0, [r3, #12]
 8002a8c:	e68e      	b.n	80027ac <UART_SetConfig+0xb4>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d036      	beq.n	8002b02 <UART_SetConfig+0x40a>
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d016      	beq.n	8002ac6 <UART_SetConfig+0x3ce>
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d016      	beq.n	8002aca <UART_SetConfig+0x3d2>
 8002a9c:	2b03      	cmp	r3, #3
 8002a9e:	d016      	beq.n	8002ace <UART_SetConfig+0x3d6>
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d01e      	beq.n	8002ae2 <UART_SetConfig+0x3ea>
 8002aa4:	2b05      	cmp	r3, #5
 8002aa6:	d01e      	beq.n	8002ae6 <UART_SetConfig+0x3ee>
 8002aa8:	2b06      	cmp	r3, #6
 8002aaa:	d01e      	beq.n	8002aea <UART_SetConfig+0x3f2>
 8002aac:	2b07      	cmp	r3, #7
 8002aae:	d020      	beq.n	8002af2 <UART_SetConfig+0x3fa>
 8002ab0:	2b08      	cmp	r3, #8
 8002ab2:	d020      	beq.n	8002af6 <UART_SetConfig+0x3fe>
 8002ab4:	2b09      	cmp	r3, #9
 8002ab6:	d020      	beq.n	8002afa <UART_SetConfig+0x402>
 8002ab8:	2b0a      	cmp	r3, #10
 8002aba:	d020      	beq.n	8002afe <UART_SetConfig+0x406>
 8002abc:	2b0b      	cmp	r3, #11
 8002abe:	d120      	bne.n	8002b02 <UART_SetConfig+0x40a>
 8002ac0:	488a      	ldr	r0, [pc, #552]	; (8002cec <UART_SetConfig+0x5f4>)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	e006      	b.n	8002ad4 <UART_SetConfig+0x3dc>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ac6:	488a      	ldr	r0, [pc, #552]	; (8002cf0 <UART_SetConfig+0x5f8>)
 8002ac8:	e7fb      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002aca:	488a      	ldr	r0, [pc, #552]	; (8002cf4 <UART_SetConfig+0x5fc>)
 8002acc:	e7f9      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002ace:	a182      	add	r1, pc, #520	; (adr r1, 8002cd8 <UART_SetConfig+0x5e0>)
 8002ad0:	e9d1 0100 	ldrd	r0, r1, [r1]
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ad4:	0855      	lsrs	r5, r2, #1
 8002ad6:	1940      	adds	r0, r0, r5
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	f141 0100 	adc.w	r1, r1, #0
 8002ae0:	e7c9      	b.n	8002a76 <UART_SetConfig+0x37e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ae2:	4885      	ldr	r0, [pc, #532]	; (8002cf8 <UART_SetConfig+0x600>)
 8002ae4:	e7ed      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002ae6:	4885      	ldr	r0, [pc, #532]	; (8002cfc <UART_SetConfig+0x604>)
 8002ae8:	e7eb      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002aea:	a17d      	add	r1, pc, #500	; (adr r1, 8002ce0 <UART_SetConfig+0x5e8>)
 8002aec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002af0:	e7f0      	b.n	8002ad4 <UART_SetConfig+0x3dc>
 8002af2:	4883      	ldr	r0, [pc, #524]	; (8002d00 <UART_SetConfig+0x608>)
 8002af4:	e7e5      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002af6:	4883      	ldr	r0, [pc, #524]	; (8002d04 <UART_SetConfig+0x60c>)
 8002af8:	e7e3      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002afa:	4883      	ldr	r0, [pc, #524]	; (8002d08 <UART_SetConfig+0x610>)
 8002afc:	e7e1      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002afe:	4883      	ldr	r0, [pc, #524]	; (8002d0c <UART_SetConfig+0x614>)
 8002b00:	e7df      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b02:	4883      	ldr	r0, [pc, #524]	; (8002d10 <UART_SetConfig+0x618>)
 8002b04:	e7dd      	b.n	8002ac2 <UART_SetConfig+0x3ca>
            pclk = HAL_RCC_GetSysClockFreq();
 8002b06:	f7ff f8cd 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 8002b0a:	e786      	b.n	8002a1a <UART_SetConfig+0x322>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	e7a0      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b10:	2204      	movs	r2, #4
 8002b12:	e79e      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b14:	2206      	movs	r2, #6
 8002b16:	e79c      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b18:	2208      	movs	r2, #8
 8002b1a:	e79a      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b1c:	220a      	movs	r2, #10
 8002b1e:	e798      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b20:	220c      	movs	r2, #12
 8002b22:	e796      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b24:	2210      	movs	r2, #16
 8002b26:	e794      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b28:	2220      	movs	r2, #32
 8002b2a:	e792      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b2c:	2240      	movs	r2, #64	; 0x40
 8002b2e:	e790      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b30:	2280      	movs	r2, #128	; 0x80
 8002b32:	e78e      	b.n	8002a52 <UART_SetConfig+0x35a>
 8002b34:	2201      	movs	r2, #1
 8002b36:	e78c      	b.n	8002a52 <UART_SetConfig+0x35a>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b3a:	b39b      	cbz	r3, 8002ba4 <UART_SetConfig+0x4ac>
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d016      	beq.n	8002b6e <UART_SetConfig+0x476>
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d017      	beq.n	8002b74 <UART_SetConfig+0x47c>
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d018      	beq.n	8002b7a <UART_SetConfig+0x482>
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d018      	beq.n	8002b7e <UART_SetConfig+0x486>
 8002b4c:	2b05      	cmp	r3, #5
 8002b4e:	d019      	beq.n	8002b84 <UART_SetConfig+0x48c>
 8002b50:	2b06      	cmp	r3, #6
 8002b52:	d019      	beq.n	8002b88 <UART_SetConfig+0x490>
 8002b54:	2b07      	cmp	r3, #7
 8002b56:	d019      	beq.n	8002b8c <UART_SetConfig+0x494>
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d01a      	beq.n	8002b92 <UART_SetConfig+0x49a>
 8002b5c:	2b09      	cmp	r3, #9
 8002b5e:	d01b      	beq.n	8002b98 <UART_SetConfig+0x4a0>
 8002b60:	2b0a      	cmp	r3, #10
 8002b62:	d01c      	beq.n	8002b9e <UART_SetConfig+0x4a6>
 8002b64:	2b0b      	cmp	r3, #11
 8002b66:	d11d      	bne.n	8002ba4 <UART_SetConfig+0x4ac>
 8002b68:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002b6c:	e7a9      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b6e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002b72:	e7a6      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b74:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002b78:	e7a3      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b7a:	4866      	ldr	r0, [pc, #408]	; (8002d14 <UART_SetConfig+0x61c>)
 8002b7c:	e7a1      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b7e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002b82:	e79e      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b84:	4864      	ldr	r0, [pc, #400]	; (8002d18 <UART_SetConfig+0x620>)
 8002b86:	e79c      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b88:	4864      	ldr	r0, [pc, #400]	; (8002d1c <UART_SetConfig+0x624>)
 8002b8a:	e79a      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b8c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002b90:	e797      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b92:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002b96:	e794      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b98:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002b9c:	e791      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002b9e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002ba2:	e78e      	b.n	8002ac2 <UART_SetConfig+0x3ca>
 8002ba4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002ba8:	e78b      	b.n	8002ac2 <UART_SetConfig+0x3ca>
            ret = HAL_ERROR;
 8002baa:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002bac:	2000      	movs	r0, #0
 8002bae:	e765      	b.n	8002a7c <UART_SetConfig+0x384>
    switch (clocksource)
 8002bb0:	2a07      	cmp	r2, #7
 8002bb2:	f200 8106 	bhi.w	8002dc2 <UART_SetConfig+0x6ca>
 8002bb6:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002bba:	0008      	.short	0x0008
 8002bbc:	0104003f 	.word	0x0104003f
 8002bc0:	01040076 	.word	0x01040076
 8002bc4:	01040104 	.word	0x01040104
 8002bc8:	00c7      	.short	0x00c7
        pclk = HAL_RCC_GetPCLK2Freq();
 8002bca:	f7ff f8db 	bl	8001d84 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002bce:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002bd0:	2900      	cmp	r1, #0
 8002bd2:	d06b      	beq.n	8002cac <UART_SetConfig+0x5b4>
 8002bd4:	2901      	cmp	r1, #1
 8002bd6:	d06b      	beq.n	8002cb0 <UART_SetConfig+0x5b8>
 8002bd8:	2902      	cmp	r1, #2
 8002bda:	d06b      	beq.n	8002cb4 <UART_SetConfig+0x5bc>
 8002bdc:	2903      	cmp	r1, #3
 8002bde:	d06b      	beq.n	8002cb8 <UART_SetConfig+0x5c0>
 8002be0:	2904      	cmp	r1, #4
 8002be2:	d06b      	beq.n	8002cbc <UART_SetConfig+0x5c4>
 8002be4:	2905      	cmp	r1, #5
 8002be6:	d06b      	beq.n	8002cc0 <UART_SetConfig+0x5c8>
 8002be8:	2906      	cmp	r1, #6
 8002bea:	d06b      	beq.n	8002cc4 <UART_SetConfig+0x5cc>
 8002bec:	2907      	cmp	r1, #7
 8002bee:	d06b      	beq.n	8002cc8 <UART_SetConfig+0x5d0>
 8002bf0:	2908      	cmp	r1, #8
 8002bf2:	d06b      	beq.n	8002ccc <UART_SetConfig+0x5d4>
 8002bf4:	2909      	cmp	r1, #9
 8002bf6:	d06b      	beq.n	8002cd0 <UART_SetConfig+0x5d8>
 8002bf8:	290a      	cmp	r1, #10
 8002bfa:	d06b      	beq.n	8002cd4 <UART_SetConfig+0x5dc>
 8002bfc:	290b      	cmp	r1, #11
 8002bfe:	bf14      	ite	ne
 8002c00:	2201      	movne	r2, #1
 8002c02:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8002c06:	6861      	ldr	r1, [r4, #4]
 8002c08:	fbb0 f2f2 	udiv	r2, r0, r2
 8002c0c:	084b      	lsrs	r3, r1, #1
 8002c0e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8002c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c16:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c18:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c1a:	f1a3 0010 	sub.w	r0, r3, #16
 8002c1e:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002c22:	4288      	cmp	r0, r1
 8002c24:	f63f adc1 	bhi.w	80027aa <UART_SetConfig+0xb2>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c28:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002c2c:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c2e:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002c32:	430b      	orrs	r3, r1
 8002c34:	60c3      	str	r3, [r0, #12]
 8002c36:	e5b9      	b.n	80027ac <UART_SetConfig+0xb4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c38:	b1fb      	cbz	r3, 8002c7a <UART_SetConfig+0x582>
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d01f      	beq.n	8002c7e <UART_SetConfig+0x586>
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d01f      	beq.n	8002c82 <UART_SetConfig+0x58a>
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	d01f      	beq.n	8002c86 <UART_SetConfig+0x58e>
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d01f      	beq.n	8002c8a <UART_SetConfig+0x592>
 8002c4a:	2b05      	cmp	r3, #5
 8002c4c:	d01f      	beq.n	8002c8e <UART_SetConfig+0x596>
 8002c4e:	2b06      	cmp	r3, #6
 8002c50:	d01f      	beq.n	8002c92 <UART_SetConfig+0x59a>
 8002c52:	2b07      	cmp	r3, #7
 8002c54:	d01f      	beq.n	8002c96 <UART_SetConfig+0x59e>
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d01f      	beq.n	8002c9a <UART_SetConfig+0x5a2>
 8002c5a:	2b09      	cmp	r3, #9
 8002c5c:	d01f      	beq.n	8002c9e <UART_SetConfig+0x5a6>
 8002c5e:	2b0a      	cmp	r3, #10
 8002c60:	d01f      	beq.n	8002ca2 <UART_SetConfig+0x5aa>
 8002c62:	492f      	ldr	r1, [pc, #188]	; (8002d20 <UART_SetConfig+0x628>)
 8002c64:	4a29      	ldr	r2, [pc, #164]	; (8002d0c <UART_SetConfig+0x614>)
 8002c66:	2b0b      	cmp	r3, #11
 8002c68:	bf14      	ite	ne
 8002c6a:	4613      	movne	r3, r2
 8002c6c:	460b      	moveq	r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c6e:	6862      	ldr	r2, [r4, #4]
 8002c70:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002c74:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c78:	e7cd      	b.n	8002c16 <UART_SetConfig+0x51e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c7a:	4b24      	ldr	r3, [pc, #144]	; (8002d0c <UART_SetConfig+0x614>)
 8002c7c:	e7f7      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	; (8002cec <UART_SetConfig+0x5f4>)
 8002c80:	e7f5      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c82:	4b28      	ldr	r3, [pc, #160]	; (8002d24 <UART_SetConfig+0x62c>)
 8002c84:	e7f3      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c86:	4b28      	ldr	r3, [pc, #160]	; (8002d28 <UART_SetConfig+0x630>)
 8002c88:	e7f1      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c8a:	4b28      	ldr	r3, [pc, #160]	; (8002d2c <UART_SetConfig+0x634>)
 8002c8c:	e7ef      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c8e:	4b28      	ldr	r3, [pc, #160]	; (8002d30 <UART_SetConfig+0x638>)
 8002c90:	e7ed      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c92:	4b28      	ldr	r3, [pc, #160]	; (8002d34 <UART_SetConfig+0x63c>)
 8002c94:	e7eb      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c96:	4b28      	ldr	r3, [pc, #160]	; (8002d38 <UART_SetConfig+0x640>)
 8002c98:	e7e9      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c9a:	4b28      	ldr	r3, [pc, #160]	; (8002d3c <UART_SetConfig+0x644>)
 8002c9c:	e7e7      	b.n	8002c6e <UART_SetConfig+0x576>
 8002c9e:	4b28      	ldr	r3, [pc, #160]	; (8002d40 <UART_SetConfig+0x648>)
 8002ca0:	e7e5      	b.n	8002c6e <UART_SetConfig+0x576>
 8002ca2:	4b28      	ldr	r3, [pc, #160]	; (8002d44 <UART_SetConfig+0x64c>)
 8002ca4:	e7e3      	b.n	8002c6e <UART_SetConfig+0x576>
        pclk = HAL_RCC_GetSysClockFreq();
 8002ca6:	f7fe fffd 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 8002caa:	e790      	b.n	8002bce <UART_SetConfig+0x4d6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002cac:	2201      	movs	r2, #1
 8002cae:	e7aa      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	e7a8      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cb4:	2204      	movs	r2, #4
 8002cb6:	e7a6      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cb8:	2206      	movs	r2, #6
 8002cba:	e7a4      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cbc:	2208      	movs	r2, #8
 8002cbe:	e7a2      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cc0:	220a      	movs	r2, #10
 8002cc2:	e7a0      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cc4:	220c      	movs	r2, #12
 8002cc6:	e79e      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cc8:	2210      	movs	r2, #16
 8002cca:	e79c      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002ccc:	2220      	movs	r2, #32
 8002cce:	e79a      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cd0:	2240      	movs	r2, #64	; 0x40
 8002cd2:	e798      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cd4:	2280      	movs	r2, #128	; 0x80
 8002cd6:	e796      	b.n	8002c06 <UART_SetConfig+0x50e>
 8002cd8:	28b0aa00 	.word	0x28b0aa00
 8002cdc:	00000000 	.word	0x00000000
 8002ce0:	14585500 	.word	0x14585500
 8002ce4:	00000000 	.word	0x00000000
 8002ce8:	000ffcff 	.word	0x000ffcff
 8002cec:	00f42400 	.word	0x00f42400
 8002cf0:	7a120000 	.word	0x7a120000
 8002cf4:	3d090000 	.word	0x3d090000
 8002cf8:	1e848000 	.word	0x1e848000
 8002cfc:	186a0000 	.word	0x186a0000
 8002d00:	0f424000 	.word	0x0f424000
 8002d04:	07a12000 	.word	0x07a12000
 8002d08:	03d09000 	.word	0x03d09000
 8002d0c:	01e84800 	.word	0x01e84800
 8002d10:	f4240000 	.word	0xf4240000
 8002d14:	00155500 	.word	0x00155500
 8002d18:	000ccc00 	.word	0x000ccc00
 8002d1c:	000aaa00 	.word	0x000aaa00
 8002d20:	0001e848 	.word	0x0001e848
 8002d24:	007a1200 	.word	0x007a1200
 8002d28:	00516154 	.word	0x00516154
 8002d2c:	003d0900 	.word	0x003d0900
 8002d30:	0030d400 	.word	0x0030d400
 8002d34:	0028b0aa 	.word	0x0028b0aa
 8002d38:	001e8480 	.word	0x001e8480
 8002d3c:	000f4240 	.word	0x000f4240
 8002d40:	0007a120 	.word	0x0007a120
 8002d44:	0003d090 	.word	0x0003d090
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d48:	b1d3      	cbz	r3, 8002d80 <UART_SetConfig+0x688>
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d01b      	beq.n	8002d86 <UART_SetConfig+0x68e>
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d01c      	beq.n	8002d8c <UART_SetConfig+0x694>
 8002d52:	2b03      	cmp	r3, #3
 8002d54:	d01d      	beq.n	8002d92 <UART_SetConfig+0x69a>
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	d01e      	beq.n	8002d98 <UART_SetConfig+0x6a0>
 8002d5a:	2b05      	cmp	r3, #5
 8002d5c:	d01f      	beq.n	8002d9e <UART_SetConfig+0x6a6>
 8002d5e:	2b06      	cmp	r3, #6
 8002d60:	d020      	beq.n	8002da4 <UART_SetConfig+0x6ac>
 8002d62:	2b07      	cmp	r3, #7
 8002d64:	d021      	beq.n	8002daa <UART_SetConfig+0x6b2>
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d022      	beq.n	8002db0 <UART_SetConfig+0x6b8>
 8002d6a:	2b09      	cmp	r3, #9
 8002d6c:	d023      	beq.n	8002db6 <UART_SetConfig+0x6be>
 8002d6e:	2b0a      	cmp	r3, #10
 8002d70:	d024      	beq.n	8002dbc <UART_SetConfig+0x6c4>
 8002d72:	2b0b      	cmp	r3, #11
 8002d74:	bf14      	ite	ne
 8002d76:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8002d7a:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8002d7e:	e776      	b.n	8002c6e <UART_SetConfig+0x576>
 8002d80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d84:	e773      	b.n	8002c6e <UART_SetConfig+0x576>
 8002d86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d8a:	e770      	b.n	8002c6e <UART_SetConfig+0x576>
 8002d8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d90:	e76d      	b.n	8002c6e <UART_SetConfig+0x576>
 8002d92:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8002d96:	e76a      	b.n	8002c6e <UART_SetConfig+0x576>
 8002d98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d9c:	e767      	b.n	8002c6e <UART_SetConfig+0x576>
 8002d9e:	f641 1398 	movw	r3, #6552	; 0x1998
 8002da2:	e764      	b.n	8002c6e <UART_SetConfig+0x576>
 8002da4:	f241 5354 	movw	r3, #5460	; 0x1554
 8002da8:	e761      	b.n	8002c6e <UART_SetConfig+0x576>
 8002daa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dae:	e75e      	b.n	8002c6e <UART_SetConfig+0x576>
 8002db0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002db4:	e75b      	b.n	8002c6e <UART_SetConfig+0x576>
 8002db6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dba:	e758      	b.n	8002c6e <UART_SetConfig+0x576>
 8002dbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dc0:	e755      	b.n	8002c6e <UART_SetConfig+0x576>
        ret = HAL_ERROR;
 8002dc2:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	e728      	b.n	8002c1a <UART_SetConfig+0x522>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dc8:	f7fe ffdc 	bl	8001d84 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002dcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d062      	beq.n	8002e98 <UART_SetConfig+0x7a0>
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d062      	beq.n	8002e9c <UART_SetConfig+0x7a4>
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d062      	beq.n	8002ea0 <UART_SetConfig+0x7a8>
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d062      	beq.n	8002ea4 <UART_SetConfig+0x7ac>
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d062      	beq.n	8002ea8 <UART_SetConfig+0x7b0>
 8002de2:	2b05      	cmp	r3, #5
 8002de4:	d062      	beq.n	8002eac <UART_SetConfig+0x7b4>
 8002de6:	2b06      	cmp	r3, #6
 8002de8:	d062      	beq.n	8002eb0 <UART_SetConfig+0x7b8>
 8002dea:	2b07      	cmp	r3, #7
 8002dec:	d062      	beq.n	8002eb4 <UART_SetConfig+0x7bc>
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d062      	beq.n	8002eb8 <UART_SetConfig+0x7c0>
 8002df2:	2b09      	cmp	r3, #9
 8002df4:	d062      	beq.n	8002ebc <UART_SetConfig+0x7c4>
 8002df6:	2b0a      	cmp	r3, #10
 8002df8:	d062      	beq.n	8002ec0 <UART_SetConfig+0x7c8>
 8002dfa:	2b0b      	cmp	r3, #11
 8002dfc:	bf14      	ite	ne
 8002dfe:	2301      	movne	r3, #1
 8002e00:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8002e04:	6862      	ldr	r2, [r4, #4]
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	e01c      	b.n	8002e46 <UART_SetConfig+0x74e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e0c:	b35b      	cbz	r3, 8002e66 <UART_SetConfig+0x76e>
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d02b      	beq.n	8002e6a <UART_SetConfig+0x772>
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d02b      	beq.n	8002e6e <UART_SetConfig+0x776>
 8002e16:	2b03      	cmp	r3, #3
 8002e18:	d02b      	beq.n	8002e72 <UART_SetConfig+0x77a>
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d02b      	beq.n	8002e76 <UART_SetConfig+0x77e>
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	d02b      	beq.n	8002e7a <UART_SetConfig+0x782>
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d02b      	beq.n	8002e7e <UART_SetConfig+0x786>
 8002e26:	2b07      	cmp	r3, #7
 8002e28:	d02b      	beq.n	8002e82 <UART_SetConfig+0x78a>
 8002e2a:	2b08      	cmp	r3, #8
 8002e2c:	d02b      	beq.n	8002e86 <UART_SetConfig+0x78e>
 8002e2e:	2b09      	cmp	r3, #9
 8002e30:	d02b      	beq.n	8002e8a <UART_SetConfig+0x792>
 8002e32:	2b0a      	cmp	r3, #10
 8002e34:	d02b      	beq.n	8002e8e <UART_SetConfig+0x796>
 8002e36:	4a45      	ldr	r2, [pc, #276]	; (8002f4c <UART_SetConfig+0x854>)
 8002e38:	f24f 4124 	movw	r1, #62500	; 0xf424
 8002e3c:	2b0b      	cmp	r3, #11
 8002e3e:	bf14      	ite	ne
 8002e40:	4613      	movne	r3, r2
 8002e42:	460b      	moveq	r3, r1
 8002e44:	6862      	ldr	r2, [r4, #4]
 8002e46:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002e4a:	fbb3 f3f2 	udiv	r3, r3, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e4e:	2200      	movs	r2, #0
 8002e50:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e52:	f1a3 0010 	sub.w	r0, r3, #16
 8002e56:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002e5a:	4288      	cmp	r0, r1
 8002e5c:	f63f aca5 	bhi.w	80027aa <UART_SetConfig+0xb2>
      huart->Instance->BRR = usartdiv;
 8002e60:	6821      	ldr	r1, [r4, #0]
 8002e62:	60cb      	str	r3, [r1, #12]
 8002e64:	e4a2      	b.n	80027ac <UART_SetConfig+0xb4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e66:	4b39      	ldr	r3, [pc, #228]	; (8002f4c <UART_SetConfig+0x854>)
 8002e68:	e7ec      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e6a:	4b39      	ldr	r3, [pc, #228]	; (8002f50 <UART_SetConfig+0x858>)
 8002e6c:	e7ea      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e6e:	4b39      	ldr	r3, [pc, #228]	; (8002f54 <UART_SetConfig+0x85c>)
 8002e70:	e7e8      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e72:	4b39      	ldr	r3, [pc, #228]	; (8002f58 <UART_SetConfig+0x860>)
 8002e74:	e7e6      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e76:	4b39      	ldr	r3, [pc, #228]	; (8002f5c <UART_SetConfig+0x864>)
 8002e78:	e7e4      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e7a:	4b39      	ldr	r3, [pc, #228]	; (8002f60 <UART_SetConfig+0x868>)
 8002e7c:	e7e2      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e7e:	4b39      	ldr	r3, [pc, #228]	; (8002f64 <UART_SetConfig+0x86c>)
 8002e80:	e7e0      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e82:	4b39      	ldr	r3, [pc, #228]	; (8002f68 <UART_SetConfig+0x870>)
 8002e84:	e7de      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e86:	4b39      	ldr	r3, [pc, #228]	; (8002f6c <UART_SetConfig+0x874>)
 8002e88:	e7dc      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e8a:	4b39      	ldr	r3, [pc, #228]	; (8002f70 <UART_SetConfig+0x878>)
 8002e8c:	e7da      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002e8e:	4b39      	ldr	r3, [pc, #228]	; (8002f74 <UART_SetConfig+0x87c>)
 8002e90:	e7d8      	b.n	8002e44 <UART_SetConfig+0x74c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002e92:	f7fe ff07 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 8002e96:	e799      	b.n	8002dcc <UART_SetConfig+0x6d4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e7b3      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e7b1      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	e7af      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002ea4:	2306      	movs	r3, #6
 8002ea6:	e7ad      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002ea8:	2308      	movs	r3, #8
 8002eaa:	e7ab      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002eac:	230a      	movs	r3, #10
 8002eae:	e7a9      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002eb0:	230c      	movs	r3, #12
 8002eb2:	e7a7      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002eb4:	2310      	movs	r3, #16
 8002eb6:	e7a5      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002eb8:	2320      	movs	r3, #32
 8002eba:	e7a3      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002ebc:	2340      	movs	r3, #64	; 0x40
 8002ebe:	e7a1      	b.n	8002e04 <UART_SetConfig+0x70c>
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	e79f      	b.n	8002e04 <UART_SetConfig+0x70c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ec4:	b1cb      	cbz	r3, 8002efa <UART_SetConfig+0x802>
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d01a      	beq.n	8002f00 <UART_SetConfig+0x808>
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d01b      	beq.n	8002f06 <UART_SetConfig+0x80e>
 8002ece:	2b03      	cmp	r3, #3
 8002ed0:	d01c      	beq.n	8002f0c <UART_SetConfig+0x814>
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d01d      	beq.n	8002f12 <UART_SetConfig+0x81a>
 8002ed6:	2b05      	cmp	r3, #5
 8002ed8:	d01e      	beq.n	8002f18 <UART_SetConfig+0x820>
 8002eda:	2b06      	cmp	r3, #6
 8002edc:	d01f      	beq.n	8002f1e <UART_SetConfig+0x826>
 8002ede:	2b07      	cmp	r3, #7
 8002ee0:	d020      	beq.n	8002f24 <UART_SetConfig+0x82c>
 8002ee2:	2b08      	cmp	r3, #8
 8002ee4:	d021      	beq.n	8002f2a <UART_SetConfig+0x832>
 8002ee6:	2b09      	cmp	r3, #9
 8002ee8:	d022      	beq.n	8002f30 <UART_SetConfig+0x838>
 8002eea:	2b0a      	cmp	r3, #10
 8002eec:	d023      	beq.n	8002f36 <UART_SetConfig+0x83e>
 8002eee:	2b0b      	cmp	r3, #11
 8002ef0:	bf14      	ite	ne
 8002ef2:	f44f 4300 	movne.w	r3, #32768	; 0x8000
 8002ef6:	2380      	moveq	r3, #128	; 0x80
 8002ef8:	e7a4      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002efe:	e7a1      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f04:	e79e      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f0a:	e79b      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f0c:	f241 5355 	movw	r3, #5461	; 0x1555
 8002f10:	e798      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f16:	e795      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f18:	f640 43cc 	movw	r3, #3276	; 0xccc
 8002f1c:	e792      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f1e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8002f22:	e78f      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f28:	e78c      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f2e:	e789      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f34:	e786      	b.n	8002e44 <UART_SetConfig+0x74c>
 8002f36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f3a:	e783      	b.n	8002e44 <UART_SetConfig+0x74c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f3c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002f40:	f43f af3f 	beq.w	8002dc2 <UART_SetConfig+0x6ca>
        ret = HAL_ERROR;
 8002f44:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002f46:	2300      	movs	r3, #0
 8002f48:	e783      	b.n	8002e52 <UART_SetConfig+0x75a>
 8002f4a:	bf00      	nop
 8002f4c:	00f42400 	.word	0x00f42400
 8002f50:	007a1200 	.word	0x007a1200
 8002f54:	003d0900 	.word	0x003d0900
 8002f58:	0028b0aa 	.word	0x0028b0aa
 8002f5c:	001e8480 	.word	0x001e8480
 8002f60:	00186a00 	.word	0x00186a00
 8002f64:	00145855 	.word	0x00145855
 8002f68:	000f4240 	.word	0x000f4240
 8002f6c:	0007a120 	.word	0x0007a120
 8002f70:	0003d090 	.word	0x0003d090
 8002f74:	0001e848 	.word	0x0001e848

08002f78 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f78:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002f7a:	07da      	lsls	r2, r3, #31
{
 8002f7c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f7e:	d506      	bpl.n	8002f8e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f80:	6801      	ldr	r1, [r0, #0]
 8002f82:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002f84:	684a      	ldr	r2, [r1, #4]
 8002f86:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002f8a:	4322      	orrs	r2, r4
 8002f8c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f8e:	079c      	lsls	r4, r3, #30
 8002f90:	d506      	bpl.n	8002fa0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f92:	6801      	ldr	r1, [r0, #0]
 8002f94:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002f96:	684a      	ldr	r2, [r1, #4]
 8002f98:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002f9c:	4322      	orrs	r2, r4
 8002f9e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fa0:	0759      	lsls	r1, r3, #29
 8002fa2:	d506      	bpl.n	8002fb2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fa4:	6801      	ldr	r1, [r0, #0]
 8002fa6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002fa8:	684a      	ldr	r2, [r1, #4]
 8002faa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fae:	4322      	orrs	r2, r4
 8002fb0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fb2:	071a      	lsls	r2, r3, #28
 8002fb4:	d506      	bpl.n	8002fc4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fb6:	6801      	ldr	r1, [r0, #0]
 8002fb8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002fba:	684a      	ldr	r2, [r1, #4]
 8002fbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fc0:	4322      	orrs	r2, r4
 8002fc2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002fc4:	06dc      	lsls	r4, r3, #27
 8002fc6:	d506      	bpl.n	8002fd6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002fc8:	6801      	ldr	r1, [r0, #0]
 8002fca:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002fcc:	688a      	ldr	r2, [r1, #8]
 8002fce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002fd2:	4322      	orrs	r2, r4
 8002fd4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002fd6:	0699      	lsls	r1, r3, #26
 8002fd8:	d506      	bpl.n	8002fe8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002fda:	6801      	ldr	r1, [r0, #0]
 8002fdc:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002fde:	688a      	ldr	r2, [r1, #8]
 8002fe0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fe4:	4322      	orrs	r2, r4
 8002fe6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fe8:	065a      	lsls	r2, r3, #25
 8002fea:	d50f      	bpl.n	800300c <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fec:	6801      	ldr	r1, [r0, #0]
 8002fee:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002ff0:	684a      	ldr	r2, [r1, #4]
 8002ff2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002ff6:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ff8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ffc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ffe:	d105      	bne.n	800300c <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003000:	684a      	ldr	r2, [r1, #4]
 8003002:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003004:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003008:	4322      	orrs	r2, r4
 800300a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800300c:	061b      	lsls	r3, r3, #24
 800300e:	d506      	bpl.n	800301e <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003010:	6802      	ldr	r2, [r0, #0]
 8003012:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003014:	6853      	ldr	r3, [r2, #4]
 8003016:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800301a:	430b      	orrs	r3, r1
 800301c:	6053      	str	r3, [r2, #4]
 800301e:	bd10      	pop	{r4, pc}

08003020 <UART_WaitOnFlagUntilTimeout>:
{
 8003020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003024:	9d06      	ldr	r5, [sp, #24]
 8003026:	4604      	mov	r4, r0
 8003028:	460f      	mov	r7, r1
 800302a:	4616      	mov	r6, r2
 800302c:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800302e:	6821      	ldr	r1, [r4, #0]
 8003030:	69ca      	ldr	r2, [r1, #28]
 8003032:	ea37 0302 	bics.w	r3, r7, r2
 8003036:	bf0c      	ite	eq
 8003038:	2201      	moveq	r2, #1
 800303a:	2200      	movne	r2, #0
 800303c:	42b2      	cmp	r2, r6
 800303e:	d002      	beq.n	8003046 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8003040:	2000      	movs	r0, #0
}
 8003042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003046:	1c68      	adds	r0, r5, #1
 8003048:	d0f2      	beq.n	8003030 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800304a:	f7fd fab9 	bl	80005c0 <HAL_GetTick>
 800304e:	eba0 0008 	sub.w	r0, r0, r8
 8003052:	4285      	cmp	r5, r0
 8003054:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8003056:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003058:	d300      	bcc.n	800305c <UART_WaitOnFlagUntilTimeout+0x3c>
 800305a:	b98d      	cbnz	r5, 8003080 <UART_WaitOnFlagUntilTimeout+0x60>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800305c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003060:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003062:	6883      	ldr	r3, [r0, #8]
 8003064:	f023 0301 	bic.w	r3, r3, #1
 8003068:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 800306a:	2320      	movs	r3, #32
 800306c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8003070:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8003074:	2300      	movs	r3, #0
 8003076:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 800307a:	2003      	movs	r0, #3
 800307c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003080:	075a      	lsls	r2, r3, #29
 8003082:	d5d4      	bpl.n	800302e <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003084:	69c3      	ldr	r3, [r0, #28]
 8003086:	051b      	lsls	r3, r3, #20
 8003088:	d5d1      	bpl.n	800302e <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800308a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800308e:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8003090:	6803      	ldr	r3, [r0, #0]
 8003092:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003096:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003098:	6883      	ldr	r3, [r0, #8]
 800309a:	f023 0301 	bic.w	r3, r3, #1
 800309e:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 80030a0:	2320      	movs	r3, #32
 80030a2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80030a6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030aa:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80030ae:	e7e1      	b.n	8003074 <UART_WaitOnFlagUntilTimeout+0x54>

080030b0 <HAL_UART_Transmit>:
{
 80030b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80030b4:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80030b6:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80030ba:	2b20      	cmp	r3, #32
{
 80030bc:	4604      	mov	r4, r0
 80030be:	460e      	mov	r6, r1
 80030c0:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80030c2:	d14f      	bne.n	8003164 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 80030c4:	2900      	cmp	r1, #0
 80030c6:	d04b      	beq.n	8003160 <HAL_UART_Transmit+0xb0>
 80030c8:	2a00      	cmp	r2, #0
 80030ca:	d049      	beq.n	8003160 <HAL_UART_Transmit+0xb0>
    __HAL_LOCK(huart);
 80030cc:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d047      	beq.n	8003164 <HAL_UART_Transmit+0xb4>
 80030d4:	2301      	movs	r3, #1
 80030d6:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030da:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030dc:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030de:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030e2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    tickstart = HAL_GetTick();
 80030e6:	f7fd fa6b 	bl	80005c0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030ea:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 80030ec:	f8a4 9054 	strh.w	r9, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80030f4:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 80030f6:	f8a4 9056 	strh.w	r9, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030fa:	d103      	bne.n	8003104 <HAL_UART_Transmit+0x54>
 80030fc:	6923      	ldr	r3, [r4, #16]
 80030fe:	b90b      	cbnz	r3, 8003104 <HAL_UART_Transmit+0x54>
 8003100:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003102:	461e      	mov	r6, r3
    __HAL_UNLOCK(huart);
 8003104:	2300      	movs	r3, #0
 8003106:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
    while (huart->TxXferCount > 0U)
 800310a:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800310e:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8003112:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003114:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 8003116:	b942      	cbnz	r2, 800312a <HAL_UART_Transmit+0x7a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003118:	2140      	movs	r1, #64	; 0x40
 800311a:	4620      	mov	r0, r4
 800311c:	f7ff ff80 	bl	8003020 <UART_WaitOnFlagUntilTimeout>
 8003120:	b948      	cbnz	r0, 8003136 <HAL_UART_Transmit+0x86>
    huart->gState = HAL_UART_STATE_READY;
 8003122:	2320      	movs	r3, #32
 8003124:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    return HAL_OK;
 8003128:	e006      	b.n	8003138 <HAL_UART_Transmit+0x88>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800312a:	2200      	movs	r2, #0
 800312c:	2180      	movs	r1, #128	; 0x80
 800312e:	4620      	mov	r0, r4
 8003130:	f7ff ff76 	bl	8003020 <UART_WaitOnFlagUntilTimeout>
 8003134:	b118      	cbz	r0, 800313e <HAL_UART_Transmit+0x8e>
        return HAL_TIMEOUT;
 8003136:	2003      	movs	r0, #3
}
 8003138:	b003      	add	sp, #12
 800313a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800313e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003140:	b95e      	cbnz	r6, 800315a <HAL_UART_Transmit+0xaa>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003142:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003146:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800314a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800314c:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8003150:	3b01      	subs	r3, #1
 8003152:	b29b      	uxth	r3, r3
 8003154:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 8003158:	e7d7      	b.n	800310a <HAL_UART_Transmit+0x5a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800315a:	f816 3b01 	ldrb.w	r3, [r6], #1
 800315e:	e7f4      	b.n	800314a <HAL_UART_Transmit+0x9a>
      return  HAL_ERROR;
 8003160:	2001      	movs	r0, #1
 8003162:	e7e9      	b.n	8003138 <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 8003164:	2002      	movs	r0, #2
 8003166:	e7e7      	b.n	8003138 <HAL_UART_Transmit+0x88>

08003168 <UART_CheckIdleState>:
{
 8003168:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800316a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800316c:	2600      	movs	r6, #0
 800316e:	f8c0 6088 	str.w	r6, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 8003172:	f7fd fa25 	bl	80005c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800317c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800317e:	d417      	bmi.n	80031b0 <UART_CheckIdleState+0x48>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003180:	6823      	ldr	r3, [r4, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	075b      	lsls	r3, r3, #29
 8003186:	d50a      	bpl.n	800319e <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003188:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	2200      	movs	r2, #0
 8003190:	462b      	mov	r3, r5
 8003192:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003196:	4620      	mov	r0, r4
 8003198:	f7ff ff42 	bl	8003020 <UART_WaitOnFlagUntilTimeout>
 800319c:	b9a0      	cbnz	r0, 80031c8 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 800319e:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80031a0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80031a2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80031a6:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80031aa:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  return HAL_OK;
 80031ae:	e00c      	b.n	80031ca <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	4632      	mov	r2, r6
 80031b8:	4603      	mov	r3, r0
 80031ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80031be:	4620      	mov	r0, r4
 80031c0:	f7ff ff2e 	bl	8003020 <UART_WaitOnFlagUntilTimeout>
 80031c4:	2800      	cmp	r0, #0
 80031c6:	d0db      	beq.n	8003180 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 80031c8:	2003      	movs	r0, #3
}
 80031ca:	b002      	add	sp, #8
 80031cc:	bd70      	pop	{r4, r5, r6, pc}

080031ce <HAL_UART_Init>:
{
 80031ce:	b510      	push	{r4, lr}
  if (huart == NULL)
 80031d0:	4604      	mov	r4, r0
 80031d2:	b350      	cbz	r0, 800322a <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 80031d4:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80031d8:	b91b      	cbnz	r3, 80031e2 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 80031da:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 80031de:	f001 fbfb 	bl	80049d8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80031e2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80031e4:	2324      	movs	r3, #36	; 0x24
 80031e6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 80031ea:	6813      	ldr	r3, [r2, #0]
 80031ec:	f023 0301 	bic.w	r3, r3, #1
 80031f0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031f2:	4620      	mov	r0, r4
 80031f4:	f7ff fa80 	bl	80026f8 <UART_SetConfig>
 80031f8:	2801      	cmp	r0, #1
 80031fa:	d016      	beq.n	800322a <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80031fe:	b113      	cbz	r3, 8003206 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8003200:	4620      	mov	r0, r4
 8003202:	f7ff feb9 	bl	8002f78 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800320e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003210:	689a      	ldr	r2, [r3, #8]
 8003212:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003216:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800321e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003220:	601a      	str	r2, [r3, #0]
}
 8003222:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003226:	f7ff bf9f 	b.w	8003168 <UART_CheckIdleState>
}
 800322a:	2001      	movs	r0, #1
 800322c:	bd10      	pop	{r4, pc}

0800322e <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800322e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8003230:	2203      	movs	r2, #3
 8003232:	f88d 2003 	strb.w	r2, [sp, #3]
 8003236:	2207      	movs	r2, #7
 8003238:	f88d 2004 	strb.w	r2, [sp, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f88d 2006 	strb.w	r2, [sp, #6]
 8003242:	f88d 2007 	strb.w	r2, [sp, #7]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8003246:	2208      	movs	r2, #8
 8003248:	f88d 2008 	strb.w	r2, [sp, #8]
 800324c:	f88d 200c 	strb.w	r2, [sp, #12]

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003250:	6e42      	ldr	r2, [r0, #100]	; 0x64
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8003252:	2301      	movs	r3, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8003254:	2104      	movs	r1, #4
 8003256:	2402      	movs	r4, #2
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8003258:	f88d 3000 	strb.w	r3, [sp]
 800325c:	f88d 3001 	strb.w	r3, [sp, #1]
 8003260:	f88d 3002 	strb.w	r3, [sp, #2]
 8003264:	f88d 3005 	strb.w	r3, [sp, #5]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8003268:	f88d 1009 	strb.w	r1, [sp, #9]
 800326c:	f88d 400a 	strb.w	r4, [sp, #10]
 8003270:	f88d 100b 	strb.w	r1, [sp, #11]
 8003274:	f88d 300d 	strb.w	r3, [sp, #13]
 8003278:	f88d 300e 	strb.w	r3, [sp, #14]
 800327c:	f88d 300f 	strb.w	r3, [sp, #15]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003280:	b92a      	cbnz	r2, 800328e <UARTEx_SetNbDataToProcess+0x60>
  {
    huart->NbTxDataToProcess = 1U;
 8003282:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8003286:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 800328a:	b004      	add	sp, #16
 800328c:	bd10      	pop	{r4, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800328e:	6802      	ldr	r2, [r0, #0]
 8003290:	6893      	ldr	r3, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003292:	6891      	ldr	r1, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8003294:	aa04      	add	r2, sp, #16
 8003296:	eb02 7151 	add.w	r1, r2, r1, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800329a:	f3c3 6342 	ubfx	r3, r3, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800329e:	f811 2c10 	ldrb.w	r2, [r1, #-16]
 80032a2:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 80032a6:	00d2      	lsls	r2, r2, #3
 80032a8:	fb92 f2f1 	sdiv	r2, r2, r1
 80032ac:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80032b0:	aa04      	add	r2, sp, #16
 80032b2:	4413      	add	r3, r2
 80032b4:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80032b8:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80032bc:	00d2      	lsls	r2, r2, #3
 80032be:	fb92 f3f3 	sdiv	r3, r2, r3
 80032c2:	e7e0      	b.n	8003286 <UARTEx_SetNbDataToProcess+0x58>

080032c4 <HAL_UARTEx_WakeupCallback>:
 80032c4:	4770      	bx	lr

080032c6 <HAL_UARTEx_RxFifoFullCallback>:
 80032c6:	4770      	bx	lr

080032c8 <HAL_UARTEx_TxFifoEmptyCallback>:
{
 80032c8:	4770      	bx	lr

080032ca <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80032ca:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d014      	beq.n	80032fc <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80032d2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80032d4:	2324      	movs	r3, #36	; 0x24
 80032d6:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80032da:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80032dc:	6813      	ldr	r3, [r2, #0]
 80032de:	f023 0301 	bic.w	r3, r3, #1
 80032e2:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80032e4:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80032e8:	2300      	movs	r3, #0
 80032ea:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80032ec:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80032ee:	2220      	movs	r2, #32
 80032f0:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80032f4:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 80032f8:	4618      	mov	r0, r3
 80032fa:	4770      	bx	lr
  __HAL_LOCK(huart);
 80032fc:	2002      	movs	r0, #2
}
 80032fe:	4770      	bx	lr

08003300 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003300:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8003302:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8003306:	2b01      	cmp	r3, #1
{
 8003308:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800330a:	d01b      	beq.n	8003344 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 800330c:	2301      	movs	r3, #1
 800330e:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8003312:	2324      	movs	r3, #36	; 0x24
 8003314:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003318:	6803      	ldr	r3, [r0, #0]
 800331a:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	f022 0201 	bic.w	r2, r2, #1
 8003322:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003324:	689a      	ldr	r2, [r3, #8]
 8003326:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800332a:	4311      	orrs	r1, r2
 800332c:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 800332e:	f7ff ff7e 	bl	800322e <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003332:	6803      	ldr	r3, [r0, #0]
 8003334:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003336:	2320      	movs	r3, #32
 8003338:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800333c:	2000      	movs	r0, #0
 800333e:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  return HAL_OK;
 8003342:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8003344:	2002      	movs	r0, #2
}
 8003346:	bd38      	pop	{r3, r4, r5, pc}

08003348 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8003348:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800334a:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800334e:	2b01      	cmp	r3, #1
{
 8003350:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8003352:	d01b      	beq.n	800338c <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8003354:	2301      	movs	r3, #1
 8003356:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 800335a:	2324      	movs	r3, #36	; 0x24
 800335c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003360:	6803      	ldr	r3, [r0, #0]
 8003362:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	f022 0201 	bic.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 8003372:	4311      	orrs	r1, r2
 8003374:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003376:	f7ff ff5a 	bl	800322e <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800337a:	6803      	ldr	r3, [r0, #0]
 800337c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800337e:	2320      	movs	r3, #32
 8003380:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8003384:	2000      	movs	r0, #0
 8003386:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  return HAL_OK;
 800338a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800338c:	2002      	movs	r0, #2
}
 800338e:	bd38      	pop	{r3, r4, r5, pc}

08003390 <USB_EnableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003390:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8003394:	b29b      	uxth	r3, r3
 8003396:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 800339a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800339e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80033a2:	2000      	movs	r0, #0
 80033a4:	4770      	bx	lr

080033a6 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80033a6:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80033aa:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 80033ae:	045b      	lsls	r3, r3, #17
 80033b0:	0c5b      	lsrs	r3, r3, #17
 80033b2:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80033b6:	2000      	movs	r0, #0
 80033b8:	4770      	bx	lr

080033ba <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80033ba:	b084      	sub	sp, #16
 80033bc:	b510      	push	{r4, lr}
 80033be:	ac03      	add	r4, sp, #12
 80033c0:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80033c4:	2200      	movs	r2, #0
  USBx->CNTR = USB_CNTR_FRES;
 80033c6:	2301      	movs	r3, #1
 80033c8:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 80033cc:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80033d0:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80033d4:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 80033d8:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 80033dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR |= winterruptmask;
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 80033e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033ea:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 80033ee:	b004      	add	sp, #16
 80033f0:	4610      	mov	r0, r2
 80033f2:	4770      	bx	lr

080033f4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80033f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80033f6:	780d      	ldrb	r5, [r1, #0]
 80033f8:	f830 2025 	ldrh.w	r2, [r0, r5, lsl #2]
 80033fc:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
{
 8003400:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003402:	f022 0270 	bic.w	r2, r2, #112	; 0x70

  /* initialize Endpoint */
  switch (ep->type)
 8003406:	78c8      	ldrb	r0, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003408:	0412      	lsls	r2, r2, #16
 800340a:	0c12      	lsrs	r2, r2, #16
  switch (ep->type)
 800340c:	2803      	cmp	r0, #3
 800340e:	d84f      	bhi.n	80034b0 <USB_ActivateEndpoint+0xbc>
 8003410:	e8df f000 	tbb	[pc, r0]
 8003414:	48044b02 	.word	0x48044b02
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 800341c:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800341e:	f248 0480 	movw	r4, #32896	; 0x8080
 8003422:	4322      	orrs	r2, r4
 8003424:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003428:	780f      	ldrb	r7, [r1, #0]
 800342a:	4da8      	ldr	r5, [pc, #672]	; (80036cc <USB_ActivateEndpoint+0x2d8>)
 800342c:	b23e      	sxth	r6, r7
 800342e:	f833 2026 	ldrh.w	r2, [r3, r6, lsl #2]
 8003432:	b292      	uxth	r2, r2
 8003434:	402a      	ands	r2, r5
 8003436:	433a      	orrs	r2, r7
 8003438:	4322      	orrs	r2, r4
 800343a:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]

  if (ep->doublebuffer == 0U)
 800343e:	7b0c      	ldrb	r4, [r1, #12]
 8003440:	780a      	ldrb	r2, [r1, #0]
 8003442:	2c00      	cmp	r4, #0
 8003444:	d17f      	bne.n	8003546 <USB_ActivateEndpoint+0x152>
  {
    if (ep->is_in != 0U)
 8003446:	784f      	ldrb	r7, [r1, #1]
 8003448:	88ce      	ldrh	r6, [r1, #6]
 800344a:	2408      	movs	r4, #8
 800344c:	b397      	cbz	r7, 80034b4 <USB_ActivateEndpoint+0xc0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800344e:	f8b3 7050 	ldrh.w	r7, [r3, #80]	; 0x50
 8003452:	fb14 3202 	smlabb	r2, r4, r2, r3
 8003456:	fa12 f287 	uxtah	r2, r2, r7
 800345a:	f026 0601 	bic.w	r6, r6, #1
 800345e:	f8a2 6400 	strh.w	r6, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003462:	780a      	ldrb	r2, [r1, #0]
 8003464:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8003468:	0666      	lsls	r6, r4, #25
 800346a:	d509      	bpl.n	8003480 <USB_ActivateEndpoint+0x8c>
 800346c:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8003470:	b2a4      	uxth	r4, r4
 8003472:	402c      	ands	r4, r5
 8003474:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8003478:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 800347c:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003480:	78ca      	ldrb	r2, [r1, #3]
 8003482:	7809      	ldrb	r1, [r1, #0]
 8003484:	4c92      	ldr	r4, [pc, #584]	; (80036d0 <USB_ActivateEndpoint+0x2dc>)
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003486:	b209      	sxth	r1, r1
      if (ep->type != EP_TYPE_ISOC)
 8003488:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800348a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800348e:	b292      	uxth	r2, r2
 8003490:	ea02 0204 	and.w	r2, r2, r4
      if (ep->type != EP_TYPE_ISOC)
 8003494:	d001      	beq.n	800349a <USB_ActivateEndpoint+0xa6>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003496:	f082 0220 	eor.w	r2, r2, #32
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800349a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800349e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034a2:	e0c3      	b.n	800362c <USB_ActivateEndpoint+0x238>
      wEpRegVal |= USB_EP_INTERRUPT;
 80034a4:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80034a8:	e7b8      	b.n	800341c <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80034aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034ae:	e7b5      	b.n	800341c <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 80034b0:	2001      	movs	r0, #1
 80034b2:	e7b4      	b.n	800341e <USB_ActivateEndpoint+0x2a>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80034b4:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 80034b8:	fb14 3202 	smlabb	r2, r4, r2, r3
 80034bc:	fa12 f285 	uxtah	r2, r2, r5
 80034c0:	f026 0601 	bic.w	r6, r6, #1
 80034c4:	f8a2 6404 	strh.w	r6, [r2, #1028]	; 0x404
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80034c8:	780a      	ldrb	r2, [r1, #0]
 80034ca:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 80034ce:	fb14 3202 	smlabb	r2, r4, r2, r3
 80034d2:	690c      	ldr	r4, [r1, #16]
 80034d4:	b2ad      	uxth	r5, r5
 80034d6:	f202 4206 	addw	r2, r2, #1030	; 0x406
 80034da:	b944      	cbnz	r4, 80034ee <USB_ActivateEndpoint+0xfa>
 80034dc:	5b54      	ldrh	r4, [r2, r5]
 80034de:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 80034e2:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 80034e6:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 80034ea:	5354      	strh	r4, [r2, r5]
 80034ec:	e007      	b.n	80034fe <USB_ActivateEndpoint+0x10a>
 80034ee:	2c3d      	cmp	r4, #61	; 0x3d
 80034f0:	d824      	bhi.n	800353c <USB_ActivateEndpoint+0x148>
 80034f2:	0866      	lsrs	r6, r4, #1
 80034f4:	07e4      	lsls	r4, r4, #31
 80034f6:	bf48      	it	mi
 80034f8:	3601      	addmi	r6, #1
 80034fa:	02b6      	lsls	r6, r6, #10
 80034fc:	5356      	strh	r6, [r2, r5]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80034fe:	780c      	ldrb	r4, [r1, #0]
 8003500:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003504:	0457      	lsls	r7, r2, #17
 8003506:	d50d      	bpl.n	8003524 <USB_ActivateEndpoint+0x130>
 8003508:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800350c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003510:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003514:	0412      	lsls	r2, r2, #16
 8003516:	0c12      	lsrs	r2, r2, #16
 8003518:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800351c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003520:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003524:	7809      	ldrb	r1, [r1, #0]
 8003526:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800352a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800352e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003532:	0412      	lsls	r2, r2, #16
 8003534:	0c12      	lsrs	r2, r2, #16
 8003536:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800353a:	e7ae      	b.n	800349a <USB_ActivateEndpoint+0xa6>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800353c:	4e65      	ldr	r6, [pc, #404]	; (80036d4 <USB_ActivateEndpoint+0x2e0>)
 800353e:	0964      	lsrs	r4, r4, #5
 8003540:	ea46 2484 	orr.w	r4, r6, r4, lsl #10
 8003544:	e7d1      	b.n	80034ea <USB_ActivateEndpoint+0xf6>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003546:	b212      	sxth	r2, r2
 8003548:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800354c:	b2a4      	uxth	r4, r4
 800354e:	402c      	ands	r4, r5
 8003550:	f444 4401 	orr.w	r4, r4, #33024	; 0x8100
 8003554:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8003558:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800355c:	780e      	ldrb	r6, [r1, #0]
 800355e:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 8003562:	2208      	movs	r2, #8
 8003564:	fb12 3606 	smlabb	r6, r2, r6, r3
 8003568:	fa16 f484 	uxtah	r4, r6, r4
 800356c:	890e      	ldrh	r6, [r1, #8]
 800356e:	f026 0601 	bic.w	r6, r6, #1
 8003572:	f8a4 6400 	strh.w	r6, [r4, #1024]	; 0x400
 8003576:	780e      	ldrb	r6, [r1, #0]
 8003578:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 800357c:	fb12 3206 	smlabb	r2, r2, r6, r3
 8003580:	fa12 f284 	uxtah	r2, r2, r4
 8003584:	894c      	ldrh	r4, [r1, #10]
 8003586:	f024 0401 	bic.w	r4, r4, #1
 800358a:	f8a2 4404 	strh.w	r4, [r2, #1028]	; 0x404
 800358e:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in == 0U)
 8003590:	784c      	ldrb	r4, [r1, #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003592:	b212      	sxth	r2, r2
    if (ep->is_in == 0U)
 8003594:	2c00      	cmp	r4, #0
 8003596:	d14c      	bne.n	8003632 <USB_ActivateEndpoint+0x23e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003598:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800359c:	0466      	lsls	r6, r4, #17
 800359e:	d509      	bpl.n	80035b4 <USB_ActivateEndpoint+0x1c0>
 80035a0:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80035a4:	b2a4      	uxth	r4, r4
 80035a6:	402c      	ands	r4, r5
 80035a8:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 80035ac:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80035b0:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80035b4:	780c      	ldrb	r4, [r1, #0]
 80035b6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80035ba:	0655      	lsls	r5, r2, #25
 80035bc:	d50d      	bpl.n	80035da <USB_ActivateEndpoint+0x1e6>
 80035be:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80035c2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80035c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80035ca:	0412      	lsls	r2, r2, #16
 80035cc:	0c12      	lsrs	r2, r2, #16
 80035ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035d2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80035d6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 80035da:	780c      	ldrb	r4, [r1, #0]
 80035dc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80035e0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80035e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80035e8:	0412      	lsls	r2, r2, #16
 80035ea:	0c12      	lsrs	r2, r2, #16
 80035ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035f0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80035f4:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80035f8:	780d      	ldrb	r5, [r1, #0]
 80035fa:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 80035fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003602:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003606:	0412      	lsls	r2, r2, #16
 8003608:	0c12      	lsrs	r2, r2, #16
 800360a:	f248 0480 	movw	r4, #32896	; 0x8080
 800360e:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003612:	4322      	orrs	r2, r4
 8003614:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003618:	7809      	ldrb	r1, [r1, #0]
 800361a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800361e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003622:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003626:	0412      	lsls	r2, r2, #16
 8003628:	0c12      	lsrs	r2, r2, #16
 800362a:	4322      	orrs	r2, r4
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800362c:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }

  return ret;
}
 8003630:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003632:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8003636:	0464      	lsls	r4, r4, #17
 8003638:	d509      	bpl.n	800364e <USB_ActivateEndpoint+0x25a>
 800363a:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800363e:	b2a4      	uxth	r4, r4
 8003640:	402c      	ands	r4, r5
 8003642:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8003646:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800364a:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800364e:	780c      	ldrb	r4, [r1, #0]
 8003650:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003654:	0652      	lsls	r2, r2, #25
 8003656:	d50d      	bpl.n	8003674 <USB_ActivateEndpoint+0x280>
 8003658:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800365c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003660:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003664:	0412      	lsls	r2, r2, #16
 8003666:	0c12      	lsrs	r2, r2, #16
 8003668:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800366c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003670:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003674:	780c      	ldrb	r4, [r1, #0]
 8003676:	4d16      	ldr	r5, [pc, #88]	; (80036d0 <USB_ActivateEndpoint+0x2dc>)
 8003678:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800367c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003680:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003684:	0412      	lsls	r2, r2, #16
 8003686:	0c12      	lsrs	r2, r2, #16
 8003688:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800368c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003690:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8003694:	780c      	ldrb	r4, [r1, #0]
      if (ep->type != EP_TYPE_ISOC)
 8003696:	78ca      	ldrb	r2, [r1, #3]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003698:	b224      	sxth	r4, r4
      if (ep->type != EP_TYPE_ISOC)
 800369a:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800369c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80036a0:	b292      	uxth	r2, r2
 80036a2:	ea02 0205 	and.w	r2, r2, r5
 80036a6:	bf18      	it	ne
 80036a8:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80036ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80036b4:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80036b8:	7809      	ldrb	r1, [r1, #0]
 80036ba:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80036be:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80036c6:	0412      	lsls	r2, r2, #16
 80036c8:	0c12      	lsrs	r2, r2, #16
 80036ca:	e6e6      	b.n	800349a <USB_ActivateEndpoint+0xa6>
 80036cc:	ffff8f8f 	.word	0xffff8f8f
 80036d0:	ffff8fbf 	.word	0xffff8fbf
 80036d4:	ffff8000 	.word	0xffff8000

080036d8 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80036d8:	b510      	push	{r4, lr}
 80036da:	780b      	ldrb	r3, [r1, #0]
  if (ep->doublebuffer == 0U)
 80036dc:	7b0c      	ldrb	r4, [r1, #12]
 80036de:	784a      	ldrb	r2, [r1, #1]
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80036e0:	b21b      	sxth	r3, r3
  if (ep->doublebuffer == 0U)
 80036e2:	2c00      	cmp	r4, #0
 80036e4:	d13d      	bne.n	8003762 <USB_DeactivateEndpoint+0x8a>
    if (ep->is_in != 0U)
 80036e6:	b312      	cbz	r2, 800372e <USB_DeactivateEndpoint+0x56>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80036e8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80036ec:	0652      	lsls	r2, r2, #25
 80036ee:	d50d      	bpl.n	800370c <USB_DeactivateEndpoint+0x34>
 80036f0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80036f4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80036f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80036fc:	0412      	lsls	r2, r2, #16
 80036fe:	0c12      	lsrs	r2, r2, #16
 8003700:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003704:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003708:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800370c:	780a      	ldrb	r2, [r1, #0]
 800370e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003712:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003716:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800371a:	041b      	lsls	r3, r3, #16
 800371c:	0c1b      	lsrs	r3, r3, #16
 800371e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003726:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return HAL_OK;
}
 800372a:	2000      	movs	r0, #0
 800372c:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800372e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003732:	0454      	lsls	r4, r2, #17
 8003734:	d50d      	bpl.n	8003752 <USB_DeactivateEndpoint+0x7a>
 8003736:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800373a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800373e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003742:	0412      	lsls	r2, r2, #16
 8003744:	0c12      	lsrs	r2, r2, #16
 8003746:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800374a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800374e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003752:	780a      	ldrb	r2, [r1, #0]
 8003754:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003758:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800375c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003760:	e7db      	b.n	800371a <USB_DeactivateEndpoint+0x42>
    if (ep->is_in == 0U)
 8003762:	2a00      	cmp	r2, #0
 8003764:	d14e      	bne.n	8003804 <USB_DeactivateEndpoint+0x12c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003766:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800376a:	0452      	lsls	r2, r2, #17
 800376c:	d50d      	bpl.n	800378a <USB_DeactivateEndpoint+0xb2>
 800376e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003772:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003776:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800377a:	0412      	lsls	r2, r2, #16
 800377c:	0c12      	lsrs	r2, r2, #16
 800377e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003782:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003786:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800378a:	780a      	ldrb	r2, [r1, #0]
 800378c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003790:	065c      	lsls	r4, r3, #25
 8003792:	d50d      	bpl.n	80037b0 <USB_DeactivateEndpoint+0xd8>
 8003794:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003798:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800379c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037a0:	041b      	lsls	r3, r3, #16
 80037a2:	0c1b      	lsrs	r3, r3, #16
 80037a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037a8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80037ac:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 80037b0:	780a      	ldrb	r2, [r1, #0]
 80037b2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80037b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	041b      	lsls	r3, r3, #16
 80037c0:	0c1b      	lsrs	r3, r3, #16
 80037c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037c6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80037ca:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80037ce:	780c      	ldrb	r4, [r1, #0]
 80037d0:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80037d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037dc:	041b      	lsls	r3, r3, #16
 80037de:	0c1b      	lsrs	r3, r3, #16
 80037e0:	f248 0280 	movw	r2, #32896	; 0x8080
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80037ea:	7809      	ldrb	r1, [r1, #0]
 80037ec:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80037f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80037f8:	041b      	lsls	r3, r3, #16
 80037fa:	0c1b      	lsrs	r3, r3, #16
 80037fc:	4313      	orrs	r3, r2
 80037fe:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8003802:	e792      	b.n	800372a <USB_DeactivateEndpoint+0x52>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003804:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003808:	0452      	lsls	r2, r2, #17
 800380a:	d50d      	bpl.n	8003828 <USB_DeactivateEndpoint+0x150>
 800380c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8003810:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003814:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003818:	0412      	lsls	r2, r2, #16
 800381a:	0c12      	lsrs	r2, r2, #16
 800381c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003820:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003824:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003828:	780a      	ldrb	r2, [r1, #0]
 800382a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800382e:	065b      	lsls	r3, r3, #25
 8003830:	d50d      	bpl.n	800384e <USB_DeactivateEndpoint+0x176>
 8003832:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003836:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800383a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800383e:	041b      	lsls	r3, r3, #16
 8003840:	0c1b      	lsrs	r3, r3, #16
 8003842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003846:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800384a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 800384e:	780a      	ldrb	r2, [r1, #0]
 8003850:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003854:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800385c:	041b      	lsls	r3, r3, #16
 800385e:	0c1b      	lsrs	r3, r3, #16
 8003860:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003868:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800386c:	780c      	ldrb	r4, [r1, #0]
 800386e:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003876:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800387a:	041b      	lsls	r3, r3, #16
 800387c:	0c1b      	lsrs	r3, r3, #16
 800387e:	f248 0280 	movw	r2, #32896	; 0x8080
 8003882:	4313      	orrs	r3, r2
 8003884:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003888:	7809      	ldrb	r1, [r1, #0]
 800388a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800388e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003896:	e7af      	b.n	80037f8 <USB_DeactivateEndpoint+0x120>

08003898 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003898:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 800389a:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800389c:	b212      	sxth	r2, r2
  if (ep->is_in != 0U)
 800389e:	b18b      	cbz	r3, 80038c4 <USB_EPSetStall+0x2c>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80038a0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80038a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038ac:	041b      	lsls	r3, r3, #16
 80038ae:	0c1b      	lsrs	r3, r3, #16
 80038b0:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80038b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038bc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 80038c0:	2000      	movs	r0, #0
 80038c2:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80038c4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80038c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038d0:	041b      	lsls	r3, r3, #16
 80038d2:	0c1b      	lsrs	r3, r3, #16
 80038d4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80038d8:	e7ec      	b.n	80038b4 <USB_EPSetStall+0x1c>

080038da <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 80038da:	7b0b      	ldrb	r3, [r1, #12]
 80038dc:	bb4b      	cbnz	r3, 8003932 <USB_EPClearStall+0x58>
 80038de:	780a      	ldrb	r2, [r1, #0]
  {
    if (ep->is_in != 0U)
 80038e0:	784b      	ldrb	r3, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80038e2:	b212      	sxth	r2, r2
    if (ep->is_in != 0U)
 80038e4:	b33b      	cbz	r3, 8003936 <USB_EPClearStall+0x5c>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80038e6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80038ea:	065b      	lsls	r3, r3, #25
 80038ec:	d50d      	bpl.n	800390a <USB_EPClearStall+0x30>
 80038ee:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80038f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038fa:	041b      	lsls	r3, r3, #16
 80038fc:	0c1b      	lsrs	r3, r3, #16
 80038fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003902:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003906:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 800390a:	78cb      	ldrb	r3, [r1, #3]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d010      	beq.n	8003932 <USB_EPClearStall+0x58>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003910:	780a      	ldrb	r2, [r1, #0]
 8003912:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003916:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800391a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800391e:	041b      	lsls	r3, r3, #16
 8003920:	0c1b      	lsrs	r3, r3, #16
 8003922:	f083 0320 	eor.w	r3, r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003926:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800392a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800392e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8003932:	2000      	movs	r0, #0
 8003934:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003936:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800393a:	045b      	lsls	r3, r3, #17
 800393c:	d50d      	bpl.n	800395a <USB_EPClearStall+0x80>
 800393e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800394a:	041b      	lsls	r3, r3, #16
 800394c:	0c1b      	lsrs	r3, r3, #16
 800394e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003956:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800395a:	780a      	ldrb	r2, [r1, #0]
 800395c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003960:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003964:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003968:	041b      	lsls	r3, r3, #16
 800396a:	0c1b      	lsrs	r3, r3, #16
 800396c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003970:	e7d9      	b.n	8003926 <USB_EPClearStall+0x4c>

08003972 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8003972:	b911      	cbnz	r1, 800397a <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8003974:	2380      	movs	r3, #128	; 0x80
 8003976:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 800397a:	2000      	movs	r0, #0
 800397c:	4770      	bx	lr

0800397e <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800397e:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8003982:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003986:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800398a:	b29b      	uxth	r3, r3
 800398c:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 8003990:	2000      	movs	r0, #0
 8003992:	4770      	bx	lr

08003994 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8003994:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003998:	b280      	uxth	r0, r0
 800399a:	4770      	bx	lr

0800399c <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800399c:	2000      	movs	r0, #0
 800399e:	4770      	bx	lr

080039a0 <USB_WritePMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80039a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80039a4:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80039a6:	4402      	add	r2, r0
 80039a8:	f023 0301 	bic.w	r3, r3, #1
 80039ac:	440b      	add	r3, r1
 80039ae:	1a52      	subs	r2, r2, r1

  for (i = n; i != 0U; i--)
 80039b0:	4299      	cmp	r1, r3
 80039b2:	d100      	bne.n	80039b6 <USB_WritePMA+0x16>
    pdwVal++;
#endif

    pBuf++;
  }
}
 80039b4:	4770      	bx	lr
 80039b6:	8808      	ldrh	r0, [r1, #0]
    *pdwVal = (uint16_t)temp2;
 80039b8:	5288      	strh	r0, [r1, r2]
 80039ba:	3102      	adds	r1, #2
 80039bc:	e7f8      	b.n	80039b0 <USB_WritePMA+0x10>
	...

080039c0 <USB_EPStartXfer>:
{
 80039c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039c2:	4604      	mov	r4, r0
  if (ep->is_in == 1U)
 80039c4:	7848      	ldrb	r0, [r1, #1]
 80039c6:	698a      	ldr	r2, [r1, #24]
 80039c8:	690b      	ldr	r3, [r1, #16]
 80039ca:	7b0f      	ldrb	r7, [r1, #12]
 80039cc:	2801      	cmp	r0, #1
{
 80039ce:	460d      	mov	r5, r1
  if (ep->is_in == 1U)
 80039d0:	d16b      	bne.n	8003aaa <USB_EPStartXfer+0xea>
    if (ep->xfer_len > ep->maxpacket)
 80039d2:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 80039d4:	bf97      	itett	ls
 80039d6:	2300      	movls	r3, #0
      ep->xfer_len -= len;
 80039d8:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len = 0U;
 80039da:	618b      	strls	r3, [r1, #24]
 80039dc:	4613      	movls	r3, r2
      ep->xfer_len -= len;
 80039de:	bf88      	it	hi
 80039e0:	618a      	strhi	r2, [r1, #24]
 80039e2:	b29e      	uxth	r6, r3
    if (ep->doublebuffer == 0U)
 80039e4:	bb0f      	cbnz	r7, 8003a2a <USB_EPStartXfer+0x6a>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80039e6:	88ca      	ldrh	r2, [r1, #6]
 80039e8:	6949      	ldr	r1, [r1, #20]
 80039ea:	4633      	mov	r3, r6
 80039ec:	4620      	mov	r0, r4
 80039ee:	f7ff ffd7 	bl	80039a0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80039f2:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 80039f6:	782a      	ldrb	r2, [r5, #0]
 80039f8:	f204 4102 	addw	r1, r4, #1026	; 0x402
 80039fc:	fa11 f383 	uxtah	r3, r1, r3
 8003a00:	f823 6032 	strh.w	r6, [r3, r2, lsl #3]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003a04:	782a      	ldrb	r2, [r5, #0]
 8003a06:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003a0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a12:	041b      	lsls	r3, r3, #16
 8003a14:	0c1b      	lsrs	r3, r3, #16
 8003a16:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003a1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a22:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
}
 8003a26:	2000      	movs	r0, #0
 8003a28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003a2a:	7809      	ldrb	r1, [r1, #0]
 8003a2c:	b20a      	sxth	r2, r1
 8003a2e:	f834 2022 	ldrh.w	r2, [r4, r2, lsl #2]
 8003a32:	f012 0f40 	tst.w	r2, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003a36:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003a3a:	bf15      	itete	ne
 8003a3c:	f204 4006 	addwne	r0, r4, #1030	; 0x406
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003a40:	f204 4002 	addweq	r0, r4, #1026	; 0x402
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003a44:	fa10 f282 	uxtahne	r2, r0, r2
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003a48:	fa10 f282 	uxtaheq	r2, r0, r2
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003a4c:	bf15      	itete	ne
 8003a4e:	f822 3031 	strhne.w	r3, [r2, r1, lsl #3]
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003a52:	f822 3031 	strheq.w	r3, [r2, r1, lsl #3]
        pmabuffer = ep->pmaaddr1;
 8003a56:	896a      	ldrhne	r2, [r5, #10]
        pmabuffer = ep->pmaaddr0;
 8003a58:	892a      	ldrheq	r2, [r5, #8]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003a5a:	6969      	ldr	r1, [r5, #20]
 8003a5c:	4633      	mov	r3, r6
 8003a5e:	4620      	mov	r0, r4
 8003a60:	f7ff ff9e 	bl	80039a0 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8003a64:	786b      	ldrb	r3, [r5, #1]
 8003a66:	782a      	ldrb	r2, [r5, #0]
 8003a68:	b97b      	cbnz	r3, 8003a8a <USB_EPStartXfer+0xca>
 8003a6a:	b212      	sxth	r2, r2
 8003a6c:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003a70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	0c1b      	lsrs	r3, r3, #16
 8003a7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a80:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a84:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
 8003a88:	e7bc      	b.n	8003a04 <USB_EPStartXfer+0x44>
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d1ba      	bne.n	8003a04 <USB_EPStartXfer+0x44>
 8003a8e:	b212      	sxth	r2, r2
 8003a90:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003a94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a9c:	041b      	lsls	r3, r3, #16
 8003a9e:	0c1b      	lsrs	r3, r3, #16
 8003aa0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aa8:	e7ec      	b.n	8003a84 <USB_EPStartXfer+0xc4>
    if (ep->xfer_len > ep->maxpacket)
 8003aaa:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 8003aac:	bf95      	itete	ls
 8003aae:	2300      	movls	r3, #0
      ep->xfer_len -= len;
 8003ab0:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len = 0U;
 8003ab2:	618b      	strls	r3, [r1, #24]
      ep->xfer_len -= len;
 8003ab4:	618a      	strhi	r2, [r1, #24]
      ep->xfer_len = 0U;
 8003ab6:	bf98      	it	ls
 8003ab8:	4613      	movls	r3, r2
 8003aba:	7809      	ldrb	r1, [r1, #0]
    if (ep->doublebuffer == 0U)
 8003abc:	b98f      	cbnz	r7, 8003ae2 <USB_EPStartXfer+0x122>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8003abe:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003ac2:	f204 4006 	addw	r0, r4, #1030	; 0x406
 8003ac6:	fa10 f282 	uxtah	r2, r0, r2
 8003aca:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003ace:	bb9b      	cbnz	r3, 8003b38 <USB_EPStartXfer+0x178>
 8003ad0:	8813      	ldrh	r3, [r2, #0]
 8003ad2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003ad6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ada:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ade:	8013      	strh	r3, [r2, #0]
 8003ae0:	e032      	b.n	8003b48 <USB_EPStartXfer+0x188>
 8003ae2:	b980      	cbnz	r0, 8003b06 <USB_EPStartXfer+0x146>
 8003ae4:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003ae8:	f204 4002 	addw	r0, r4, #1026	; 0x402
 8003aec:	fa10 f282 	uxtah	r2, r0, r2
 8003af0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003af4:	b99b      	cbnz	r3, 8003b1e <USB_EPStartXfer+0x15e>
 8003af6:	8811      	ldrh	r1, [r2, #0]
 8003af8:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 8003afc:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8003b00:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8003b04:	8011      	strh	r1, [r2, #0]
 8003b06:	786a      	ldrb	r2, [r5, #1]
 8003b08:	7828      	ldrb	r0, [r5, #0]
 8003b0a:	bb72      	cbnz	r2, 8003b6a <USB_EPStartXfer+0x1aa>
 8003b0c:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8003b10:	f204 4106 	addw	r1, r4, #1030	; 0x406
 8003b14:	fa11 f282 	uxtah	r2, r1, r2
 8003b18:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8003b1c:	e7d7      	b.n	8003ace <USB_EPStartXfer+0x10e>
 8003b1e:	2b3d      	cmp	r3, #61	; 0x3d
 8003b20:	d805      	bhi.n	8003b2e <USB_EPStartXfer+0x16e>
 8003b22:	0859      	lsrs	r1, r3, #1
 8003b24:	07d8      	lsls	r0, r3, #31
 8003b26:	bf48      	it	mi
 8003b28:	3101      	addmi	r1, #1
 8003b2a:	0289      	lsls	r1, r1, #10
 8003b2c:	e7ea      	b.n	8003b04 <USB_EPStartXfer+0x144>
 8003b2e:	4814      	ldr	r0, [pc, #80]	; (8003b80 <USB_EPStartXfer+0x1c0>)
 8003b30:	0959      	lsrs	r1, r3, #5
 8003b32:	ea40 2181 	orr.w	r1, r0, r1, lsl #10
 8003b36:	e7e5      	b.n	8003b04 <USB_EPStartXfer+0x144>
 8003b38:	2b3d      	cmp	r3, #61	; 0x3d
 8003b3a:	d811      	bhi.n	8003b60 <USB_EPStartXfer+0x1a0>
 8003b3c:	0859      	lsrs	r1, r3, #1
 8003b3e:	07db      	lsls	r3, r3, #31
 8003b40:	bf48      	it	mi
 8003b42:	3101      	addmi	r1, #1
 8003b44:	0289      	lsls	r1, r1, #10
 8003b46:	8011      	strh	r1, [r2, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003b48:	782a      	ldrb	r2, [r5, #0]
 8003b4a:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8003b4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b56:	041b      	lsls	r3, r3, #16
 8003b58:	0c1b      	lsrs	r3, r3, #16
 8003b5a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003b5e:	e75c      	b.n	8003a1a <USB_EPStartXfer+0x5a>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003b60:	0959      	lsrs	r1, r3, #5
 8003b62:	4b07      	ldr	r3, [pc, #28]	; (8003b80 <USB_EPStartXfer+0x1c0>)
 8003b64:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8003b68:	e7b9      	b.n	8003ade <USB_EPStartXfer+0x11e>
 8003b6a:	2a01      	cmp	r2, #1
 8003b6c:	bf01      	itttt	eq
 8003b6e:	f8b4 1050 	ldrheq.w	r1, [r4, #80]	; 0x50
 8003b72:	f204 4206 	addweq	r2, r4, #1030	; 0x406
 8003b76:	fa12 f181 	uxtaheq	r1, r2, r1
 8003b7a:	f821 3030 	strheq.w	r3, [r1, r0, lsl #3]
 8003b7e:	e7e3      	b.n	8003b48 <USB_EPStartXfer+0x188>
 8003b80:	ffff8000 	.word	0xffff8000

08003b84 <USB_ReadPMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003b84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
{
 8003b88:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003b8a:	4410      	add	r0, r2
  uint32_t n = (uint32_t)wNBytes >> 1;
 8003b8c:	085e      	lsrs	r6, r3, #1

  for (i = n; i != 0U; i--)
 8003b8e:	460d      	mov	r5, r1
 8003b90:	4632      	mov	r2, r6
 8003b92:	1a47      	subs	r7, r0, r1
 8003b94:	197c      	adds	r4, r7, r5
 8003b96:	3502      	adds	r5, #2
 8003b98:	b932      	cbnz	r2, 8003ba8 <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8003b9a:	07db      	lsls	r3, r3, #31
  {
    temp = *pdwVal;
 8003b9c:	bf44      	itt	mi
 8003b9e:	f830 3016 	ldrhmi.w	r3, [r0, r6, lsl #1]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003ba2:	f801 3016 	strbmi.w	r3, [r1, r6, lsl #1]
 8003ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp = *(__IO uint16_t *)pdwVal;
 8003ba8:	8824      	ldrh	r4, [r4, #0]
 8003baa:	b2a4      	uxth	r4, r4
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8003bac:	f805 4c02 	strb.w	r4, [r5, #-2]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8003bb0:	0a24      	lsrs	r4, r4, #8
 8003bb2:	f805 4c01 	strb.w	r4, [r5, #-1]
  for (i = n; i != 0U; i--)
 8003bb6:	3a01      	subs	r2, #1
 8003bb8:	e7ec      	b.n	8003b94 <USB_ReadPMA+0x10>

08003bba <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8003bba:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 8003bbe:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003bc0:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8003bc4:	b15b      	cbz	r3, 8003bde <USBD_CDC_EP0_RxReady+0x24>
 8003bc6:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8003bca:	28ff      	cmp	r0, #255	; 0xff
 8003bcc:	d007      	beq.n	8003bde <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8003bd8:	23ff      	movs	r3, #255	; 0xff
 8003bda:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 8003bde:	2000      	movs	r0, #0
 8003be0:	bd10      	pop	{r4, pc}
	...

08003be4 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8003be4:	2343      	movs	r3, #67	; 0x43
 8003be6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8003be8:	4800      	ldr	r0, [pc, #0]	; (8003bec <USBD_CDC_GetFSCfgDesc+0x8>)
 8003bea:	4770      	bx	lr
 8003bec:	20000044 	.word	0x20000044

08003bf0 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8003bf0:	2343      	movs	r3, #67	; 0x43
 8003bf2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8003bf4:	4800      	ldr	r0, [pc, #0]	; (8003bf8 <USBD_CDC_GetHSCfgDesc+0x8>)
 8003bf6:	4770      	bx	lr
 8003bf8:	20000088 	.word	0x20000088

08003bfc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8003bfc:	2343      	movs	r3, #67	; 0x43
 8003bfe:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8003c00:	4800      	ldr	r0, [pc, #0]	; (8003c04 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8003c02:	4770      	bx	lr
 8003c04:	200000d8 	.word	0x200000d8

08003c08 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8003c08:	230a      	movs	r3, #10
 8003c0a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8003c0c:	4800      	ldr	r0, [pc, #0]	; (8003c10 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8003c0e:	4770      	bx	lr
 8003c10:	200000cc 	.word	0x200000cc

08003c14 <USBD_CDC_DataOut>:
{
 8003c14:	b538      	push	{r3, r4, r5, lr}
 8003c16:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003c18:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8003c1c:	f001 fa14 	bl	8005048 <USBD_LL_GetRxDataSize>
  if (pdev->pClassData != NULL)
 8003c20:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8003c24:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if (pdev->pClassData != NULL)
 8003c28:	b14b      	cbz	r3, 8003c3e <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8003c2a:	f8d5 32bc 	ldr.w	r3, [r5, #700]	; 0x2bc
 8003c2e:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8003c38:	4798      	blx	r3
    return USBD_OK;
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8003c3e:	2002      	movs	r0, #2
}
 8003c40:	bd38      	pop	{r3, r4, r5, pc}

08003c42 <USBD_CDC_DataIn>:
{
 8003c42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8003c44:	f8d0 62b8 	ldr.w	r6, [r0, #696]	; 0x2b8
  if (pdev->pClassData != NULL)
 8003c48:	b1ce      	cbz	r6, 8003c7e <USBD_CDC_DataIn+0x3c>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8003c4a:	2314      	movs	r3, #20
 8003c4c:	fb03 0301 	mla	r3, r3, r1, r0
 8003c50:	69da      	ldr	r2, [r3, #28]
 8003c52:	b182      	cbz	r2, 8003c76 <USBD_CDC_DataIn+0x34>
 8003c54:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0
 8003c58:	eb04 1441 	add.w	r4, r4, r1, lsl #5
 8003c5c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8003c5e:	fbb2 f4f5 	udiv	r4, r2, r5
 8003c62:	fb05 2414 	mls	r4, r5, r4, r2
 8003c66:	b934      	cbnz	r4, 8003c76 <USBD_CDC_DataIn+0x34>
      pdev->ep_in[epnum].total_length = 0U;
 8003c68:	61dc      	str	r4, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8003c6a:	4622      	mov	r2, r4
 8003c6c:	4623      	mov	r3, r4
 8003c6e:	f001 f9cf 	bl	8005010 <USBD_LL_Transmit>
    return USBD_OK;
 8003c72:	4620      	mov	r0, r4
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8003c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 8003c76:	2000      	movs	r0, #0
 8003c78:	f8c6 0214 	str.w	r0, [r6, #532]	; 0x214
 8003c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return USBD_FAIL;
 8003c7e:	2002      	movs	r0, #2
}
 8003c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c82 <USBD_CDC_Setup>:
{
 8003c82:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003c86:	780a      	ldrb	r2, [r1, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003c88:	f8d0 72b8 	ldr.w	r7, [r0, #696]	; 0x2b8
  uint8_t ifalt = 0U;
 8003c8c:	f04f 0800 	mov.w	r8, #0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003c90:	f012 0460 	ands.w	r4, r2, #96	; 0x60
{
 8003c94:	4605      	mov	r5, r0
 8003c96:	460e      	mov	r6, r1
  uint8_t ifalt = 0U;
 8003c98:	f88d 8005 	strb.w	r8, [sp, #5]
  uint16_t status_info = 0U;
 8003c9c:	f8ad 8006 	strh.w	r8, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003ca0:	d028      	beq.n	8003cf4 <USBD_CDC_Setup+0x72>
 8003ca2:	2c20      	cmp	r4, #32
 8003ca4:	d147      	bne.n	8003d36 <USBD_CDC_Setup+0xb4>
      if (req->wLength)
 8003ca6:	88cc      	ldrh	r4, [r1, #6]
 8003ca8:	784b      	ldrb	r3, [r1, #1]
 8003caa:	b1e4      	cbz	r4, 8003ce6 <USBD_CDC_Setup+0x64>
        if (req->bmRequest & 0x80U)
 8003cac:	0612      	lsls	r2, r2, #24
 8003cae:	d511      	bpl.n	8003cd4 <USBD_CDC_Setup+0x52>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003cb0:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8003cb4:	4639      	mov	r1, r7
 8003cb6:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	4622      	mov	r2, r4
 8003cbe:	47c8      	blx	r9
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8003cc0:	88f2      	ldrh	r2, [r6, #6]
 8003cc2:	4639      	mov	r1, r7
 8003cc4:	4628      	mov	r0, r5
 8003cc6:	f000 fc37 	bl	8004538 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8003cca:	4644      	mov	r4, r8
}
 8003ccc:	4620      	mov	r0, r4
 8003cce:	b003      	add	sp, #12
 8003cd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hcdc->CmdOpCode = req->bRequest;
 8003cd4:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8003cd8:	f887 4201 	strb.w	r4, [r7, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8003cdc:	4622      	mov	r2, r4
 8003cde:	4639      	mov	r1, r7
 8003ce0:	f000 fc3f 	bl	8004562 <USBD_CtlPrepareRx>
 8003ce4:	e7f1      	b.n	8003cca <USBD_CDC_Setup+0x48>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003ce6:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8003cea:	4618      	mov	r0, r3
 8003cec:	6895      	ldr	r5, [r2, #8]
 8003cee:	4622      	mov	r2, r4
 8003cf0:	47a8      	blx	r5
 8003cf2:	e7eb      	b.n	8003ccc <USBD_CDC_Setup+0x4a>
      switch (req->bRequest)
 8003cf4:	784f      	ldrb	r7, [r1, #1]
 8003cf6:	2f0a      	cmp	r7, #10
 8003cf8:	d00d      	beq.n	8003d16 <USBD_CDC_Setup+0x94>
 8003cfa:	2f0b      	cmp	r7, #11
 8003cfc:	d015      	beq.n	8003d2a <USBD_CDC_Setup+0xa8>
 8003cfe:	b9d7      	cbnz	r7, 8003d36 <USBD_CDC_Setup+0xb4>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003d00:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8003d04:	2b03      	cmp	r3, #3
 8003d06:	d114      	bne.n	8003d32 <USBD_CDC_Setup+0xb0>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8003d08:	2202      	movs	r2, #2
 8003d0a:	f10d 0106 	add.w	r1, sp, #6
 8003d0e:	f000 fc13 	bl	8004538 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8003d12:	463c      	mov	r4, r7
 8003d14:	e7da      	b.n	8003ccc <USBD_CDC_Setup+0x4a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003d16:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8003d1a:	2b03      	cmp	r3, #3
 8003d1c:	d109      	bne.n	8003d32 <USBD_CDC_Setup+0xb0>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f10d 0105 	add.w	r1, sp, #5
 8003d24:	f000 fc08 	bl	8004538 <USBD_CtlSendData>
 8003d28:	e7d0      	b.n	8003ccc <USBD_CDC_Setup+0x4a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8003d2a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8003d2e:	2b03      	cmp	r3, #3
 8003d30:	d0cc      	beq.n	8003ccc <USBD_CDC_Setup+0x4a>
            USBD_CtlError(pdev, req);
 8003d32:	4631      	mov	r1, r6
 8003d34:	4628      	mov	r0, r5
      USBD_CtlError(pdev, req);
 8003d36:	f000 fbd8 	bl	80044ea <USBD_CtlError>
      ret = USBD_FAIL;
 8003d3a:	2402      	movs	r4, #2
      break;
 8003d3c:	e7c6      	b.n	8003ccc <USBD_CDC_Setup+0x4a>

08003d3e <USBD_CDC_DeInit>:
{
 8003d3e:	b538      	push	{r3, r4, r5, lr}
 8003d40:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8003d42:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8003d44:	2181      	movs	r1, #129	; 0x81
 8003d46:	f001 f91b 	bl	8004f80 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8003d4a:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8003d4c:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8003d4e:	4620      	mov	r0, r4
 8003d50:	f001 f916 	bl	8004f80 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8003d54:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8003d58:	2182      	movs	r1, #130	; 0x82
 8003d5a:	4620      	mov	r0, r4
 8003d5c:	f001 f910 	bl	8004f80 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8003d60:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8003d64:	6425      	str	r5, [r4, #64]	; 0x40
  if (pdev->pClassData != NULL)
 8003d66:	b14b      	cbz	r3, 8003d7c <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003d68:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003d70:	f8d4 02b8 	ldr.w	r0, [r4, #696]	; 0x2b8
 8003d74:	f001 f994 	bl	80050a0 <USBD_static_free>
    pdev->pClassData = NULL;
 8003d78:	f8c4 52b8 	str.w	r5, [r4, #696]	; 0x2b8
}
 8003d7c:	2000      	movs	r0, #0
 8003d7e:	bd38      	pop	{r3, r4, r5, pc}

08003d80 <USBD_CDC_Init>:
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003d80:	7c03      	ldrb	r3, [r0, #16]
{
 8003d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d86:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003d88:	bbcb      	cbnz	r3, 8003dfe <USBD_CDC_Init+0x7e>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8003d8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d8e:	2202      	movs	r2, #2
 8003d90:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8003d92:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8003d94:	f001 f8e4 	bl	8004f60 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8003d98:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8003d9a:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8003d9e:	4629      	mov	r1, r5
 8003da0:	2202      	movs	r2, #2
 8003da2:	4620      	mov	r0, r4
 8003da4:	f001 f8dc 	bl	8004f60 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8003da8:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8003dac:	2308      	movs	r3, #8
 8003dae:	2203      	movs	r2, #3
 8003db0:	2182      	movs	r1, #130	; 0x82
 8003db2:	4620      	mov	r0, r4
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8003db4:	2501      	movs	r5, #1
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8003db6:	f001 f8d3 	bl	8004f60 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8003dba:	6425      	str	r5, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8003dbc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8003dc0:	f001 f96a 	bl	8005098 <USBD_static_malloc>
 8003dc4:	4606      	mov	r6, r0
 8003dc6:	f8c4 02b8 	str.w	r0, [r4, #696]	; 0x2b8
  if (pdev->pClassData == NULL)
 8003dca:	b358      	cbz	r0, 8003e24 <USBD_CDC_Init+0xa4>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8003dcc:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4798      	blx	r3
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003dd4:	f894 8010 	ldrb.w	r8, [r4, #16]
    hcdc->TxState = 0U;
 8003dd8:	2700      	movs	r7, #0
 8003dda:	f8c6 7214 	str.w	r7, [r6, #532]	; 0x214
    hcdc->RxState = 0U;
 8003dde:	f8c6 7218 	str.w	r7, [r6, #536]	; 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003de2:	f1b8 0f00 	cmp.w	r8, #0
 8003de6:	d113      	bne.n	8003e10 <USBD_CDC_Init+0x90>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8003de8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dec:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8003df0:	4629      	mov	r1, r5
 8003df2:	4620      	mov	r0, r4
 8003df4:	f001 f91a 	bl	800502c <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8003df8:	4640      	mov	r0, r8
 8003dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8003dfe:	2340      	movs	r3, #64	; 0x40
 8003e00:	2202      	movs	r2, #2
 8003e02:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8003e04:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8003e06:	f001 f8ab 	bl	8004f60 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8003e0a:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8003e0c:	2340      	movs	r3, #64	; 0x40
 8003e0e:	e7c6      	b.n	8003d9e <USBD_CDC_Init+0x1e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8003e10:	2340      	movs	r3, #64	; 0x40
 8003e12:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8003e16:	4629      	mov	r1, r5
 8003e18:	4620      	mov	r0, r4
 8003e1a:	f001 f907 	bl	800502c <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8003e1e:	4638      	mov	r0, r7
 8003e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ret = 1U;
 8003e24:	4628      	mov	r0, r5
}
 8003e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003e2a <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8003e2a:	b119      	cbz	r1, 8003e34 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 8003e2c:	f8c0 12bc 	str.w	r1, [r0, #700]	; 0x2bc
    ret = USBD_OK;
 8003e30:	2000      	movs	r0, #0
 8003e32:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8003e34:	2002      	movs	r0, #2
  }

  return ret;
}
 8003e36:	4770      	bx	lr

08003e38 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003e38:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return USBD_OK;
}
 8003e3c:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8003e3e:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8003e42:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8003e46:	4770      	bx	lr

08003e48 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 8003e48:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  return USBD_OK;
}
 8003e4c:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8003e4e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8003e52:	4770      	bx	lr

08003e54 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8003e54:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
{
 8003e58:	b510      	push	{r4, lr}

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8003e5a:	b162      	cbz	r2, 8003e76 <USBD_CDC_ReceivePacket+0x22>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8003e5c:	7c04      	ldrb	r4, [r0, #16]
 8003e5e:	b944      	cbnz	r4, 8003e72 <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003e60:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003e64:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8003e68:	2101      	movs	r1, #1
 8003e6a:	f001 f8df 	bl	800502c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8003e6e:	2000      	movs	r0, #0
 8003e70:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8003e72:	2340      	movs	r3, #64	; 0x40
 8003e74:	e7f6      	b.n	8003e64 <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8003e76:	2002      	movs	r0, #2
  }
}
 8003e78:	bd10      	pop	{r4, pc}

08003e7a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8003e7a:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8003e7c:	b180      	cbz	r0, 8003ea0 <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8003e7e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003e82:	b113      	cbz	r3, 8003e8a <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8003e84:	2300      	movs	r3, #0
 8003e86:	f8c0 32b4 	str.w	r3, [r0, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8003e8a:	b109      	cbz	r1, 8003e90 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8003e8c:	f8c0 12b0 	str.w	r1, [r0, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003e90:	2301      	movs	r3, #1
 8003e92:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->id = id;
 8003e96:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8003e98:	f001 f80e 	bl	8004eb8 <USBD_LL_Init>

  return USBD_OK;
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8003ea0:	2002      	movs	r0, #2
}
 8003ea2:	bd08      	pop	{r3, pc}

08003ea4 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 8003ea4:	b119      	cbz	r1, 8003eae <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8003ea6:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
    status = USBD_OK;
 8003eaa:	2000      	movs	r0, #0
 8003eac:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8003eae:	2002      	movs	r0, #2
  }

  return status;
}
 8003eb0:	4770      	bx	lr

08003eb2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8003eb2:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8003eb4:	f001 f846 	bl	8004f44 <USBD_LL_Start>

  return USBD_OK;
}
 8003eb8:	2000      	movs	r0, #0
 8003eba:	bd08      	pop	{r3, pc}

08003ebc <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003ebc:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8003ebe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003ec2:	b90b      	cbnz	r3, 8003ec8 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef ret = USBD_FAIL;
 8003ec4:	2002      	movs	r0, #2
 8003ec6:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4798      	blx	r3
 8003ecc:	2800      	cmp	r0, #0
 8003ece:	d1f9      	bne.n	8003ec4 <USBD_SetClassConfig+0x8>
      ret = USBD_OK;
    }
  }

  return ret;
}
 8003ed0:	bd08      	pop	{r3, pc}

08003ed2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003ed2:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8003ed4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	4798      	blx	r3

  return USBD_OK;
}
 8003edc:	2000      	movs	r0, #0
 8003ede:	bd08      	pop	{r3, pc}

08003ee0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003ee0:	b538      	push	{r3, r4, r5, lr}
 8003ee2:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003ee4:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
 8003ee8:	4628      	mov	r0, r5
 8003eea:	f000 faea 	bl	80044c2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8003eee:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8003ef0:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
  pdev->ep0_state = USBD_EP0_SETUP;
 8003ef4:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 8003ef8:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 8003efc:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 8003f00:	f001 031f 	and.w	r3, r1, #31
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d00e      	beq.n	8003f26 <USBD_LL_SetupStage+0x46>
 8003f08:	d307      	bcc.n	8003f1a <USBD_LL_SetupStage+0x3a>
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d010      	beq.n	8003f30 <USBD_LL_SetupStage+0x50>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8003f0e:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003f12:	4620      	mov	r0, r4
 8003f14:	f001 f842 	bl	8004f9c <USBD_LL_StallEP>
      break;
 8003f18:	e003      	b.n	8003f22 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 8003f1a:	4629      	mov	r1, r5
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	f000 f8f7 	bl	8004110 <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8003f22:	2000      	movs	r0, #0
 8003f24:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 8003f26:	4629      	mov	r1, r5
 8003f28:	4620      	mov	r0, r4
 8003f2a:	f000 fa1d 	bl	8004368 <USBD_StdItfReq>
      break;
 8003f2e:	e7f8      	b.n	8003f22 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 8003f30:	4629      	mov	r1, r5
 8003f32:	4620      	mov	r0, r4
 8003f34:	f000 fa3d 	bl	80043b2 <USBD_StdEPReq>
      break;
 8003f38:	e7f3      	b.n	8003f22 <USBD_LL_SetupStage+0x42>

08003f3a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8003f3a:	b570      	push	{r4, r5, r6, lr}
 8003f3c:	4605      	mov	r5, r0
 8003f3e:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8003f40:	bb49      	cbnz	r1, 8003f96 <USBD_LL_DataOutStage+0x5c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003f42:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 8003f46:	2b03      	cmp	r3, #3
 8003f48:	d11e      	bne.n	8003f88 <USBD_LL_DataOutStage+0x4e>
    {
      if (pep->rem_length > pep->maxpacket)
 8003f4a:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160
 8003f4e:	f8d0 2164 	ldr.w	r2, [r0, #356]	; 0x164
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d90b      	bls.n	8003f6e <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -= pep->maxpacket;
 8003f56:	1a9b      	subs	r3, r3, r2

        USBD_CtlContinueRx(pdev, pdata,
 8003f58:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 8003f5a:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 8003f5e:	bf8c      	ite	hi
 8003f60:	b29a      	uxthhi	r2, r3
 8003f62:	b292      	uxthls	r2, r2
 8003f64:	4631      	mov	r1, r6
 8003f66:	f000 fb0b 	bl	8004580 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8003f6a:	2000      	movs	r0, #0
    pdev->pClass->DataOut(pdev, epnum);
 8003f6c:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8003f6e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	b123      	cbz	r3, 8003f80 <USBD_LL_DataOutStage+0x46>
 8003f76:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8003f7a:	2a03      	cmp	r2, #3
 8003f7c:	d100      	bne.n	8003f80 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev);
 8003f7e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003f80:	4628      	mov	r0, r5
 8003f82:	f000 fb05 	bl	8004590 <USBD_CtlSendStatus>
 8003f86:	e7f0      	b.n	8003f6a <USBD_LL_DataOutStage+0x30>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8003f88:	2b05      	cmp	r3, #5
 8003f8a:	d1ee      	bne.n	8003f6a <USBD_LL_DataOutStage+0x30>
        pdev->ep0_state = USBD_EP0_IDLE;
 8003f8c:	f8c5 1294 	str.w	r1, [r5, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8003f90:	f001 f804 	bl	8004f9c <USBD_LL_StallEP>
 8003f94:	e7e9      	b.n	8003f6a <USBD_LL_DataOutStage+0x30>
  else if ((pdev->pClass->DataOut != NULL) &&
 8003f96:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	b12b      	cbz	r3, 8003faa <USBD_LL_DataOutStage+0x70>
 8003f9e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8003fa2:	2a03      	cmp	r2, #3
 8003fa4:	d101      	bne.n	8003faa <USBD_LL_DataOutStage+0x70>
    pdev->pClass->DataOut(pdev, epnum);
 8003fa6:	4798      	blx	r3
 8003fa8:	e7df      	b.n	8003f6a <USBD_LL_DataOutStage+0x30>
    return USBD_FAIL;
 8003faa:	2002      	movs	r0, #2
}
 8003fac:	bd70      	pop	{r4, r5, r6, pc}

08003fae <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8003fae:	b570      	push	{r4, r5, r6, lr}
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8003fb4:	460e      	mov	r6, r1
 8003fb6:	2900      	cmp	r1, #0
 8003fb8:	d148      	bne.n	800404c <USBD_LL_DataInStage+0x9e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8003fba:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8003fbe:	2a02      	cmp	r2, #2
 8003fc0:	d13d      	bne.n	800403e <USBD_LL_DataInStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8003fc2:	6a05      	ldr	r5, [r0, #32]
 8003fc4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003fc6:	4295      	cmp	r5, r2
 8003fc8:	d914      	bls.n	8003ff4 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -= pep->maxpacket;
 8003fca:	1aaa      	subs	r2, r5, r2
 8003fcc:	6202      	str	r2, [r0, #32]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8003fce:	4619      	mov	r1, r3
 8003fd0:	b292      	uxth	r2, r2
 8003fd2:	f000 fabe 	bl	8004552 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003fd6:	4633      	mov	r3, r6
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003fd8:	461a      	mov	r2, r3
 8003fda:	4619      	mov	r1, r3
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f001 f825 	bl	800502c <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 8003fe2:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	f04f 0000 	mov.w	r0, #0
 8003fec:	d13a      	bne.n	8004064 <USBD_LL_DataInStage+0xb6>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8003fee:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
 8003ff2:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8003ff4:	69c3      	ldr	r3, [r0, #28]
 8003ff6:	fbb3 f5f2 	udiv	r5, r3, r2
 8003ffa:	fb02 3515 	mls	r5, r2, r5, r3
 8003ffe:	b965      	cbnz	r5, 800401a <USBD_LL_DataInStage+0x6c>
 8004000:	429a      	cmp	r2, r3
 8004002:	d80a      	bhi.n	800401a <USBD_LL_DataInStage+0x6c>
            (pep->total_length >= pep->maxpacket) &&
 8004004:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
 8004008:	4293      	cmp	r3, r2
 800400a:	d206      	bcs.n	800401a <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800400c:	462a      	mov	r2, r5
 800400e:	f000 faa0 	bl	8004552 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8004012:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004016:	462b      	mov	r3, r5
 8004018:	e7de      	b.n	8003fd8 <USBD_LL_DataInStage+0x2a>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800401a:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	b12b      	cbz	r3, 800402e <USBD_LL_DataInStage+0x80>
 8004022:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8004026:	2a03      	cmp	r2, #3
 8004028:	d101      	bne.n	800402e <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev);
 800402a:	4620      	mov	r0, r4
 800402c:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 800402e:	2180      	movs	r1, #128	; 0x80
 8004030:	4620      	mov	r0, r4
 8004032:	f000 ffb3 	bl	8004f9c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8004036:	4620      	mov	r0, r4
 8004038:	f000 fab5 	bl	80045a6 <USBD_CtlReceiveStatus>
 800403c:	e7d1      	b.n	8003fe2 <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800403e:	f032 0304 	bics.w	r3, r2, #4
 8004042:	d1ce      	bne.n	8003fe2 <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 8004044:	2180      	movs	r1, #128	; 0x80
 8004046:	f000 ffa9 	bl	8004f9c <USBD_LL_StallEP>
 800404a:	e7ca      	b.n	8003fe2 <USBD_LL_DataInStage+0x34>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800404c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	b133      	cbz	r3, 8004062 <USBD_LL_DataInStage+0xb4>
 8004054:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004058:	2a03      	cmp	r2, #3
 800405a:	d102      	bne.n	8004062 <USBD_LL_DataInStage+0xb4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 800405c:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800405e:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8004060:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8004062:	2002      	movs	r0, #2
}
 8004064:	bd70      	pop	{r4, r5, r6, pc}

08004066 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8004066:	b570      	push	{r4, r5, r6, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004068:	2200      	movs	r2, #0
{
 800406a:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800406c:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800406e:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004070:	2640      	movs	r6, #64	; 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004072:	2340      	movs	r3, #64	; 0x40
 8004074:	f000 ff74 	bl	8004f60 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004078:	4633      	mov	r3, r6
 800407a:	2180      	movs	r1, #128	; 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800407c:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004080:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004084:	2200      	movs	r2, #0
 8004086:	4620      	mov	r0, r4
 8004088:	f000 ff6a 	bl	8004f60 <USBD_LL_OpenEP>
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 800408c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8004090:	61a5      	str	r5, [r4, #24]
  pdev->ep0_state = USBD_EP0_IDLE;
 8004092:	2100      	movs	r1, #0
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004094:	6266      	str	r6, [r4, #36]	; 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004096:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800409a:	f8c4 1294 	str.w	r1, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 800409e:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 80040a0:	f8c4 12a4 	str.w	r1, [r4, #676]	; 0x2a4
  if (pdev->pClassData)
 80040a4:	b123      	cbz	r3, 80040b0 <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80040a6:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80040aa:	4620      	mov	r0, r4
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	4798      	blx	r3
  }

  return USBD_OK;
}
 80040b0:	2000      	movs	r0, #0
 80040b2:	bd70      	pop	{r4, r5, r6, pc}

080040b4 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80040b4:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80040b6:	2000      	movs	r0, #0
 80040b8:	4770      	bx	lr

080040ba <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80040ba:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80040be:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80040c2:	2304      	movs	r3, #4
 80040c4:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 80040c8:	2000      	movs	r0, #0
 80040ca:	4770      	bx	lr

080040cc <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80040cc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80040d0:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 80040d2:	bf04      	itt	eq
 80040d4:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 80040d8:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 80040dc:	2000      	movs	r0, #0
 80040de:	4770      	bx	lr

080040e0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80040e0:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80040e2:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80040e6:	2a03      	cmp	r2, #3
 80040e8:	d104      	bne.n	80040f4 <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 80040ea:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80040ee:	69db      	ldr	r3, [r3, #28]
 80040f0:	b103      	cbz	r3, 80040f4 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 80040f2:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 80040f4:	2000      	movs	r0, #0
 80040f6:	bd08      	pop	{r3, pc}

080040f8 <USBD_CtlError.constprop.1>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 80040f8:	b510      	push	{r4, lr}
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 80040fa:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError(USBD_HandleTypeDef *pdev,
 80040fc:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 80040fe:	f000 ff4d 	bl	8004f9c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8004102:	4620      	mov	r0, r4
 8004104:	2100      	movs	r1, #0
}
 8004106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 800410a:	f000 bf47 	b.w	8004f9c <USBD_LL_StallEP>
	...

08004110 <USBD_StdDevReq>:
{
 8004110:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004112:	780b      	ldrb	r3, [r1, #0]
 8004114:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004118:	2b20      	cmp	r3, #32
{
 800411a:	4604      	mov	r4, r0
 800411c:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800411e:	d011      	beq.n	8004144 <USBD_StdDevReq+0x34>
 8004120:	2b40      	cmp	r3, #64	; 0x40
 8004122:	d00f      	beq.n	8004144 <USBD_StdDevReq+0x34>
 8004124:	bb73      	cbnz	r3, 8004184 <USBD_StdDevReq+0x74>
      switch (req->bRequest)
 8004126:	784b      	ldrb	r3, [r1, #1]
 8004128:	2b09      	cmp	r3, #9
 800412a:	d82a      	bhi.n	8004182 <USBD_StdDevReq+0x72>
 800412c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004130:	010e00f2 	.word	0x010e00f2
 8004134:	01070029 	.word	0x01070029
 8004138:	008b0029 	.word	0x008b0029
 800413c:	00290013 	.word	0x00290013
 8004140:	00a700da 	.word	0x00a700da
      pdev->pClass->Setup(pdev, req);
 8004144:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004148:	4629      	mov	r1, r5
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	4620      	mov	r0, r4
 800414e:	4798      	blx	r3
}
 8004150:	2000      	movs	r0, #0
 8004152:	b003      	add	sp, #12
 8004154:	bd30      	pop	{r4, r5, pc}
  uint16_t len = 0U;
 8004156:	2300      	movs	r3, #0
 8004158:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800415c:	884b      	ldrh	r3, [r1, #2]
 800415e:	0a1a      	lsrs	r2, r3, #8
 8004160:	3a01      	subs	r2, #1
 8004162:	2a0e      	cmp	r2, #14
 8004164:	d80d      	bhi.n	8004182 <USBD_StdDevReq+0x72>
 8004166:	e8df f002 	tbb	[pc, r2]
 800416a:	2c10      	.short	0x2c10
 800416c:	590c0c39 	.word	0x590c0c39
 8004170:	0c0c0c63 	.word	0x0c0c0c63
 8004174:	0c0c0c0c 	.word	0x0c0c0c0c
 8004178:	08          	.byte	0x08
 8004179:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800417a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800417e:	69db      	ldr	r3, [r3, #28]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004180:	b933      	cbnz	r3, 8004190 <USBD_StdDevReq+0x80>
          USBD_CtlError(pdev, req);
 8004182:	4620      	mov	r0, r4
      USBD_CtlError(pdev, req);
 8004184:	f7ff ffb8 	bl	80040f8 <USBD_CtlError.constprop.1>
  return ret;
 8004188:	e7e2      	b.n	8004150 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800418a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800418e:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004190:	7c20      	ldrb	r0, [r4, #16]
 8004192:	f10d 0106 	add.w	r1, sp, #6
 8004196:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8004198:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800419c:	b152      	cbz	r2, 80041b4 <USBD_StdDevReq+0xa4>
 800419e:	88eb      	ldrh	r3, [r5, #6]
 80041a0:	b143      	cbz	r3, 80041b4 <USBD_StdDevReq+0xa4>
      len = MIN(len, req->wLength);
 80041a2:	429a      	cmp	r2, r3
 80041a4:	bf28      	it	cs
 80041a6:	461a      	movcs	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80041a8:	4601      	mov	r1, r0
 80041aa:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 80041ac:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80041b0:	f000 f9c2 	bl	8004538 <USBD_CtlSendData>
    if (req->wLength == 0U)
 80041b4:	88eb      	ldrh	r3, [r5, #6]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1ca      	bne.n	8004150 <USBD_StdDevReq+0x40>
        USBD_CtlSendStatus(pdev);
 80041ba:	4620      	mov	r0, r4
 80041bc:	f000 f9e8 	bl	8004590 <USBD_CtlSendStatus>
 80041c0:	e7c6      	b.n	8004150 <USBD_StdDevReq+0x40>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80041c2:	7c02      	ldrb	r2, [r0, #16]
 80041c4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80041c8:	b932      	cbnz	r2, 80041d8 <USBD_StdDevReq+0xc8>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80041ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80041cc:	f10d 0006 	add.w	r0, sp, #6
 80041d0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80041d2:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80041d4:	7043      	strb	r3, [r0, #1]
 80041d6:	e7df      	b.n	8004198 <USBD_StdDevReq+0x88>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80041d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041da:	e7f7      	b.n	80041cc <USBD_StdDevReq+0xbc>
      switch ((uint8_t)(req->wValue))
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b05      	cmp	r3, #5
 80041e0:	d8cf      	bhi.n	8004182 <USBD_StdDevReq+0x72>
 80041e2:	e8df f003 	tbb	[pc, r3]
 80041e6:	0703      	.short	0x0703
 80041e8:	17130f0b 	.word	0x17130f0b
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80041ec:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	e7c5      	b.n	8004180 <USBD_StdDevReq+0x70>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80041f4:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	e7c1      	b.n	8004180 <USBD_StdDevReq+0x70>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80041fc:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	e7bd      	b.n	8004180 <USBD_StdDevReq+0x70>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004204:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	e7b9      	b.n	8004180 <USBD_StdDevReq+0x70>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800420c:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	e7b5      	b.n	8004180 <USBD_StdDevReq+0x70>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004214:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	e7b1      	b.n	8004180 <USBD_StdDevReq+0x70>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800421c:	7c03      	ldrb	r3, [r0, #16]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1af      	bne.n	8004182 <USBD_StdDevReq+0x72>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004222:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004226:	f10d 0006 	add.w	r0, sp, #6
 800422a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422c:	4798      	blx	r3
 800422e:	e7b3      	b.n	8004198 <USBD_StdDevReq+0x88>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004230:	7c03      	ldrb	r3, [r0, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1a5      	bne.n	8004182 <USBD_StdDevReq+0x72>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004236:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800423a:	f10d 0006 	add.w	r0, sp, #6
 800423e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004240:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004242:	2307      	movs	r3, #7
 8004244:	e7c6      	b.n	80041d4 <USBD_StdDevReq+0xc4>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8004246:	888b      	ldrh	r3, [r1, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d19a      	bne.n	8004182 <USBD_StdDevReq+0x72>
 800424c:	88cb      	ldrh	r3, [r1, #6]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d197      	bne.n	8004182 <USBD_StdDevReq+0x72>
 8004252:	884d      	ldrh	r5, [r1, #2]
 8004254:	2d7f      	cmp	r5, #127	; 0x7f
 8004256:	d894      	bhi.n	8004182 <USBD_StdDevReq+0x72>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004258:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800425c:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800425e:	b2e9      	uxtb	r1, r5
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004260:	d08f      	beq.n	8004182 <USBD_StdDevReq+0x72>
      pdev->dev_address = dev_addr;
 8004262:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8004266:	f000 fec5 	bl	8004ff4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800426a:	4620      	mov	r0, r4
 800426c:	f000 f990 	bl	8004590 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8004270:	b11d      	cbz	r5, 800427a <USBD_StdDevReq+0x16a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004272:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004274:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8004278:	e76a      	b.n	8004150 <USBD_StdDevReq+0x40>
 800427a:	2301      	movs	r3, #1
 800427c:	e7fa      	b.n	8004274 <USBD_StdDevReq+0x164>
  cfgidx = (uint8_t)(req->wValue);
 800427e:	7889      	ldrb	r1, [r1, #2]
 8004280:	4d38      	ldr	r5, [pc, #224]	; (8004364 <USBD_StdDevReq+0x254>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004282:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8004284:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004286:	f63f af7c 	bhi.w	8004182 <USBD_StdDevReq+0x72>
    switch (pdev->dev_state)
 800428a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800428e:	2b02      	cmp	r3, #2
 8004290:	d008      	beq.n	80042a4 <USBD_StdDevReq+0x194>
 8004292:	2b03      	cmp	r3, #3
 8004294:	d014      	beq.n	80042c0 <USBD_StdDevReq+0x1b0>
        USBD_CtlError(pdev, req);
 8004296:	f7ff ff2f 	bl	80040f8 <USBD_CtlError.constprop.1>
        USBD_ClrClassConfig(pdev, cfgidx);
 800429a:	7829      	ldrb	r1, [r5, #0]
 800429c:	4620      	mov	r0, r4
 800429e:	f7ff fe18 	bl	8003ed2 <USBD_ClrClassConfig>
 80042a2:	e755      	b.n	8004150 <USBD_StdDevReq+0x40>
        if (cfgidx)
 80042a4:	2900      	cmp	r1, #0
 80042a6:	d088      	beq.n	80041ba <USBD_StdDevReq+0xaa>
          pdev->dev_config = cfgidx;
 80042a8:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80042aa:	2303      	movs	r3, #3
          pdev->dev_config = cfgidx;
 80042ac:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80042ae:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80042b2:	4620      	mov	r0, r4
 80042b4:	f7ff fe02 	bl	8003ebc <USBD_SetClassConfig>
 80042b8:	2802      	cmp	r0, #2
 80042ba:	f47f af7e 	bne.w	80041ba <USBD_StdDevReq+0xaa>
 80042be:	e760      	b.n	8004182 <USBD_StdDevReq+0x72>
        if (cfgidx == 0U)
 80042c0:	b931      	cbnz	r1, 80042d0 <USBD_StdDevReq+0x1c0>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80042c2:	2302      	movs	r3, #2
 80042c4:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80042c8:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80042ca:	f7ff fe02 	bl	8003ed2 <USBD_ClrClassConfig>
 80042ce:	e774      	b.n	80041ba <USBD_StdDevReq+0xaa>
        else if (cfgidx != pdev->dev_config)
 80042d0:	6841      	ldr	r1, [r0, #4]
 80042d2:	2901      	cmp	r1, #1
 80042d4:	f43f af71 	beq.w	80041ba <USBD_StdDevReq+0xaa>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80042d8:	b2c9      	uxtb	r1, r1
 80042da:	f7ff fdfa 	bl	8003ed2 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80042de:	7829      	ldrb	r1, [r5, #0]
 80042e0:	6061      	str	r1, [r4, #4]
 80042e2:	e7e6      	b.n	80042b2 <USBD_StdDevReq+0x1a2>
  if (req->wLength != 1U)
 80042e4:	88ca      	ldrh	r2, [r1, #6]
 80042e6:	2a01      	cmp	r2, #1
 80042e8:	f47f af4b 	bne.w	8004182 <USBD_StdDevReq+0x72>
    switch (pdev->dev_state)
 80042ec:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f43f af46 	beq.w	8004182 <USBD_StdDevReq+0x72>
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d904      	bls.n	8004304 <USBD_StdDevReq+0x1f4>
 80042fa:	2b03      	cmp	r3, #3
 80042fc:	f47f af41 	bne.w	8004182 <USBD_StdDevReq+0x72>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8004300:	1d01      	adds	r1, r0, #4
 8004302:	e003      	b.n	800430c <USBD_StdDevReq+0x1fc>
        pdev->dev_default_config = 0U;
 8004304:	4601      	mov	r1, r0
 8004306:	2300      	movs	r3, #0
 8004308:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800430c:	4620      	mov	r0, r4
 800430e:	f000 f913 	bl	8004538 <USBD_CtlSendData>
 8004312:	e71d      	b.n	8004150 <USBD_StdDevReq+0x40>
  switch (pdev->dev_state)
 8004314:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004318:	3b01      	subs	r3, #1
 800431a:	2b02      	cmp	r3, #2
 800431c:	f63f af31 	bhi.w	8004182 <USBD_StdDevReq+0x72>
      if (req->wLength != 0x2U)
 8004320:	88cb      	ldrh	r3, [r1, #6]
 8004322:	2b02      	cmp	r3, #2
 8004324:	f47f af2d 	bne.w	8004182 <USBD_StdDevReq+0x72>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8004328:	2301      	movs	r3, #1
 800432a:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 800432c:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 8004330:	b10b      	cbz	r3, 8004336 <USBD_StdDevReq+0x226>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8004332:	2303      	movs	r3, #3
 8004334:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8004336:	2202      	movs	r2, #2
 8004338:	f104 010c 	add.w	r1, r4, #12
 800433c:	e7e6      	b.n	800430c <USBD_StdDevReq+0x1fc>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800433e:	884b      	ldrh	r3, [r1, #2]
 8004340:	2b01      	cmp	r3, #1
 8004342:	f47f af05 	bne.w	8004150 <USBD_StdDevReq+0x40>
        pdev->dev_remote_wakeup = 0U;
 8004346:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4
 800434a:	e736      	b.n	80041ba <USBD_StdDevReq+0xaa>
  switch (pdev->dev_state)
 800434c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004350:	3b01      	subs	r3, #1
 8004352:	2b02      	cmp	r3, #2
 8004354:	f63f af15 	bhi.w	8004182 <USBD_StdDevReq+0x72>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004358:	884b      	ldrh	r3, [r1, #2]
 800435a:	2b01      	cmp	r3, #1
 800435c:	f47f aef8 	bne.w	8004150 <USBD_StdDevReq+0x40>
        pdev->dev_remote_wakeup = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	e7f0      	b.n	8004346 <USBD_StdDevReq+0x236>
 8004364:	20000204 	.word	0x20000204

08004368 <USBD_StdItfReq>:
{
 8004368:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800436a:	780b      	ldrb	r3, [r1, #0]
 800436c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004370:	2b20      	cmp	r3, #32
{
 8004372:	4604      	mov	r4, r0
 8004374:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004376:	d002      	beq.n	800437e <USBD_StdItfReq+0x16>
 8004378:	2b40      	cmp	r3, #64	; 0x40
 800437a:	d000      	beq.n	800437e <USBD_StdItfReq+0x16>
 800437c:	b9b3      	cbnz	r3, 80043ac <USBD_StdItfReq+0x44>
      switch (pdev->dev_state)
 800437e:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8004382:	3b01      	subs	r3, #1
 8004384:	2b02      	cmp	r3, #2
 8004386:	d810      	bhi.n	80043aa <USBD_StdItfReq+0x42>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8004388:	792b      	ldrb	r3, [r5, #4]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d80d      	bhi.n	80043aa <USBD_StdItfReq+0x42>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800438e:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004392:	4629      	mov	r1, r5
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	4620      	mov	r0, r4
 8004398:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800439a:	88eb      	ldrh	r3, [r5, #6]
 800439c:	b91b      	cbnz	r3, 80043a6 <USBD_StdItfReq+0x3e>
 800439e:	b910      	cbnz	r0, 80043a6 <USBD_StdItfReq+0x3e>
              USBD_CtlSendStatus(pdev);
 80043a0:	4620      	mov	r0, r4
 80043a2:	f000 f8f5 	bl	8004590 <USBD_CtlSendStatus>
}
 80043a6:	2000      	movs	r0, #0
 80043a8:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
 80043aa:	4620      	mov	r0, r4
      USBD_CtlError(pdev, req);
 80043ac:	f7ff fea4 	bl	80040f8 <USBD_CtlError.constprop.1>
      break;
 80043b0:	e7f9      	b.n	80043a6 <USBD_StdItfReq+0x3e>

080043b2 <USBD_StdEPReq>:
{
 80043b2:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80043b4:	780a      	ldrb	r2, [r1, #0]
 80043b6:	f002 0260 	and.w	r2, r2, #96	; 0x60
 80043ba:	2a20      	cmp	r2, #32
{
 80043bc:	4604      	mov	r4, r0
 80043be:	460b      	mov	r3, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80043c0:	d013      	beq.n	80043ea <USBD_StdEPReq+0x38>
 80043c2:	2a40      	cmp	r2, #64	; 0x40
 80043c4:	d011      	beq.n	80043ea <USBD_StdEPReq+0x38>
 80043c6:	b96a      	cbnz	r2, 80043e4 <USBD_StdEPReq+0x32>
      switch (req->bRequest)
 80043c8:	785d      	ldrb	r5, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 80043ca:	888a      	ldrh	r2, [r1, #4]
      switch (req->bRequest)
 80043cc:	2d01      	cmp	r5, #1
  ep_addr  = LOBYTE(req->wIndex);
 80043ce:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 80043d0:	d01f      	beq.n	8004412 <USBD_StdEPReq+0x60>
 80043d2:	d335      	bcc.n	8004440 <USBD_StdEPReq+0x8e>
 80043d4:	2d03      	cmp	r5, #3
 80043d6:	d105      	bne.n	80043e4 <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 80043d8:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80043dc:	2a02      	cmp	r2, #2
 80043de:	d026      	beq.n	800442e <USBD_StdEPReq+0x7c>
 80043e0:	2a03      	cmp	r2, #3
 80043e2:	d00a      	beq.n	80043fa <USBD_StdEPReq+0x48>
      USBD_CtlError(pdev, req);
 80043e4:	f7ff fe88 	bl	80040f8 <USBD_CtlError.constprop.1>
      break;
 80043e8:	e005      	b.n	80043f6 <USBD_StdEPReq+0x44>
      pdev->pClass->Setup(pdev, req);
 80043ea:	f8d4 22b4 	ldr.w	r2, [r4, #692]	; 0x2b4
 80043ee:	4619      	mov	r1, r3
 80043f0:	6892      	ldr	r2, [r2, #8]
 80043f2:	4620      	mov	r0, r4
 80043f4:	4790      	blx	r2
}
 80043f6:	2000      	movs	r0, #0
 80043f8:	bd38      	pop	{r3, r4, r5, pc}
              if (req->wValue == USB_FEATURE_EP_HALT)
 80043fa:	885a      	ldrh	r2, [r3, #2]
 80043fc:	b92a      	cbnz	r2, 800440a <USBD_StdEPReq+0x58>
                if ((ep_addr != 0x00U) &&
 80043fe:	064a      	lsls	r2, r1, #25
 8004400:	d003      	beq.n	800440a <USBD_StdEPReq+0x58>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8004402:	88db      	ldrh	r3, [r3, #6]
 8004404:	b90b      	cbnz	r3, 800440a <USBD_StdEPReq+0x58>
                  USBD_LL_StallEP(pdev, ep_addr);
 8004406:	f000 fdc9 	bl	8004f9c <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 800440a:	4620      	mov	r0, r4
 800440c:	f000 f8c0 	bl	8004590 <USBD_CtlSendStatus>
              break;
 8004410:	e7f1      	b.n	80043f6 <USBD_StdEPReq+0x44>
          switch (pdev->dev_state)
 8004412:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004416:	2a02      	cmp	r2, #2
 8004418:	d009      	beq.n	800442e <USBD_StdEPReq+0x7c>
 800441a:	2a03      	cmp	r2, #3
 800441c:	d1e2      	bne.n	80043e4 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800441e:	885b      	ldrh	r3, [r3, #2]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1e8      	bne.n	80043f6 <USBD_StdEPReq+0x44>
                if ((ep_addr & 0x7FU) != 0x00U)
 8004424:	064d      	lsls	r5, r1, #25
 8004426:	d0f0      	beq.n	800440a <USBD_StdEPReq+0x58>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8004428:	f000 fdc6 	bl	8004fb8 <USBD_LL_ClearStallEP>
 800442c:	e7ed      	b.n	800440a <USBD_StdEPReq+0x58>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800442e:	064b      	lsls	r3, r1, #25
 8004430:	d017      	beq.n	8004462 <USBD_StdEPReq+0xb0>
                USBD_LL_StallEP(pdev, ep_addr);
 8004432:	f000 fdb3 	bl	8004f9c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8004436:	2180      	movs	r1, #128	; 0x80
 8004438:	4620      	mov	r0, r4
 800443a:	f000 fdaf 	bl	8004f9c <USBD_LL_StallEP>
 800443e:	e7da      	b.n	80043f6 <USBD_StdEPReq+0x44>
          switch (pdev->dev_state)
 8004440:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004444:	2b02      	cmp	r3, #2
 8004446:	d00e      	beq.n	8004466 <USBD_StdEPReq+0xb4>
 8004448:	2b03      	cmp	r3, #3
 800444a:	d1cb      	bne.n	80043e4 <USBD_StdEPReq+0x32>
              if ((ep_addr & 0x80U) == 0x80U)
 800444c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004450:	f04f 0314 	mov.w	r3, #20
 8004454:	f001 020f 	and.w	r2, r1, #15
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8004458:	fb03 0202 	mla	r2, r3, r2, r0
              if ((ep_addr & 0x80U) == 0x80U)
 800445c:	d012      	beq.n	8004484 <USBD_StdEPReq+0xd2>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800445e:	6992      	ldr	r2, [r2, #24]
 8004460:	b9da      	cbnz	r2, 800449a <USBD_StdEPReq+0xe8>
                USBD_CtlError(pdev, req);
 8004462:	4620      	mov	r0, r4
 8004464:	e7be      	b.n	80043e4 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8004466:	0649      	lsls	r1, r1, #25
 8004468:	d1fb      	bne.n	8004462 <USBD_StdEPReq+0xb0>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800446a:	0613      	lsls	r3, r2, #24
 800446c:	bf4c      	ite	mi
 800446e:	f100 0114 	addmi.w	r1, r0, #20
 8004472:	f500 71aa 	addpl.w	r1, r0, #340	; 0x154
              pep->status = 0x0000U;
 8004476:	2300      	movs	r3, #0
 8004478:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800447a:	2202      	movs	r2, #2
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800447c:	4620      	mov	r0, r4
 800447e:	f000 f85b 	bl	8004538 <USBD_CtlSendData>
              break;
 8004482:	e7b8      	b.n	80043f6 <USBD_StdEPReq+0x44>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8004484:	f8d2 2158 	ldr.w	r2, [r2, #344]	; 0x158
 8004488:	2a00      	cmp	r2, #0
 800448a:	d0ea      	beq.n	8004462 <USBD_StdEPReq+0xb0>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800448c:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8004490:	fb03 0505 	mla	r5, r3, r5, r0
 8004494:	f505 75aa 	add.w	r5, r5, #340	; 0x154
 8004498:	e004      	b.n	80044a4 <USBD_StdEPReq+0xf2>
 800449a:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800449e:	fb05 3503 	mla	r5, r5, r3, r3
 80044a2:	4405      	add	r5, r0
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80044a4:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 80044a8:	d103      	bne.n	80044b2 <USBD_StdEPReq+0x100>
                pep->status = 0x0001U;
 80044aa:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80044ac:	2202      	movs	r2, #2
 80044ae:	4629      	mov	r1, r5
 80044b0:	e7e4      	b.n	800447c <USBD_StdEPReq+0xca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80044b2:	4620      	mov	r0, r4
 80044b4:	f000 fd8e 	bl	8004fd4 <USBD_LL_IsStallEP>
 80044b8:	b108      	cbz	r0, 80044be <USBD_StdEPReq+0x10c>
                pep->status = 0x0001U;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e7f5      	b.n	80044aa <USBD_StdEPReq+0xf8>
                pep->status = 0x0000U;
 80044be:	6028      	str	r0, [r5, #0]
 80044c0:	e7f4      	b.n	80044ac <USBD_StdEPReq+0xfa>

080044c2 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 80044c2:	780b      	ldrb	r3, [r1, #0]
 80044c4:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80044c6:	784b      	ldrb	r3, [r1, #1]
 80044c8:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80044ca:	78ca      	ldrb	r2, [r1, #3]
 80044cc:	788b      	ldrb	r3, [r1, #2]
 80044ce:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80044d2:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80044d4:	794a      	ldrb	r2, [r1, #5]
 80044d6:	790b      	ldrb	r3, [r1, #4]
 80044d8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80044dc:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80044de:	79ca      	ldrb	r2, [r1, #7]
 80044e0:	798b      	ldrb	r3, [r1, #6]
 80044e2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80044e6:	80c3      	strh	r3, [r0, #6]
 80044e8:	4770      	bx	lr

080044ea <USBD_CtlError>:
{
 80044ea:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev, 0x80U);
 80044ec:	2180      	movs	r1, #128	; 0x80
{
 80044ee:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 80044f0:	f000 fd54 	bl	8004f9c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80044f4:	4620      	mov	r0, r4
 80044f6:	2100      	movs	r1, #0
}
 80044f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 80044fc:	f000 bd4e 	b.w	8004f9c <USBD_LL_StallEP>

08004500 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004500:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;

  if (desc != NULL)
 8004502:	b188      	cbz	r0, 8004528 <USBD_GetString+0x28>
 8004504:	4605      	mov	r5, r0
 8004506:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 8004508:	f815 4b01 	ldrb.w	r4, [r5], #1
 800450c:	b2db      	uxtb	r3, r3
 800450e:	2c00      	cmp	r4, #0
 8004510:	d1f9      	bne.n	8004506 <USBD_GetString+0x6>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8004512:	3301      	adds	r3, #1
 8004514:	005b      	lsls	r3, r3, #1
 8004516:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8004518:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800451a:	2303      	movs	r3, #3
 800451c:	704b      	strb	r3, [r1, #1]
 800451e:	3801      	subs	r0, #1
 8004520:	2302      	movs	r3, #2
    while (*desc != '\0')
 8004522:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004526:	b905      	cbnz	r5, 800452a <USBD_GetString+0x2a>
 8004528:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 800452a:	1c5a      	adds	r2, r3, #1
 800452c:	b2d2      	uxtb	r2, r2
 800452e:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0U;
 8004530:	3302      	adds	r3, #2
 8004532:	b2db      	uxtb	r3, r3
 8004534:	548c      	strb	r4, [r1, r2]
 8004536:	e7f4      	b.n	8004522 <USBD_GetString+0x22>

08004538 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8004538:	b510      	push	{r4, lr}
 800453a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800453c:	2202      	movs	r2, #2
 800453e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8004542:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004544:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8004546:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004548:	2100      	movs	r1, #0
 800454a:	f000 fd61 	bl	8005010 <USBD_LL_Transmit>

  return USBD_OK;
}
 800454e:	2000      	movs	r0, #0
 8004550:	bd10      	pop	{r4, pc}

08004552 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8004552:	b508      	push	{r3, lr}
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004554:	4613      	mov	r3, r2
 8004556:	460a      	mov	r2, r1
 8004558:	2100      	movs	r1, #0
 800455a:	f000 fd59 	bl	8005010 <USBD_LL_Transmit>

  return USBD_OK;
}
 800455e:	2000      	movs	r0, #0
 8004560:	bd08      	pop	{r3, pc}

08004562 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8004562:	b510      	push	{r4, lr}
 8004564:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8004566:	2203      	movs	r2, #3
 8004568:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800456c:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004570:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8004572:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004576:	2100      	movs	r1, #0
 8004578:	f000 fd58 	bl	800502c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800457c:	2000      	movs	r0, #0
 800457e:	bd10      	pop	{r4, pc}

08004580 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8004580:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004582:	4613      	mov	r3, r2
 8004584:	460a      	mov	r2, r1
 8004586:	2100      	movs	r1, #0
 8004588:	f000 fd50 	bl	800502c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800458c:	2000      	movs	r0, #0
 800458e:	bd08      	pop	{r3, pc}

08004590 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8004590:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004592:	2304      	movs	r3, #4
 8004594:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004598:	2300      	movs	r3, #0
 800459a:	461a      	mov	r2, r3
 800459c:	4619      	mov	r1, r3
 800459e:	f000 fd37 	bl	8005010 <USBD_LL_Transmit>

  return USBD_OK;
}
 80045a2:	2000      	movs	r0, #0
 80045a4:	bd08      	pop	{r3, pc}

080045a6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80045a6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80045a8:	2305      	movs	r3, #5
 80045aa:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80045ae:	2300      	movs	r3, #0
 80045b0:	461a      	mov	r2, r3
 80045b2:	4619      	mov	r1, r3
 80045b4:	f000 fd3a 	bl	800502c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80045b8:	2000      	movs	r0, #0
 80045ba:	bd08      	pop	{r3, pc}

080045bc <LL_AHB2_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80045bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 80045c0:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB2ENR, Periphs);
 80045c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045c4:	4302      	orrs	r2, r0
 80045c6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80045c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ca:	4018      	ands	r0, r3
 80045cc:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80045ce:	9b01      	ldr	r3, [sp, #4]
}
 80045d0:	b002      	add	sp, #8
 80045d2:	4770      	bx	lr

080045d4 <print_PMS7003>:
static void MX_LPUART1_UART_Init(void);
static void MX_TIM16_Init(void);
/* USER CODE BEGIN PFP */

void print_PMS7003(void)
{
 80045d4:	b570      	push	{r4, r5, r6, lr}
	uint16_t combine_value, check_byte_receive, check_byte_calculate=0;

	check_byte_receive=pms7003_Buffer[30]<<8|pms7003_Buffer[31];
 80045d6:	4c2f      	ldr	r4, [pc, #188]	; (8004694 <print_PMS7003+0xc0>)
 80045d8:	7fa3      	ldrb	r3, [r4, #30]
 80045da:	7fe6      	ldrb	r6, [r4, #31]
 80045dc:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
 80045e0:	2300      	movs	r3, #0
	uint16_t combine_value, check_byte_receive, check_byte_calculate=0;
 80045e2:	461d      	mov	r5, r3


	for(uint8_t i=0;i<30;i++)
	{
		check_byte_calculate+=pms7003_Buffer[i];
 80045e4:	5ce2      	ldrb	r2, [r4, r3]
 80045e6:	3301      	adds	r3, #1
 80045e8:	4415      	add	r5, r2
	for(uint8_t i=0;i<30;i++)
 80045ea:	2b1e      	cmp	r3, #30
		check_byte_calculate+=pms7003_Buffer[i];
 80045ec:	b2ad      	uxth	r5, r5
	for(uint8_t i=0;i<30;i++)
 80045ee:	d1f9      	bne.n	80045e4 <print_PMS7003+0x10>
	}

	printf("pms : 0x%X	crc_cal : 0x%X\r\n",check_byte_receive,check_byte_calculate);
 80045f0:	462a      	mov	r2, r5
 80045f2:	4631      	mov	r1, r6
 80045f4:	4828      	ldr	r0, [pc, #160]	; (8004698 <print_PMS7003+0xc4>)
 80045f6:	f000 fe37 	bl	8005268 <iprintf>

	if(check_byte_receive==check_byte_calculate)
 80045fa:	42ae      	cmp	r6, r5
 80045fc:	d144      	bne.n	8004688 <print_PMS7003+0xb4>
	{
		printf("PM1.0 : %d	",(combine_value=(pms7003_Buffer[10]<<8)|pms7003_Buffer[11]));
 80045fe:	7ae3      	ldrb	r3, [r4, #11]
 8004600:	7aa1      	ldrb	r1, [r4, #10]
 8004602:	4826      	ldr	r0, [pc, #152]	; (800469c <print_PMS7003+0xc8>)
 8004604:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004608:	f000 fe2e 	bl	8005268 <iprintf>
		printf("PM2.5 : %d	",(combine_value=(pms7003_Buffer[12]<<8)|pms7003_Buffer[13]));
 800460c:	7b63      	ldrb	r3, [r4, #13]
 800460e:	7b21      	ldrb	r1, [r4, #12]
 8004610:	4823      	ldr	r0, [pc, #140]	; (80046a0 <print_PMS7003+0xcc>)
 8004612:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004616:	f000 fe27 	bl	8005268 <iprintf>
		printf("PM10 : %d	",(combine_value=(pms7003_Buffer[14]<<8)|pms7003_Buffer[15]));
 800461a:	7be3      	ldrb	r3, [r4, #15]
 800461c:	7ba1      	ldrb	r1, [r4, #14]
 800461e:	4821      	ldr	r0, [pc, #132]	; (80046a4 <print_PMS7003+0xd0>)
 8004620:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004624:	f000 fe20 	bl	8005268 <iprintf>
		printf("0.3um : %d	",(combine_value=(pms7003_Buffer[16]<<8)|pms7003_Buffer[17]));
 8004628:	7c63      	ldrb	r3, [r4, #17]
 800462a:	7c21      	ldrb	r1, [r4, #16]
 800462c:	481e      	ldr	r0, [pc, #120]	; (80046a8 <print_PMS7003+0xd4>)
 800462e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004632:	f000 fe19 	bl	8005268 <iprintf>
		printf("0.5um : %d	",(combine_value=(pms7003_Buffer[18]<<8)|pms7003_Buffer[19]));
 8004636:	7ce3      	ldrb	r3, [r4, #19]
 8004638:	7ca1      	ldrb	r1, [r4, #18]
 800463a:	481c      	ldr	r0, [pc, #112]	; (80046ac <print_PMS7003+0xd8>)
 800463c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004640:	f000 fe12 	bl	8005268 <iprintf>
		printf("1.0um : %d	",(combine_value=(pms7003_Buffer[20]<<8)|pms7003_Buffer[21]));
 8004644:	7d63      	ldrb	r3, [r4, #21]
 8004646:	7d21      	ldrb	r1, [r4, #20]
 8004648:	4819      	ldr	r0, [pc, #100]	; (80046b0 <print_PMS7003+0xdc>)
 800464a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800464e:	f000 fe0b 	bl	8005268 <iprintf>
		printf("2.5um : %d	",(combine_value=(pms7003_Buffer[22]<<8)|pms7003_Buffer[23]));
 8004652:	7de3      	ldrb	r3, [r4, #23]
 8004654:	7da1      	ldrb	r1, [r4, #22]
 8004656:	4817      	ldr	r0, [pc, #92]	; (80046b4 <print_PMS7003+0xe0>)
 8004658:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800465c:	f000 fe04 	bl	8005268 <iprintf>
		printf("5.0um : %d	",(combine_value=(pms7003_Buffer[24]<<8)|pms7003_Buffer[25]));
 8004660:	7e63      	ldrb	r3, [r4, #25]
 8004662:	7e21      	ldrb	r1, [r4, #24]
 8004664:	4814      	ldr	r0, [pc, #80]	; (80046b8 <print_PMS7003+0xe4>)
 8004666:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800466a:	f000 fdfd 	bl	8005268 <iprintf>
		printf("10.0um : %d\n",(combine_value=(pms7003_Buffer[26]<<8)|pms7003_Buffer[27]));
 800466e:	7ea1      	ldrb	r1, [r4, #26]
 8004670:	7ee3      	ldrb	r3, [r4, #27]
 8004672:	4812      	ldr	r0, [pc, #72]	; (80046bc <print_PMS7003+0xe8>)
 8004674:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004678:	f000 fdf6 	bl	8005268 <iprintf>
		HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800467c:	2101      	movs	r1, #1
 800467e:	4810      	ldr	r0, [pc, #64]	; (80046c0 <print_PMS7003+0xec>)
	}
	else
	{
		printf("Check bytes not matched\r\n");
	}
}
 8004680:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8004684:	f7fc ba5d 	b.w	8000b42 <HAL_GPIO_TogglePin>
		printf("Check bytes not matched\r\n");
 8004688:	480e      	ldr	r0, [pc, #56]	; (80046c4 <print_PMS7003+0xf0>)
}
 800468a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("Check bytes not matched\r\n");
 800468e:	f000 be5f 	b.w	8005350 <puts>
 8004692:	bf00      	nop
 8004694:	20000438 	.word	0x20000438
 8004698:	08006180 	.word	0x08006180
 800469c:	0800619c 	.word	0x0800619c
 80046a0:	080061a8 	.word	0x080061a8
 80046a4:	080061b4 	.word	0x080061b4
 80046a8:	080061bf 	.word	0x080061bf
 80046ac:	080061cb 	.word	0x080061cb
 80046b0:	080061d7 	.word	0x080061d7
 80046b4:	080061e3 	.word	0x080061e3
 80046b8:	080061ef 	.word	0x080061ef
 80046bc:	080061fb 	.word	0x080061fb
 80046c0:	48000400 	.word	0x48000400
 80046c4:	08006208 	.word	0x08006208

080046c8 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int _write(int file,uint8_t*ptr,int len)
{
 80046c8:	b510      	push	{r4, lr}
  HAL_UART_Transmit(&huart1,ptr,len,1000);
 80046ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 80046ce:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart1,ptr,len,1000);
 80046d0:	4802      	ldr	r0, [pc, #8]	; (80046dc <_write+0x14>)
 80046d2:	b292      	uxth	r2, r2
 80046d4:	f7fe fcec 	bl	80030b0 <HAL_UART_Transmit>
  return len;
}
 80046d8:	4620      	mov	r0, r4
 80046da:	bd10      	pop	{r4, pc}
 80046dc:	200004e4 	.word	0x200004e4

080046e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80046e0:	b530      	push	{r4, r5, lr}
 80046e2:	b0af      	sub	sp, #188	; 0xbc
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046e4:	2248      	movs	r2, #72	; 0x48
 80046e6:	2100      	movs	r1, #0
 80046e8:	a808      	add	r0, sp, #32
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};

  /** Macro to configure the PLL multiplication factor 
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 80046ea:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046ee:	f000 fdb3 	bl	8005258 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80046f2:	221c      	movs	r2, #28
 80046f4:	2100      	movs	r1, #0
 80046f6:	a801      	add	r0, sp, #4
 80046f8:	f000 fdae 	bl	8005258 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80046fc:	2100      	movs	r1, #0
 80046fe:	2250      	movs	r2, #80	; 0x50
 8004700:	a81a      	add	r0, sp, #104	; 0x68
 8004702:	f000 fda9 	bl	8005258 <memset>
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8004706:	68e3      	ldr	r3, [r4, #12]
 8004708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470c:	60e3      	str	r3, [r4, #12]
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800470e:	68e3      	ldr	r3, [r4, #12]
 8004710:	f023 0303 	bic.w	r3, r3, #3
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	60e3      	str	r3, [r4, #12]
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800471a:	f7fc fe27 	bl	800136c <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800471e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004722:	4a29      	ldr	r2, [pc, #164]	; (80047c8 <SystemClock_Config+0xe8>)
 8004724:	f023 0318 	bic.w	r3, r3, #24
 8004728:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800472c:	6813      	ldr	r3, [r2, #0]
 800472e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004732:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004736:	6013      	str	r3, [r2, #0]
 8004738:	6813      	ldr	r3, [r2, #0]
 800473a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800473e:	9300      	str	r3, [sp, #0]
 8004740:	9b00      	ldr	r3, [sp, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8004742:	2327      	movs	r3, #39	; 0x27
 8004744:	9308      	str	r3, [sp, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004746:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800474a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800474c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004750:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004752:	2340      	movs	r3, #64	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004754:	2400      	movs	r4, #0
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004756:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004758:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800475a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800475c:	2360      	movs	r3, #96	; 0x60
 800475e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004760:	950a      	str	r5, [sp, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004762:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004764:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004766:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004768:	f7fc febc 	bl	80014e4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800476c:	236f      	movs	r3, #111	; 0x6f
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800476e:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8004770:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004772:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8004774:	2302      	movs	r3, #2
 8004776:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004778:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800477a:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800477c:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800477e:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8004780:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004782:	f7fd f98f 	bl	8001aa4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USART1
 8004786:	f242 1303 	movw	r3, #8451	; 0x2103
 800478a:	931a      	str	r3, [sp, #104]	; 0x68
                              |RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 800478c:	2318      	movs	r3, #24
 800478e:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8004790:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004794:	931c      	str	r3, [sp, #112]	; 0x70
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8004796:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800479a:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 800479c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80047a0:	931e      	str	r3, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 80047a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047a6:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80047a8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80047ac:	9327      	str	r3, [sp, #156]	; 0x9c
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047ae:	a81a      	add	r0, sp, #104	; 0x68
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80047b0:	2310      	movs	r3, #16
 80047b2:	932d      	str	r3, [sp, #180]	; 0xb4
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80047b4:	9420      	str	r4, [sp, #128]	; 0x80
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80047b6:	9421      	str	r4, [sp, #132]	; 0x84
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80047b8:	942c      	str	r4, [sp, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047ba:	f7fd fb20 	bl	8001dfe <HAL_RCCEx_PeriphCLKConfig>
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80047be:	f7fd fce2 	bl	8002186 <HAL_RCCEx_EnableMSIPLLMode>
}
 80047c2:	b02f      	add	sp, #188	; 0xbc
 80047c4:	bd30      	pop	{r4, r5, pc}
 80047c6:	bf00      	nop
 80047c8:	58000400 	.word	0x58000400

080047cc <main>:
{
 80047cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_Init();
 80047ce:	f7fb fed5 	bl	800057c <HAL_Init>
  SystemClock_Config();
 80047d2:	f7ff ff85 	bl	80046e0 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d6:	2214      	movs	r2, #20
 80047d8:	2100      	movs	r1, #0
 80047da:	a801      	add	r0, sp, #4
 80047dc:	f000 fd3c 	bl	8005258 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047e0:	2004      	movs	r0, #4
 80047e2:	f7ff feeb 	bl	80045bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047e6:	2002      	movs	r0, #2
 80047e8:	f7ff fee8 	bl	80045bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ec:	2001      	movs	r0, #1
 80047ee:	f7ff fee5 	bl	80045bc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80047f2:	2008      	movs	r0, #8
 80047f4:	f7ff fee2 	bl	80045bc <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 80047f8:	2200      	movs	r2, #0
 80047fa:	2123      	movs	r1, #35	; 0x23
 80047fc:	484b      	ldr	r0, [pc, #300]	; (800492c <main+0x160>)
  huart1.Instance = USART1;
 80047fe:	4d4c      	ldr	r5, [pc, #304]	; (8004930 <main+0x164>)
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8004800:	f7fc f99a 	bl	8000b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004804:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004806:	2401      	movs	r4, #1
  GPIO_InitStruct.Pin = B1_Pin;
 8004808:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800480a:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800480c:	4b49      	ldr	r3, [pc, #292]	; (8004934 <main+0x168>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800480e:	484a      	ldr	r0, [pc, #296]	; (8004938 <main+0x16c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004810:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004812:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004814:	f7fc f8d6 	bl	80009c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8004818:	2323      	movs	r3, #35	; 0x23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800481a:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800481c:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800481e:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004820:	4842      	ldr	r0, [pc, #264]	; (800492c <main+0x160>)
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8004822:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004824:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004826:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004828:	f7fc f8cc 	bl	80009c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 800482c:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800482e:	a901      	add	r1, sp, #4
 8004830:	4842      	ldr	r0, [pc, #264]	; (800493c <main+0x170>)
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8004832:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004834:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004836:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004838:	f7fc f8c4 	bl	80009c4 <HAL_GPIO_Init>
  huart1.Init.BaudRate = 115200;
 800483c:	4a40      	ldr	r2, [pc, #256]	; (8004940 <main+0x174>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800483e:	60ac      	str	r4, [r5, #8]
  huart1.Init.BaudRate = 115200;
 8004840:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004844:	260c      	movs	r6, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004846:	4628      	mov	r0, r5
  huart1.Init.BaudRate = 115200;
 8004848:	e885 000c 	stmia.w	r5, {r2, r3}
  huart1.Init.StopBits = UART_STOPBITS_1;
 800484c:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800484e:	612c      	str	r4, [r5, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004850:	616e      	str	r6, [r5, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004852:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004854:	61ec      	str	r4, [r5, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004856:	622c      	str	r4, [r5, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004858:	626c      	str	r4, [r5, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800485a:	62ac      	str	r4, [r5, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800485c:	f7fe fcb7 	bl	80031ce <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004860:	4621      	mov	r1, r4
 8004862:	4628      	mov	r0, r5
 8004864:	f7fe fd4c 	bl	8003300 <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004868:	4621      	mov	r1, r4
 800486a:	4628      	mov	r0, r5
 800486c:	f7fe fd6c 	bl	8003348 <HAL_UARTEx_SetRxFifoThreshold>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004870:	4628      	mov	r0, r5
 8004872:	f7fe fd2a 	bl	80032ca <HAL_UARTEx_DisableFifoMode>
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004876:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 10, 0);
 800487a:	210a      	movs	r1, #10
 800487c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  hlpuart1.Instance = LPUART1;
 800487e:	4d31      	ldr	r5, [pc, #196]	; (8004944 <main+0x178>)
 8004880:	f042 0204 	orr.w	r2, r2, #4
 8004884:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004886:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004888:	f002 0204 	and.w	r2, r2, #4
 800488c:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800488e:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004890:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800489a:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 10, 0);
 800489e:	4622      	mov	r2, r4
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	200b      	movs	r0, #11
  (void)tmpreg;
 80048a4:	9b00      	ldr	r3, [sp, #0]
 80048a6:	f7fb febd 	bl	8000624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80048aa:	200b      	movs	r0, #11
 80048ac:	f7fb feee 	bl	800068c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 10, 0);
 80048b0:	4622      	mov	r2, r4
 80048b2:	210a      	movs	r1, #10
 80048b4:	4630      	mov	r0, r6
 80048b6:	f7fb feb5 	bl	8000624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80048ba:	4630      	mov	r0, r6
 80048bc:	f7fb fee6 	bl	800068c <HAL_NVIC_EnableIRQ>
  hlpuart1.Init.BaudRate = 9600;
 80048c0:	4921      	ldr	r1, [pc, #132]	; (8004948 <main+0x17c>)
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80048c2:	60ac      	str	r4, [r5, #8]
  hlpuart1.Init.BaudRate = 9600;
 80048c4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80048c8:	4628      	mov	r0, r5
  hlpuart1.Init.BaudRate = 9600;
 80048ca:	e885 000a 	stmia.w	r5, {r1, r3}
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80048ce:	60ec      	str	r4, [r5, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80048d0:	612c      	str	r4, [r5, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80048d2:	616e      	str	r6, [r5, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048d4:	61ac      	str	r4, [r5, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048d6:	622c      	str	r4, [r5, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80048d8:	626c      	str	r4, [r5, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048da:	62ac      	str	r4, [r5, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80048dc:	666c      	str	r4, [r5, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80048de:	f7fe fc76 	bl	80031ce <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048e2:	4621      	mov	r1, r4
 80048e4:	4628      	mov	r0, r5
 80048e6:	f7fe fd0b 	bl	8003300 <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048ea:	4621      	mov	r1, r4
 80048ec:	4628      	mov	r0, r5
 80048ee:	f7fe fd2b 	bl	8003348 <HAL_UARTEx_SetRxFifoThreshold>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80048f2:	4628      	mov	r0, r5
 80048f4:	f7fe fce9 	bl	80032ca <HAL_UARTEx_DisableFifoMode>
  htim16.Instance = TIM16;
 80048f8:	4d14      	ldr	r5, [pc, #80]	; (800494c <main+0x180>)
  MX_USB_Device_Init();
 80048fa:	f000 fa07 	bl	8004d0c <MX_USB_Device_Init>
  htim16.Init.Prescaler = 32000-1;
 80048fe:	4814      	ldr	r0, [pc, #80]	; (8004950 <main+0x184>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004900:	60ac      	str	r4, [r5, #8]
  htim16.Init.Prescaler = 32000-1;
 8004902:	f647 43ff 	movw	r3, #31999	; 0x7cff
 8004906:	e885 0009 	stmia.w	r5, {r0, r3}
  htim16.Init.Period = 5000-1;
 800490a:	f241 3387 	movw	r3, #4999	; 0x1387
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800490e:	4628      	mov	r0, r5
  htim16.Init.Period = 5000-1;
 8004910:	60eb      	str	r3, [r5, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004912:	612c      	str	r4, [r5, #16]
  htim16.Init.RepetitionCounter = 0;
 8004914:	616c      	str	r4, [r5, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004916:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004918:	f7fd fd40 	bl	800239c <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim16);
 800491c:	4628      	mov	r0, r5
 800491e:	f7fd fc39 	bl	8002194 <HAL_TIM_Base_Start_IT>
	  HAL_Delay(2300);
 8004922:	f640 00fc 	movw	r0, #2300	; 0x8fc
 8004926:	f7fb fe57 	bl	80005d8 <HAL_Delay>
 800492a:	e7fa      	b.n	8004922 <main+0x156>
 800492c:	48000400 	.word	0x48000400
 8004930:	200004e4 	.word	0x200004e4
 8004934:	10110000 	.word	0x10110000
 8004938:	48000800 	.word	0x48000800
 800493c:	48000c00 	.word	0x48000c00
 8004940:	40013800 	.word	0x40013800
 8004944:	20000458 	.word	0x20000458
 8004948:	40008000 	.word	0x40008000
 800494c:	20000630 	.word	0x20000630
 8004950:	40014400 	.word	0x40014400

08004954 <HAL_UART_TxCpltCallback>:
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
//	printf("transfer complete\r\n");
	transfer_complete=1;
 8004954:	4b01      	ldr	r3, [pc, #4]	; (800495c <HAL_UART_TxCpltCallback+0x8>)
 8004956:	2201      	movs	r2, #1
 8004958:	701a      	strb	r2, [r3, #0]
 800495a:	4770      	bx	lr
 800495c:	20000205 	.word	0x20000205

08004960 <HAL_UART_RxCpltCallback>:
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance==LPUART1)
 8004960:	6802      	ldr	r2, [r0, #0]
 8004962:	4b03      	ldr	r3, [pc, #12]	; (8004970 <HAL_UART_RxCpltCallback+0x10>)
 8004964:	429a      	cmp	r2, r3
 8004966:	d101      	bne.n	800496c <HAL_UART_RxCpltCallback+0xc>
	{
		print_PMS7003();
 8004968:	f7ff be34 	b.w	80045d4 <print_PMS7003>
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	40008000 	.word	0x40008000

08004974 <HAL_TIM_PeriodElapsedCallback>:
//  {
//  }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4604      	mov	r4, r0
	printf("Timer Interrupt called\r\n");
 8004978:	4811      	ldr	r0, [pc, #68]	; (80049c0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800497a:	f000 fce9 	bl	8005350 <puts>

	if(htim->Instance==TIM16)
 800497e:	6822      	ldr	r2, [r4, #0]
 8004980:	4b10      	ldr	r3, [pc, #64]	; (80049c4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8004982:	429a      	cmp	r2, r3
 8004984:	d11b      	bne.n	80049be <HAL_TIM_PeriodElapsedCallback+0x4a>
	{
		if((HAL_UART_GetState(&hlpuart1)==HAL_UART_STATE_READY)&&
 8004986:	4c10      	ldr	r4, [pc, #64]	; (80049c8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8004988:	4620      	mov	r0, r4
 800498a:	f7fd feaf 	bl	80026ec <HAL_UART_GetState>
 800498e:	2820      	cmp	r0, #32
 8004990:	4605      	mov	r5, r0
 8004992:	d114      	bne.n	80049be <HAL_TIM_PeriodElapsedCallback+0x4a>
		   (HAL_DMA_GetState(&hdma_lpuart1_rx)==HAL_DMA_STATE_READY))
 8004994:	480d      	ldr	r0, [pc, #52]	; (80049cc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8004996:	f7fc f812 	bl	80009be <HAL_DMA_GetState>
		if((HAL_UART_GetState(&hlpuart1)==HAL_UART_STATE_READY)&&
 800499a:	2801      	cmp	r0, #1
 800499c:	d10f      	bne.n	80049be <HAL_TIM_PeriodElapsedCallback+0x4a>
		{
			__HAL_UART_FLUSH_DRREGISTER(&hlpuart1);
 800499e:	6823      	ldr	r3, [r4, #0]
 80049a0:	6999      	ldr	r1, [r3, #24]
 80049a2:	f041 0108 	orr.w	r1, r1, #8
 80049a6:	6199      	str	r1, [r3, #24]
 80049a8:	6999      	ldr	r1, [r3, #24]
 80049aa:	f041 0110 	orr.w	r1, r1, #16
 80049ae:	6199      	str	r1, [r3, #24]
			if(HAL_UART_Receive_DMA(&hlpuart1, pms7003_Buffer, 32)!=HAL_OK)
 80049b0:	462a      	mov	r2, r5
 80049b2:	4620      	mov	r0, r4
 80049b4:	4906      	ldr	r1, [pc, #24]	; (80049d0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
				//HAL_UART_Receive_DMA execution failed
			}
		}
	}

}
 80049b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			if(HAL_UART_Receive_DMA(&hlpuart1, pms7003_Buffer, 32)!=HAL_OK)
 80049ba:	f7fd bd1d 	b.w	80023f8 <HAL_UART_Receive_DMA>
 80049be:	bd38      	pop	{r3, r4, r5, pc}
 80049c0:	08006168 	.word	0x08006168
 80049c4:	40014400 	.word	0x40014400
 80049c8:	20000458 	.word	0x20000458
 80049cc:	200005d0 	.word	0x200005d0
 80049d0:	20000438 	.word	0x20000438

080049d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049d4:	4770      	bx	lr

080049d6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049d6:	4770      	bx	lr

080049d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80049d8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049da:	2214      	movs	r2, #20
{
 80049dc:	b08b      	sub	sp, #44	; 0x2c
 80049de:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049e0:	2100      	movs	r1, #0
 80049e2:	eb0d 0002 	add.w	r0, sp, r2
 80049e6:	f000 fc37 	bl	8005258 <memset>
  if(huart->Instance==LPUART1)
 80049ea:	682b      	ldr	r3, [r5, #0]
 80049ec:	4a3d      	ldr	r2, [pc, #244]	; (8004ae4 <HAL_UART_MspInit+0x10c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d155      	bne.n	8004a9e <HAL_UART_MspInit+0xc6>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80049f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049f6:	483c      	ldr	r0, [pc, #240]	; (8004ae8 <HAL_UART_MspInit+0x110>)
 80049f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 80049fa:	4c3c      	ldr	r4, [pc, #240]	; (8004aec <HAL_UART_MspInit+0x114>)
 80049fc:	f042 0201 	orr.w	r2, r2, #1
 8004a00:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8004a02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a04:	f002 0201 	and.w	r2, r2, #1
 8004a08:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8004a0a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004a0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a0e:	f042 0204 	orr.w	r2, r2, #4
 8004a12:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a16:	f003 0304 	and.w	r3, r3, #4
 8004a1a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004a1c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a22:	2302      	movs	r3, #2
 8004a24:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a26:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004a28:	2308      	movs	r3, #8
 8004a2a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a2c:	f7fb ffca 	bl	80009c4 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8004a30:	482f      	ldr	r0, [pc, #188]	; (8004af0 <HAL_UART_MspInit+0x118>)
 8004a32:	2310      	movs	r3, #16
 8004a34:	e884 0009 	stmia.w	r4, {r0, r3}
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a38:	2280      	movs	r2, #128	; 0x80
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a3a:	2300      	movs	r3, #0
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8004a3c:	4620      	mov	r0, r4
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a3e:	60a3      	str	r3, [r4, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a40:	60e3      	str	r3, [r4, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a42:	6122      	str	r2, [r4, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a44:	6163      	str	r3, [r4, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a46:	61a3      	str	r3, [r4, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8004a48:	61e3      	str	r3, [r4, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a4a:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8004a4c:	f7fb fe84 	bl	8000758 <HAL_DMA_Init>
 8004a50:	b108      	cbz	r0, 8004a56 <HAL_UART_MspInit+0x7e>
    {
      Error_Handler();
 8004a52:	f7ff ffbf 	bl	80049d4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a56:	4b27      	ldr	r3, [pc, #156]	; (8004af4 <HAL_UART_MspInit+0x11c>)
    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8004a58:	67ac      	str	r4, [r5, #120]	; 0x78
 8004a5a:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8004a5c:	4c26      	ldr	r4, [pc, #152]	; (8004af8 <HAL_UART_MspInit+0x120>)
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a5e:	f04f 0c11 	mov.w	ip, #17
 8004a62:	f04f 0e10 	mov.w	lr, #16
 8004a66:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a6a:	2280      	movs	r2, #128	; 0x80
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a6c:	2300      	movs	r3, #0
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004a6e:	4620      	mov	r0, r4
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a70:	60e3      	str	r3, [r4, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a72:	6122      	str	r2, [r4, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a74:	6163      	str	r3, [r4, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a76:	61a3      	str	r3, [r4, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8004a78:	61e3      	str	r3, [r4, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004a7a:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8004a7c:	f7fb fe6c 	bl	8000758 <HAL_DMA_Init>
 8004a80:	b108      	cbz	r0, 8004a86 <HAL_UART_MspInit+0xae>
    {
      Error_Handler();
 8004a82:	f7ff ffa7 	bl	80049d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8004a86:	2200      	movs	r2, #0
 8004a88:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8004a8a:	676c      	str	r4, [r5, #116]	; 0x74
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8004a8c:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8004a8e:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8004a90:	f7fb fdc8 	bl	8000624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004a94:	2025      	movs	r0, #37	; 0x25
 8004a96:	f7fb fdf9 	bl	800068c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004a9a:	b00b      	add	sp, #44	; 0x2c
 8004a9c:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART1)
 8004a9e:	4a17      	ldr	r2, [pc, #92]	; (8004afc <HAL_UART_MspInit+0x124>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d1fa      	bne.n	8004a9a <HAL_UART_MspInit+0xc2>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004aa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aa8:	a905      	add	r1, sp, #20
 8004aaa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004aac:	4814      	ldr	r0, [pc, #80]	; (8004b00 <HAL_UART_MspInit+0x128>)
 8004aae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ab2:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004ab4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ab6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004aba:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8004abc:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004abe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ac0:	f042 0202 	orr.w	r2, r2, #2
 8004ac4:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ac8:	f003 0302 	and.w	r3, r3, #2
 8004acc:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8004ace:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8004ad0:	23c0      	movs	r3, #192	; 0xc0
 8004ad2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ad8:	2307      	movs	r3, #7
 8004ada:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004adc:	f7fb ff72 	bl	80009c4 <HAL_GPIO_Init>
}
 8004ae0:	e7db      	b.n	8004a9a <HAL_UART_MspInit+0xc2>
 8004ae2:	bf00      	nop
 8004ae4:	40008000 	.word	0x40008000
 8004ae8:	48000800 	.word	0x48000800
 8004aec:	200005d0 	.word	0x200005d0
 8004af0:	40020008 	.word	0x40020008
 8004af4:	4002001c 	.word	0x4002001c
 8004af8:	20000570 	.word	0x20000570
 8004afc:	40013800 	.word	0x40013800
 8004b00:	48000400 	.word	0x48000400

08004b04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b04:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM16)
 8004b06:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <HAL_TIM_Base_MspInit+0x38>)
 8004b08:	6802      	ldr	r2, [r0, #0]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d112      	bne.n	8004b34 <HAL_TIM_Base_MspInit+0x30>
  SET_BIT(RCC->APB2ENR, Periphs);
 8004b0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 6, 0);
 8004b12:	2019      	movs	r0, #25
 8004b14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b16:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004b1a:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b22:	9301      	str	r3, [sp, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	2106      	movs	r1, #6
  (void)tmpreg;
 8004b28:	9b01      	ldr	r3, [sp, #4]
 8004b2a:	f7fb fd7b 	bl	8000624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004b2e:	2019      	movs	r0, #25
 8004b30:	f7fb fdac 	bl	800068c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8004b34:	b003      	add	sp, #12
 8004b36:	f85d fb04 	ldr.w	pc, [sp], #4
 8004b3a:	bf00      	nop
 8004b3c:	40014400 	.word	0x40014400

08004b40 <NMI_Handler>:
 8004b40:	4770      	bx	lr

08004b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b42:	e7fe      	b.n	8004b42 <HardFault_Handler>

08004b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b44:	e7fe      	b.n	8004b44 <MemManage_Handler>

08004b46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b46:	e7fe      	b.n	8004b46 <BusFault_Handler>

08004b48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b48:	e7fe      	b.n	8004b48 <UsageFault_Handler>

08004b4a <SVC_Handler>:
 8004b4a:	4770      	bx	lr

08004b4c <DebugMon_Handler>:
 8004b4c:	4770      	bx	lr

08004b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b4e:	4770      	bx	lr

08004b50 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b50:	f7fb bd2a 	b.w	80005a8 <HAL_IncTick>

08004b54 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
//	printf("rx dma\r\n");
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8004b54:	4801      	ldr	r0, [pc, #4]	; (8004b5c <DMA1_Channel1_IRQHandler+0x8>)
 8004b56:	f7fb bee8 	b.w	800092a <HAL_DMA_IRQHandler>
 8004b5a:	bf00      	nop
 8004b5c:	200005d0 	.word	0x200005d0

08004b60 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8004b60:	4801      	ldr	r0, [pc, #4]	; (8004b68 <DMA1_Channel2_IRQHandler+0x8>)
 8004b62:	f7fb bee2 	b.w	800092a <HAL_DMA_IRQHandler>
 8004b66:	bf00      	nop
 8004b68:	20000570 	.word	0x20000570

08004b6c <USB_LP_IRQHandler>:
void USB_LP_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004b6c:	4801      	ldr	r0, [pc, #4]	; (8004b74 <USB_LP_IRQHandler+0x8>)
 8004b6e:	f7fc b90f 	b.w	8000d90 <HAL_PCD_IRQHandler>
 8004b72:	bf00      	nop
 8004b74:	20001934 	.word	0x20001934

08004b78 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004b78:	4801      	ldr	r0, [pc, #4]	; (8004b80 <TIM1_UP_TIM16_IRQHandler+0x8>)
 8004b7a:	f7fd bb25 	b.w	80021c8 <HAL_TIM_IRQHandler>
 8004b7e:	bf00      	nop
 8004b80:	20000630 	.word	0x20000630

08004b84 <LPUART1_IRQHandler>:
void LPUART1_IRQHandler(void)
{
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8004b84:	4801      	ldr	r0, [pc, #4]	; (8004b8c <LPUART1_IRQHandler+0x8>)
 8004b86:	f7fd bcd5 	b.w	8002534 <HAL_UART_IRQHandler>
 8004b8a:	bf00      	nop
 8004b8c:	20000458 	.word	0x20000458

08004b90 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b90:	b570      	push	{r4, r5, r6, lr}
 8004b92:	460e      	mov	r6, r1
 8004b94:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b96:	460c      	mov	r4, r1
 8004b98:	1ba3      	subs	r3, r4, r6
 8004b9a:	429d      	cmp	r5, r3
 8004b9c:	dc01      	bgt.n	8004ba2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004ba2:	f3af 8000 	nop.w
 8004ba6:	f804 0b01 	strb.w	r0, [r4], #1
 8004baa:	e7f5      	b.n	8004b98 <_read+0x8>

08004bac <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8004bac:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004bae:	4b0a      	ldr	r3, [pc, #40]	; (8004bd8 <_sbrk+0x2c>)
 8004bb0:	6819      	ldr	r1, [r3, #0]
{
 8004bb2:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004bb4:	b909      	cbnz	r1, 8004bba <_sbrk+0xe>
		heap_end = &end;
 8004bb6:	4909      	ldr	r1, [pc, #36]	; (8004bdc <_sbrk+0x30>)
 8004bb8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8004bba:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004bbc:	4669      	mov	r1, sp
 8004bbe:	4402      	add	r2, r0
 8004bc0:	428a      	cmp	r2, r1
 8004bc2:	d906      	bls.n	8004bd2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004bc4:	f000 fb1e 	bl	8005204 <__errno>
 8004bc8:	230c      	movs	r3, #12
 8004bca:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8004bd2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004bd4:	bd08      	pop	{r3, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20000208 	.word	0x20000208
 8004bdc:	20001db0 	.word	0x20001db0

08004be0 <_close>:

int _close(int file)
{
	return -1;
}
 8004be0:	f04f 30ff 	mov.w	r0, #4294967295
 8004be4:	4770      	bx	lr

08004be6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004be6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bea:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004bec:	2000      	movs	r0, #0
 8004bee:	4770      	bx	lr

08004bf0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004bf0:	2001      	movs	r0, #1
 8004bf2:	4770      	bx	lr

08004bf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	4770      	bx	lr

08004bf8 <SystemInit>:
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8004bf8:	4b17      	ldr	r3, [pc, #92]	; (8004c58 <SystemInit+0x60>)
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	6099      	str	r1, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8004bfe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004c02:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004c06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8004c0e:	f46f 7c82 	mvn.w	ip, #260	; 0x104
  RCC->CR |= RCC_CR_MSION;
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	f042 0201 	orr.w	r2, r2, #1
 8004c18:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00070000U;
 8004c1a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8004c1e:	609a      	str	r2, [r3, #8]
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8004c20:	6818      	ldr	r0, [r3, #0]
 8004c22:	f1a2 62a2 	sub.w	r2, r2, #84934656	; 0x5100000
 8004c26:	4462      	add	r2, ip
 8004c28:	4002      	ands	r2, r0
 8004c2a:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8004c2c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004c30:	f022 0205 	bic.w	r2, r2, #5
 8004c34:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004c38:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004c3c:	f022 0201 	bic.w	r2, r2, #1
 8004c40:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8004c44:	4a05      	ldr	r2, [pc, #20]	; (8004c5c <SystemInit+0x64>)
 8004c46:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8004c48:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c50:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004c52:	6199      	str	r1, [r3, #24]
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	e000ed00 	.word	0xe000ed00
 8004c5c:	22041000 	.word	0x22041000

08004c60 <SystemCoreClockUpdate>:
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8004c60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004c64:	4924      	ldr	r1, [pc, #144]	; (8004cf8 <SystemCoreClockUpdate+0x98>)
 8004c66:	6813      	ldr	r3, [r2, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c68:	6890      	ldr	r0, [r2, #8]
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8004c6a:	f3c3 1303 	ubfx	r3, r3, #4, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c6e:	f000 000c 	and.w	r0, r0, #12
{
 8004c72:	b510      	push	{r4, lr}
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8004c74:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8004c78:	4611      	mov	r1, r2
 8004c7a:	4a20      	ldr	r2, [pc, #128]	; (8004cfc <SystemCoreClockUpdate+0x9c>)
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c7c:	280c      	cmp	r0, #12
 8004c7e:	d839      	bhi.n	8004cf4 <SystemCoreClockUpdate+0x94>
 8004c80:	e8df f000 	tbb	[pc, r0]
 8004c84:	38383838 	.word	0x38383838
 8004c88:	38383807 	.word	0x38383807
 8004c8c:	38383816 	.word	0x38383816
 8004c90:	18          	.byte	0x18
 8004c91:	00          	.byte	0x00
      SystemCoreClock = msirange;
      break;

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 8004c92:	4b1b      	ldr	r3, [pc, #108]	; (8004d00 <SystemCoreClockUpdate+0xa0>)
      }
      
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
      
      SystemCoreClock = pllvco/pllr;
 8004c94:	6013      	str	r3, [r2, #0]
      break;
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004c96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8004c9a:	481a      	ldr	r0, [pc, #104]	; (8004d04 <SystemCoreClockUpdate+0xa4>)
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004c9c:	6899      	ldr	r1, [r3, #8]
  SystemCoreClock = SystemCoreClock / tmp;
 8004c9e:	6813      	ldr	r3, [r2, #0]
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004ca0:	f3c1 1103 	ubfx	r1, r1, #4, #4
  SystemCoreClock = SystemCoreClock / tmp;
 8004ca4:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8004ca8:	fbb3 f3f1 	udiv	r3, r3, r1
 8004cac:	6013      	str	r3, [r2, #0]
 8004cae:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 8004cb0:	4b15      	ldr	r3, [pc, #84]	; (8004d08 <SystemCoreClockUpdate+0xa8>)
 8004cb2:	e7ef      	b.n	8004c94 <SystemCoreClockUpdate+0x34>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004cb4:	68c8      	ldr	r0, [r1, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8004cb6:	68cb      	ldr	r3, [r1, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004cb8:	f000 0003 	and.w	r0, r0, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8004cbc:	f3c3 1302 	ubfx	r3, r3, #4, #3
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 8004cc0:	2802      	cmp	r0, #2
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8004cc2:	f103 0301 	add.w	r3, r3, #1
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 8004cc6:	d10e      	bne.n	8004ce6 <SystemCoreClockUpdate+0x86>
        pllvco = (HSI_VALUE / pllm);
 8004cc8:	490d      	ldr	r1, [pc, #52]	; (8004d00 <SystemCoreClockUpdate+0xa0>)
        pllvco = (HSE_VALUE / pllm);
 8004cca:	fbb1 f3f3 	udiv	r3, r1, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cd2:	68c8      	ldr	r0, [r1, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8004cd4:	68c9      	ldr	r1, [r1, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cd6:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8004cda:	0f49      	lsrs	r1, r1, #29
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cdc:	4343      	muls	r3, r0
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8004cde:	3101      	adds	r1, #1
      SystemCoreClock = pllvco/pllr;
 8004ce0:	fbb3 f3f1 	udiv	r3, r3, r1
 8004ce4:	e7d6      	b.n	8004c94 <SystemCoreClockUpdate+0x34>
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 8004ce6:	2803      	cmp	r0, #3
 8004ce8:	d101      	bne.n	8004cee <SystemCoreClockUpdate+0x8e>
        pllvco = (HSE_VALUE / pllm);
 8004cea:	4907      	ldr	r1, [pc, #28]	; (8004d08 <SystemCoreClockUpdate+0xa8>)
 8004cec:	e7ed      	b.n	8004cca <SystemCoreClockUpdate+0x6a>
        pllvco = (msirange / pllm);
 8004cee:	fbb4 f3f3 	udiv	r3, r4, r3
 8004cf2:	e7ec      	b.n	8004cce <SystemCoreClockUpdate+0x6e>
      SystemCoreClock = msirange;
 8004cf4:	6014      	str	r4, [r2, #0]
      break;
 8004cf6:	e7ce      	b.n	8004c96 <SystemCoreClockUpdate+0x36>
 8004cf8:	08006284 	.word	0x08006284
 8004cfc:	2000011c 	.word	0x2000011c
 8004d00:	00f42400 	.word	0x00f42400
 8004d04:	08006224 	.word	0x08006224
 8004d08:	01e84800 	.word	0x01e84800

08004d0c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8004d0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */
  
  /* USER CODE END USB_Device_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8004d0e:	2200      	movs	r2, #0
 8004d10:	490e      	ldr	r1, [pc, #56]	; (8004d4c <MX_USB_Device_Init+0x40>)
 8004d12:	480f      	ldr	r0, [pc, #60]	; (8004d50 <MX_USB_Device_Init+0x44>)
 8004d14:	f7ff f8b1 	bl	8003e7a <USBD_Init>
 8004d18:	b108      	cbz	r0, 8004d1e <MX_USB_Device_Init+0x12>
    Error_Handler();
 8004d1a:	f7ff fe5b 	bl	80049d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8004d1e:	490d      	ldr	r1, [pc, #52]	; (8004d54 <MX_USB_Device_Init+0x48>)
 8004d20:	480b      	ldr	r0, [pc, #44]	; (8004d50 <MX_USB_Device_Init+0x44>)
 8004d22:	f7ff f8bf 	bl	8003ea4 <USBD_RegisterClass>
 8004d26:	b108      	cbz	r0, 8004d2c <MX_USB_Device_Init+0x20>
    Error_Handler();
 8004d28:	f7ff fe54 	bl	80049d4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8004d2c:	490a      	ldr	r1, [pc, #40]	; (8004d58 <MX_USB_Device_Init+0x4c>)
 8004d2e:	4808      	ldr	r0, [pc, #32]	; (8004d50 <MX_USB_Device_Init+0x44>)
 8004d30:	f7ff f87b 	bl	8003e2a <USBD_CDC_RegisterInterface>
 8004d34:	b108      	cbz	r0, 8004d3a <MX_USB_Device_Init+0x2e>
    Error_Handler();
 8004d36:	f7ff fe4d 	bl	80049d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8004d3a:	4805      	ldr	r0, [pc, #20]	; (8004d50 <MX_USB_Device_Init+0x44>)
 8004d3c:	f7ff f8b9 	bl	8003eb2 <USBD_Start>
 8004d40:	b118      	cbz	r0, 8004d4a <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */
  
  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8004d42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004d46:	f7ff be45 	b.w	80049d4 <Error_Handler>
 8004d4a:	bd08      	pop	{r3, pc}
 8004d4c:	20000130 	.word	0x20000130
 8004d50:	20000670 	.word	0x20000670
 8004d54:	2000000c 	.word	0x2000000c
 8004d58:	20000120 	.word	0x20000120

08004d5c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	4770      	bx	lr

08004d60 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8004d60:	2000      	movs	r0, #0
 8004d62:	4770      	bx	lr

08004d64 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8004d64:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8004d66:	4c05      	ldr	r4, [pc, #20]	; (8004d7c <CDC_Receive_FS+0x18>)
 8004d68:	4601      	mov	r1, r0
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	f7ff f86c 	bl	8003e48 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8004d70:	4620      	mov	r0, r4
 8004d72:	f7ff f86f 	bl	8003e54 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8004d76:	2000      	movs	r0, #0
 8004d78:	bd10      	pop	{r4, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20000670 	.word	0x20000670

08004d80 <CDC_Init_FS>:
{
 8004d80:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8004d82:	4c06      	ldr	r4, [pc, #24]	; (8004d9c <CDC_Init_FS+0x1c>)
 8004d84:	4906      	ldr	r1, [pc, #24]	; (8004da0 <CDC_Init_FS+0x20>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	4620      	mov	r0, r4
 8004d8a:	f7ff f855 	bl	8003e38 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8004d8e:	4905      	ldr	r1, [pc, #20]	; (8004da4 <CDC_Init_FS+0x24>)
 8004d90:	4620      	mov	r0, r4
 8004d92:	f7ff f859 	bl	8003e48 <USBD_CDC_SetRxBuffer>
}
 8004d96:	2000      	movs	r0, #0
 8004d98:	bd10      	pop	{r4, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20000670 	.word	0x20000670
 8004da0:	20001134 	.word	0x20001134
 8004da4:	20000934 	.word	0x20000934

08004da8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACK == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACK */
{
 8004da8:	b510      	push	{r4, lr}
 8004daa:	4604      	mov	r4, r0
 8004dac:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dae:	2214      	movs	r2, #20
 8004db0:	2100      	movs	r1, #0
 8004db2:	a803      	add	r0, sp, #12
 8004db4:	f000 fa50 	bl	8005258 <memset>
  if(pcdHandle->Instance==USB)
 8004db8:	6822      	ldr	r2, [r4, #0]
 8004dba:	4b16      	ldr	r3, [pc, #88]	; (8004e14 <HAL_PCD_MspInit+0x6c>)
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d127      	bne.n	8004e10 <HAL_PCD_MspInit+0x68>
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004dc0:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dc4:	a903      	add	r1, sp, #12
 8004dc6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004dc8:	f043 0301 	orr.w	r3, r3, #1
 8004dcc:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004dce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8004dd6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004dd8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004ddc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dde:	2302      	movs	r3, #2
 8004de0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004de2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8004de6:	230a      	movs	r3, #10
 8004de8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dea:	f7fb fdeb 	bl	80009c4 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004dee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004df0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004df4:	65a3      	str	r3, [r4, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004df6:	6da3      	ldr	r3, [r4, #88]	; 0x58

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004dfe:	9301      	str	r3, [sp, #4]
 8004e00:	2014      	movs	r0, #20
 8004e02:	4611      	mov	r1, r2
  (void)tmpreg;
 8004e04:	9b01      	ldr	r3, [sp, #4]
 8004e06:	f7fb fc0d 	bl	8000624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8004e0a:	2014      	movs	r0, #20
 8004e0c:	f7fb fc3e 	bl	800068c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8004e10:	b008      	add	sp, #32
 8004e12:	bd10      	pop	{r4, pc}
 8004e14:	40006800 	.word	0x40006800

08004e18 <HAL_PCD_SetupStageCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */
  
  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);  
 8004e18:	f500 710c 	add.w	r1, r0, #560	; 0x230
 8004e1c:	f8d0 0270 	ldr.w	r0, [r0, #624]	; 0x270
 8004e20:	f7ff b85e 	b.w	8003ee0 <USBD_LL_SetupStage>

08004e24 <HAL_PCD_DataOutStageCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);  
 8004e24:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8004e28:	f8d0 0270 	ldr.w	r0, [r0, #624]	; 0x270
 8004e2c:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8004e30:	f7ff b883 	b.w	8003f3a <USBD_LL_DataOutStage>

08004e34 <HAL_PCD_DataInStageCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */  
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);  
 8004e34:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8004e38:	f8d0 0270 	ldr.w	r0, [r0, #624]	; 0x270
 8004e3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e3e:	f7ff b8b6 	b.w	8003fae <USBD_LL_DataInStage>

08004e42 <HAL_PCD_SOFCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */  
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);  
 8004e42:	f8d0 0270 	ldr.w	r0, [r0, #624]	; 0x270
 8004e46:	f7ff b94b 	b.w	80040e0 <USBD_LL_SOF>

08004e4a <HAL_PCD_ResetCallback>:
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8004e4a:	6883      	ldr	r3, [r0, #8]
 8004e4c:	2b02      	cmp	r3, #2
{ 
 8004e4e:	b510      	push	{r4, lr}
 8004e50:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8004e52:	d001      	beq.n	8004e58 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8004e54:	f7ff fdbe 	bl	80049d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8004e58:	f8d4 0270 	ldr.w	r0, [r4, #624]	; 0x270
 8004e5c:	2101      	movs	r1, #1
 8004e5e:	f7ff f929 	bl	80040b4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004e62:	f8d4 0270 	ldr.w	r0, [r4, #624]	; 0x270
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8004e66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004e6a:	f7ff b8fc 	b.w	8004066 <USBD_LL_Reset>
	...

08004e70 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004e70:	b510      	push	{r4, lr}
 8004e72:	4604      	mov	r4, r0
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8004e74:	f8d0 0270 	ldr.w	r0, [r0, #624]	; 0x270
 8004e78:	f7ff f91f 	bl	80040ba <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8004e7c:	69a3      	ldr	r3, [r4, #24]
 8004e7e:	b123      	cbz	r3, 8004e8a <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004e80:	4a02      	ldr	r2, [pc, #8]	; (8004e8c <HAL_PCD_SuspendCallback+0x1c>)
 8004e82:	6913      	ldr	r3, [r2, #16]
 8004e84:	f043 0306 	orr.w	r3, r3, #6
 8004e88:	6113      	str	r3, [r2, #16]
 8004e8a:	bd10      	pop	{r4, pc}
 8004e8c:	e000ed00 	.word	0xe000ed00

08004e90 <HAL_PCD_ResumeCallback>:
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8004e90:	6983      	ldr	r3, [r0, #24]
{
 8004e92:	b510      	push	{r4, lr}
 8004e94:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 8004e96:	b133      	cbz	r3, 8004ea6 <HAL_PCD_ResumeCallback+0x16>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004e98:	4a06      	ldr	r2, [pc, #24]	; (8004eb4 <HAL_PCD_ResumeCallback+0x24>)
 8004e9a:	6913      	ldr	r3, [r2, #16]
 8004e9c:	f023 0306 	bic.w	r3, r3, #6
 8004ea0:	6113      	str	r3, [r2, #16]
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 8004ea2:	f7ff fc1d 	bl	80046e0 <SystemClock_Config>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004ea6:	f8d4 0270 	ldr.w	r0, [r4, #624]	; 0x270
}
 8004eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004eae:	f7ff b90d 	b.w	80040cc <USBD_LL_Resume>
 8004eb2:	bf00      	nop
 8004eb4:	e000ed00 	.word	0xe000ed00

08004eb8 <USBD_LL_Init>:
{
 8004eb8:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_FS.pData = pdev;
 8004eba:	4c20      	ldr	r4, [pc, #128]	; (8004f3c <USBD_LL_Init+0x84>)
  pdev->pData = &hpcd_USB_FS;
 8004ebc:	f8c0 42c0 	str.w	r4, [r0, #704]	; 0x2c0
{
 8004ec0:	4605      	mov	r5, r0
  hpcd_USB_FS.pData = pdev;
 8004ec2:	f8c4 0270 	str.w	r0, [r4, #624]	; 0x270
  HAL_PWREx_EnableVddUSB();
 8004ec6:	f7fc fa61 	bl	800138c <HAL_PWREx_EnableVddUSB>
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8004eca:	481d      	ldr	r0, [pc, #116]	; (8004f40 <USBD_LL_Init+0x88>)
 8004ecc:	2308      	movs	r3, #8
 8004ece:	e884 0009 	stmia.w	r4, {r0, r3}
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	60a3      	str	r3, [r4, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004ed6:	6123      	str	r3, [r4, #16]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004ed8:	4620      	mov	r0, r4
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8004eda:	2300      	movs	r3, #0
 8004edc:	6163      	str	r3, [r4, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8004ede:	61a3      	str	r3, [r4, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8004ee0:	61e3      	str	r3, [r4, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8004ee2:	6223      	str	r3, [r4, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004ee4:	f7fb fe33 	bl	8000b4e <HAL_PCD_Init>
 8004ee8:	b108      	cbz	r0, 8004eee <USBD_LL_Init+0x36>
    Error_Handler( );
 8004eea:	f7ff fd73 	bl	80049d4 <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8004eee:	2200      	movs	r2, #0
 8004ef0:	4611      	mov	r1, r2
 8004ef2:	2318      	movs	r3, #24
 8004ef4:	f8d5 02c0 	ldr.w	r0, [r5, #704]	; 0x2c0
 8004ef8:	f7fc fa09 	bl	800130e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8004efc:	2358      	movs	r3, #88	; 0x58
 8004efe:	2200      	movs	r2, #0
 8004f00:	2180      	movs	r1, #128	; 0x80
 8004f02:	f8d5 02c0 	ldr.w	r0, [r5, #704]	; 0x2c0
 8004f06:	f7fc fa02 	bl	800130e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8004f0a:	23c0      	movs	r3, #192	; 0xc0
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2181      	movs	r1, #129	; 0x81
 8004f10:	f8d5 02c0 	ldr.w	r0, [r5, #704]	; 0x2c0
 8004f14:	f7fc f9fb 	bl	800130e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8004f18:	f44f 7388 	mov.w	r3, #272	; 0x110
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	2101      	movs	r1, #1
 8004f20:	f8d5 02c0 	ldr.w	r0, [r5, #704]	; 0x2c0
 8004f24:	f7fc f9f3 	bl	800130e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8004f28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	2182      	movs	r1, #130	; 0x82
 8004f30:	f8d5 02c0 	ldr.w	r0, [r5, #704]	; 0x2c0
 8004f34:	f7fc f9eb 	bl	800130e <HAL_PCDEx_PMAConfig>
}
 8004f38:	2000      	movs	r0, #0
 8004f3a:	bd38      	pop	{r3, r4, r5, pc}
 8004f3c:	20001934 	.word	0x20001934
 8004f40:	40006800 	.word	0x40006800

08004f44 <USBD_LL_Start>:
{
 8004f44:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8004f46:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004f4a:	f7fb fe60 	bl	8000c0e <HAL_PCD_Start>
 8004f4e:	2803      	cmp	r0, #3
 8004f50:	bf9a      	itte	ls
 8004f52:	4b02      	ldrls	r3, [pc, #8]	; (8004f5c <USBD_LL_Start+0x18>)
 8004f54:	5c18      	ldrbls	r0, [r3, r0]
 8004f56:	2002      	movhi	r0, #2
}
 8004f58:	bd08      	pop	{r3, pc}
 8004f5a:	bf00      	nop
 8004f5c:	080062c4 	.word	0x080062c4

08004f60 <USBD_LL_OpenEP>:
{
 8004f60:	b510      	push	{r4, lr}
 8004f62:	461c      	mov	r4, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8004f64:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004f68:	4613      	mov	r3, r2
 8004f6a:	4622      	mov	r2, r4
 8004f6c:	f7fb fe78 	bl	8000c60 <HAL_PCD_EP_Open>
 8004f70:	2803      	cmp	r0, #3
 8004f72:	bf9a      	itte	ls
 8004f74:	4b01      	ldrls	r3, [pc, #4]	; (8004f7c <USBD_LL_OpenEP+0x1c>)
 8004f76:	5c18      	ldrbls	r0, [r3, r0]
 8004f78:	2002      	movhi	r0, #2
}
 8004f7a:	bd10      	pop	{r4, pc}
 8004f7c:	080062c4 	.word	0x080062c4

08004f80 <USBD_LL_CloseEP>:
{
 8004f80:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8004f82:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004f86:	f7fb fea0 	bl	8000cca <HAL_PCD_EP_Close>
 8004f8a:	2803      	cmp	r0, #3
 8004f8c:	bf9a      	itte	ls
 8004f8e:	4b02      	ldrls	r3, [pc, #8]	; (8004f98 <USBD_LL_CloseEP+0x18>)
 8004f90:	5c18      	ldrbls	r0, [r3, r0]
 8004f92:	2002      	movhi	r0, #2
}
 8004f94:	bd08      	pop	{r3, pc}
 8004f96:	bf00      	nop
 8004f98:	080062c4 	.word	0x080062c4

08004f9c <USBD_LL_StallEP>:
{
 8004f9c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8004f9e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004fa2:	f7fc f945 	bl	8001230 <HAL_PCD_EP_SetStall>
 8004fa6:	2803      	cmp	r0, #3
 8004fa8:	bf9a      	itte	ls
 8004faa:	4b02      	ldrls	r3, [pc, #8]	; (8004fb4 <USBD_LL_StallEP+0x18>)
 8004fac:	5c18      	ldrbls	r0, [r3, r0]
 8004fae:	2002      	movhi	r0, #2
}
 8004fb0:	bd08      	pop	{r3, pc}
 8004fb2:	bf00      	nop
 8004fb4:	080062c4 	.word	0x080062c4

08004fb8 <USBD_LL_ClearStallEP>:
{
 8004fb8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8004fba:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004fbe:	f7fc f970 	bl	80012a2 <HAL_PCD_EP_ClrStall>
 8004fc2:	2803      	cmp	r0, #3
 8004fc4:	bf9a      	itte	ls
 8004fc6:	4b02      	ldrls	r3, [pc, #8]	; (8004fd0 <USBD_LL_ClearStallEP+0x18>)
 8004fc8:	5c18      	ldrbls	r0, [r3, r0]
 8004fca:	2002      	movhi	r0, #2
}
 8004fcc:	bd08      	pop	{r3, pc}
 8004fce:	bf00      	nop
 8004fd0:	080062c4 	.word	0x080062c4

08004fd4 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8004fd4:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004fd6:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004fda:	bf45      	ittet	mi
 8004fdc:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8004fe0:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004fe4:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004fe8:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004fec:	bf58      	it	pl
 8004fee:	f893 012a 	ldrbpl.w	r0, [r3, #298]	; 0x12a
}
 8004ff2:	4770      	bx	lr

08004ff4 <USBD_LL_SetUSBAddress>:
{
 8004ff4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004ff6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004ffa:	f7fb fe1d 	bl	8000c38 <HAL_PCD_SetAddress>
 8004ffe:	2803      	cmp	r0, #3
 8005000:	bf9a      	itte	ls
 8005002:	4b02      	ldrls	r3, [pc, #8]	; (800500c <USBD_LL_SetUSBAddress+0x18>)
 8005004:	5c18      	ldrbls	r0, [r3, r0]
 8005006:	2002      	movhi	r0, #2
}
 8005008:	bd08      	pop	{r3, pc}
 800500a:	bf00      	nop
 800500c:	080062c4 	.word	0x080062c4

08005010 <USBD_LL_Transmit>:
{
 8005010:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005012:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005016:	f7fb fea3 	bl	8000d60 <HAL_PCD_EP_Transmit>
 800501a:	2803      	cmp	r0, #3
 800501c:	bf9a      	itte	ls
 800501e:	4b02      	ldrls	r3, [pc, #8]	; (8005028 <USBD_LL_Transmit+0x18>)
 8005020:	5c18      	ldrbls	r0, [r3, r0]
 8005022:	2002      	movhi	r0, #2
}
 8005024:	bd08      	pop	{r3, pc}
 8005026:	bf00      	nop
 8005028:	080062c4 	.word	0x080062c4

0800502c <USBD_LL_PrepareReceive>:
{
 800502c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800502e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005032:	f7fb fe75 	bl	8000d20 <HAL_PCD_EP_Receive>
 8005036:	2803      	cmp	r0, #3
 8005038:	bf9a      	itte	ls
 800503a:	4b02      	ldrls	r3, [pc, #8]	; (8005044 <USBD_LL_PrepareReceive+0x18>)
 800503c:	5c18      	ldrbls	r0, [r3, r0]
 800503e:	2002      	movhi	r0, #2
}
 8005040:	bd08      	pop	{r3, pc}
 8005042:	bf00      	nop
 8005044:	080062c4 	.word	0x080062c4

08005048 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8005048:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800504c:	f7fb be81 	b.w	8000d52 <HAL_PCD_EP_GetRxCount>

08005050 <HAL_PCDEx_LPM_Callback>:
{
 8005050:	b510      	push	{r4, lr}
 8005052:	4604      	mov	r4, r0
  switch (msg)
 8005054:	b111      	cbz	r1, 800505c <HAL_PCDEx_LPM_Callback+0xc>
 8005056:	2901      	cmp	r1, #1
 8005058:	d00f      	beq.n	800507a <HAL_PCDEx_LPM_Callback+0x2a>
 800505a:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 800505c:	6983      	ldr	r3, [r0, #24]
 800505e:	b133      	cbz	r3, 800506e <HAL_PCDEx_LPM_Callback+0x1e>
  SystemClock_Config();
 8005060:	f7ff fb3e 	bl	80046e0 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005064:	4a0b      	ldr	r2, [pc, #44]	; (8005094 <HAL_PCDEx_LPM_Callback+0x44>)
 8005066:	6913      	ldr	r3, [r2, #16]
 8005068:	f023 0306 	bic.w	r3, r3, #6
 800506c:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800506e:	f8d4 0270 	ldr.w	r0, [r4, #624]	; 0x270
}
 8005072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    USBD_LL_Resume(hpcd->pData);
 8005076:	f7ff b829 	b.w	80040cc <USBD_LL_Resume>
    USBD_LL_Suspend(hpcd->pData);
 800507a:	f8d0 0270 	ldr.w	r0, [r0, #624]	; 0x270
 800507e:	f7ff f81c 	bl	80040ba <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8005082:	69a3      	ldr	r3, [r4, #24]
 8005084:	b123      	cbz	r3, 8005090 <HAL_PCDEx_LPM_Callback+0x40>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005086:	4a03      	ldr	r2, [pc, #12]	; (8005094 <HAL_PCDEx_LPM_Callback+0x44>)
 8005088:	6913      	ldr	r3, [r2, #16]
 800508a:	f043 0306 	orr.w	r3, r3, #6
 800508e:	6113      	str	r3, [r2, #16]
 8005090:	bd10      	pop	{r4, pc}
 8005092:	bf00      	nop
 8005094:	e000ed00 	.word	0xe000ed00

08005098 <USBD_static_malloc>:
}
 8005098:	4800      	ldr	r0, [pc, #0]	; (800509c <USBD_static_malloc+0x4>)
 800509a:	4770      	bx	lr
 800509c:	2000020c 	.word	0x2000020c

080050a0 <USBD_static_free>:
{
 80050a0:	4770      	bx	lr
	...

080050a4 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80050a4:	2312      	movs	r3, #18
 80050a6:	800b      	strh	r3, [r1, #0]
  return USBD_CDC_DeviceDesc;
}
 80050a8:	4800      	ldr	r0, [pc, #0]	; (80050ac <USBD_CDC_DeviceDescriptor+0x8>)
 80050aa:	4770      	bx	lr
 80050ac:	20000150 	.word	0x20000150

080050b0 <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80050b0:	2304      	movs	r3, #4
 80050b2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80050b4:	4800      	ldr	r0, [pc, #0]	; (80050b8 <USBD_CDC_LangIDStrDescriptor+0x8>)
 80050b6:	4770      	bx	lr
 80050b8:	20000164 	.word	0x20000164

080050bc <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 80050bc:	2300      	movs	r3, #0
{
 80050be:	b530      	push	{r4, r5, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 80050c0:	461d      	mov	r5, r3
  for (idx = 0; idx < len; idx++)
 80050c2:	b2dc      	uxtb	r4, r3
 80050c4:	42a2      	cmp	r2, r4
 80050c6:	d800      	bhi.n	80050ca <IntToUnicode+0xe>
  }
}
 80050c8:	bd30      	pop	{r4, r5, pc}
    if (((value >> 28)) < 0xA)
 80050ca:	0f04      	lsrs	r4, r0, #28
 80050cc:	2c09      	cmp	r4, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 80050ce:	bf94      	ite	ls
 80050d0:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80050d2:	3437      	addhi	r4, #55	; 0x37
 80050d4:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 80050d8:	eb01 0443 	add.w	r4, r1, r3, lsl #1
    value = value << 4;
 80050dc:	0100      	lsls	r0, r0, #4
    pbuf[2 * idx + 1] = 0;
 80050de:	7065      	strb	r5, [r4, #1]
 80050e0:	3301      	adds	r3, #1
 80050e2:	e7ee      	b.n	80050c2 <IntToUnicode+0x6>

080050e4 <USBD_CDC_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 80050e4:	231a      	movs	r3, #26
{
 80050e6:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 80050e8:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80050ea:	4b09      	ldr	r3, [pc, #36]	; (8005110 <USBD_CDC_SerialStrDescriptor+0x2c>)
 80050ec:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80050ee:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 80050f0:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 80050f2:	18c0      	adds	r0, r0, r3
 80050f4:	d00a      	beq.n	800510c <USBD_CDC_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80050f6:	4b07      	ldr	r3, [pc, #28]	; (8005114 <USBD_CDC_SerialStrDescriptor+0x30>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80050f8:	4907      	ldr	r1, [pc, #28]	; (8005118 <USBD_CDC_SerialStrDescriptor+0x34>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80050fa:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80050fc:	2208      	movs	r2, #8
 80050fe:	f7ff ffdd 	bl	80050bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8005102:	2204      	movs	r2, #4
 8005104:	4905      	ldr	r1, [pc, #20]	; (800511c <USBD_CDC_SerialStrDescriptor+0x38>)
 8005106:	4620      	mov	r0, r4
 8005108:	f7ff ffd8 	bl	80050bc <IntToUnicode>
}
 800510c:	4804      	ldr	r0, [pc, #16]	; (8005120 <USBD_CDC_SerialStrDescriptor+0x3c>)
 800510e:	bd10      	pop	{r4, pc}
 8005110:	1fff7590 	.word	0x1fff7590
 8005114:	1fff7594 	.word	0x1fff7594
 8005118:	2000016a 	.word	0x2000016a
 800511c:	2000017a 	.word	0x2000017a
 8005120:	20000168 	.word	0x20000168

08005124 <USBD_CDC_ManufacturerStrDescriptor>:
{
 8005124:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005126:	4c04      	ldr	r4, [pc, #16]	; (8005138 <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 8005128:	4804      	ldr	r0, [pc, #16]	; (800513c <USBD_CDC_ManufacturerStrDescriptor+0x18>)
 800512a:	460a      	mov	r2, r1
 800512c:	4621      	mov	r1, r4
 800512e:	f7ff f9e7 	bl	8004500 <USBD_GetString>
}
 8005132:	4620      	mov	r0, r4
 8005134:	bd10      	pop	{r4, pc}
 8005136:	bf00      	nop
 8005138:	20001ba8 	.word	0x20001ba8
 800513c:	080062e1 	.word	0x080062e1

08005140 <USBD_CDC_ProductStrDescriptor>:
{
 8005140:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8005142:	4c04      	ldr	r4, [pc, #16]	; (8005154 <USBD_CDC_ProductStrDescriptor+0x14>)
 8005144:	4804      	ldr	r0, [pc, #16]	; (8005158 <USBD_CDC_ProductStrDescriptor+0x18>)
 8005146:	460a      	mov	r2, r1
 8005148:	4621      	mov	r1, r4
 800514a:	f7ff f9d9 	bl	8004500 <USBD_GetString>
}
 800514e:	4620      	mov	r0, r4
 8005150:	bd10      	pop	{r4, pc}
 8005152:	bf00      	nop
 8005154:	20001ba8 	.word	0x20001ba8
 8005158:	080062f4 	.word	0x080062f4

0800515c <USBD_CDC_ConfigStrDescriptor>:
{
 800515c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800515e:	4c04      	ldr	r4, [pc, #16]	; (8005170 <USBD_CDC_ConfigStrDescriptor+0x14>)
 8005160:	4804      	ldr	r0, [pc, #16]	; (8005174 <USBD_CDC_ConfigStrDescriptor+0x18>)
 8005162:	460a      	mov	r2, r1
 8005164:	4621      	mov	r1, r4
 8005166:	f7ff f9cb 	bl	8004500 <USBD_GetString>
}
 800516a:	4620      	mov	r0, r4
 800516c:	bd10      	pop	{r4, pc}
 800516e:	bf00      	nop
 8005170:	20001ba8 	.word	0x20001ba8
 8005174:	080062c8 	.word	0x080062c8

08005178 <USBD_CDC_InterfaceStrDescriptor>:
{
 8005178:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800517a:	4c04      	ldr	r4, [pc, #16]	; (800518c <USBD_CDC_InterfaceStrDescriptor+0x14>)
 800517c:	4804      	ldr	r0, [pc, #16]	; (8005190 <USBD_CDC_InterfaceStrDescriptor+0x18>)
 800517e:	460a      	mov	r2, r1
 8005180:	4621      	mov	r1, r4
 8005182:	f7ff f9bd 	bl	8004500 <USBD_GetString>
}
 8005186:	4620      	mov	r0, r4
 8005188:	bd10      	pop	{r4, pc}
 800518a:	bf00      	nop
 800518c:	20001ba8 	.word	0x20001ba8
 8005190:	080062d3 	.word	0x080062d3

08005194 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8005194:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005196:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005198:	3304      	adds	r3, #4

0800519a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800519a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800519c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800519e:	d3f9      	bcc.n	8005194 <CopyDataInit>
  bx lr
 80051a0:	4770      	bx	lr

080051a2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80051a2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80051a4:	3004      	adds	r0, #4

080051a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80051a6:	4288      	cmp	r0, r1
  bcc FillZerobss
 80051a8:	d3fb      	bcc.n	80051a2 <FillZerobss>
  bx lr
 80051aa:	4770      	bx	lr

080051ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80051ac:	480c      	ldr	r0, [pc, #48]	; (80051e0 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80051ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80051b0:	480c      	ldr	r0, [pc, #48]	; (80051e4 <LoopForever+0x8>)
 80051b2:	490d      	ldr	r1, [pc, #52]	; (80051e8 <LoopForever+0xc>)
 80051b4:	4a0d      	ldr	r2, [pc, #52]	; (80051ec <LoopForever+0x10>)
 80051b6:	2300      	movs	r3, #0
 80051b8:	f7ff ffef 	bl	800519a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80051bc:	480c      	ldr	r0, [pc, #48]	; (80051f0 <LoopForever+0x14>)
 80051be:	490d      	ldr	r1, [pc, #52]	; (80051f4 <LoopForever+0x18>)
 80051c0:	2300      	movs	r3, #0
 80051c2:	f7ff fff0 	bl	80051a6 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80051c6:	480c      	ldr	r0, [pc, #48]	; (80051f8 <LoopForever+0x1c>)
 80051c8:	490c      	ldr	r1, [pc, #48]	; (80051fc <LoopForever+0x20>)
 80051ca:	2300      	movs	r3, #0
 80051cc:	f7ff ffeb 	bl	80051a6 <LoopFillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80051d0:	f7ff fd12 	bl	8004bf8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80051d4:	f000 f81c 	bl	8005210 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80051d8:	f7ff faf8 	bl	80047cc <main>

080051dc <LoopForever>:

LoopForever:
  b LoopForever
 80051dc:	e7fe      	b.n	80051dc <LoopForever>
 80051de:	0000      	.short	0x0000
  ldr   r0, =_estack
 80051e0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80051e4:	20000004 	.word	0x20000004
 80051e8:	200001e8 	.word	0x200001e8
 80051ec:	080063b4 	.word	0x080063b4
  INIT_BSS _sbss, _ebss
 80051f0:	200001e8 	.word	0x200001e8
 80051f4:	20001dac 	.word	0x20001dac
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80051f8:	20030000 	.word	0x20030000
 80051fc:	20030000 	.word	0x20030000

08005200 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005200:	e7fe      	b.n	8005200 <ADC1_IRQHandler>
	...

08005204 <__errno>:
 8005204:	4b01      	ldr	r3, [pc, #4]	; (800520c <__errno+0x8>)
 8005206:	6818      	ldr	r0, [r3, #0]
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	20000184 	.word	0x20000184

08005210 <__libc_init_array>:
 8005210:	b570      	push	{r4, r5, r6, lr}
 8005212:	4e0d      	ldr	r6, [pc, #52]	; (8005248 <__libc_init_array+0x38>)
 8005214:	4c0d      	ldr	r4, [pc, #52]	; (800524c <__libc_init_array+0x3c>)
 8005216:	1ba4      	subs	r4, r4, r6
 8005218:	10a4      	asrs	r4, r4, #2
 800521a:	2500      	movs	r5, #0
 800521c:	42a5      	cmp	r5, r4
 800521e:	d109      	bne.n	8005234 <__libc_init_array+0x24>
 8005220:	4e0b      	ldr	r6, [pc, #44]	; (8005250 <__libc_init_array+0x40>)
 8005222:	4c0c      	ldr	r4, [pc, #48]	; (8005254 <__libc_init_array+0x44>)
 8005224:	f000 ff7c 	bl	8006120 <_init>
 8005228:	1ba4      	subs	r4, r4, r6
 800522a:	10a4      	asrs	r4, r4, #2
 800522c:	2500      	movs	r5, #0
 800522e:	42a5      	cmp	r5, r4
 8005230:	d105      	bne.n	800523e <__libc_init_array+0x2e>
 8005232:	bd70      	pop	{r4, r5, r6, pc}
 8005234:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005238:	4798      	blx	r3
 800523a:	3501      	adds	r5, #1
 800523c:	e7ee      	b.n	800521c <__libc_init_array+0xc>
 800523e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005242:	4798      	blx	r3
 8005244:	3501      	adds	r5, #1
 8005246:	e7f2      	b.n	800522e <__libc_init_array+0x1e>
 8005248:	080063ac 	.word	0x080063ac
 800524c:	080063ac 	.word	0x080063ac
 8005250:	080063ac 	.word	0x080063ac
 8005254:	080063b0 	.word	0x080063b0

08005258 <memset>:
 8005258:	4402      	add	r2, r0
 800525a:	4603      	mov	r3, r0
 800525c:	4293      	cmp	r3, r2
 800525e:	d100      	bne.n	8005262 <memset+0xa>
 8005260:	4770      	bx	lr
 8005262:	f803 1b01 	strb.w	r1, [r3], #1
 8005266:	e7f9      	b.n	800525c <memset+0x4>

08005268 <iprintf>:
 8005268:	b40f      	push	{r0, r1, r2, r3}
 800526a:	4b0a      	ldr	r3, [pc, #40]	; (8005294 <iprintf+0x2c>)
 800526c:	b513      	push	{r0, r1, r4, lr}
 800526e:	681c      	ldr	r4, [r3, #0]
 8005270:	b124      	cbz	r4, 800527c <iprintf+0x14>
 8005272:	69a3      	ldr	r3, [r4, #24]
 8005274:	b913      	cbnz	r3, 800527c <iprintf+0x14>
 8005276:	4620      	mov	r0, r4
 8005278:	f000 fa24 	bl	80056c4 <__sinit>
 800527c:	ab05      	add	r3, sp, #20
 800527e:	9a04      	ldr	r2, [sp, #16]
 8005280:	68a1      	ldr	r1, [r4, #8]
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	4620      	mov	r0, r4
 8005286:	f000 fbe1 	bl	8005a4c <_vfiprintf_r>
 800528a:	b002      	add	sp, #8
 800528c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005290:	b004      	add	sp, #16
 8005292:	4770      	bx	lr
 8005294:	20000184 	.word	0x20000184

08005298 <_puts_r>:
 8005298:	b570      	push	{r4, r5, r6, lr}
 800529a:	460e      	mov	r6, r1
 800529c:	4605      	mov	r5, r0
 800529e:	b118      	cbz	r0, 80052a8 <_puts_r+0x10>
 80052a0:	6983      	ldr	r3, [r0, #24]
 80052a2:	b90b      	cbnz	r3, 80052a8 <_puts_r+0x10>
 80052a4:	f000 fa0e 	bl	80056c4 <__sinit>
 80052a8:	69ab      	ldr	r3, [r5, #24]
 80052aa:	68ac      	ldr	r4, [r5, #8]
 80052ac:	b913      	cbnz	r3, 80052b4 <_puts_r+0x1c>
 80052ae:	4628      	mov	r0, r5
 80052b0:	f000 fa08 	bl	80056c4 <__sinit>
 80052b4:	4b23      	ldr	r3, [pc, #140]	; (8005344 <_puts_r+0xac>)
 80052b6:	429c      	cmp	r4, r3
 80052b8:	d117      	bne.n	80052ea <_puts_r+0x52>
 80052ba:	686c      	ldr	r4, [r5, #4]
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	071b      	lsls	r3, r3, #28
 80052c0:	d51d      	bpl.n	80052fe <_puts_r+0x66>
 80052c2:	6923      	ldr	r3, [r4, #16]
 80052c4:	b1db      	cbz	r3, 80052fe <_puts_r+0x66>
 80052c6:	3e01      	subs	r6, #1
 80052c8:	68a3      	ldr	r3, [r4, #8]
 80052ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052ce:	3b01      	subs	r3, #1
 80052d0:	60a3      	str	r3, [r4, #8]
 80052d2:	b9e9      	cbnz	r1, 8005310 <_puts_r+0x78>
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	da2e      	bge.n	8005336 <_puts_r+0x9e>
 80052d8:	4622      	mov	r2, r4
 80052da:	210a      	movs	r1, #10
 80052dc:	4628      	mov	r0, r5
 80052de:	f000 f83f 	bl	8005360 <__swbuf_r>
 80052e2:	3001      	adds	r0, #1
 80052e4:	d011      	beq.n	800530a <_puts_r+0x72>
 80052e6:	200a      	movs	r0, #10
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
 80052ea:	4b17      	ldr	r3, [pc, #92]	; (8005348 <_puts_r+0xb0>)
 80052ec:	429c      	cmp	r4, r3
 80052ee:	d101      	bne.n	80052f4 <_puts_r+0x5c>
 80052f0:	68ac      	ldr	r4, [r5, #8]
 80052f2:	e7e3      	b.n	80052bc <_puts_r+0x24>
 80052f4:	4b15      	ldr	r3, [pc, #84]	; (800534c <_puts_r+0xb4>)
 80052f6:	429c      	cmp	r4, r3
 80052f8:	bf08      	it	eq
 80052fa:	68ec      	ldreq	r4, [r5, #12]
 80052fc:	e7de      	b.n	80052bc <_puts_r+0x24>
 80052fe:	4621      	mov	r1, r4
 8005300:	4628      	mov	r0, r5
 8005302:	f000 f87f 	bl	8005404 <__swsetup_r>
 8005306:	2800      	cmp	r0, #0
 8005308:	d0dd      	beq.n	80052c6 <_puts_r+0x2e>
 800530a:	f04f 30ff 	mov.w	r0, #4294967295
 800530e:	bd70      	pop	{r4, r5, r6, pc}
 8005310:	2b00      	cmp	r3, #0
 8005312:	da04      	bge.n	800531e <_puts_r+0x86>
 8005314:	69a2      	ldr	r2, [r4, #24]
 8005316:	4293      	cmp	r3, r2
 8005318:	db06      	blt.n	8005328 <_puts_r+0x90>
 800531a:	290a      	cmp	r1, #10
 800531c:	d004      	beq.n	8005328 <_puts_r+0x90>
 800531e:	6823      	ldr	r3, [r4, #0]
 8005320:	1c5a      	adds	r2, r3, #1
 8005322:	6022      	str	r2, [r4, #0]
 8005324:	7019      	strb	r1, [r3, #0]
 8005326:	e7cf      	b.n	80052c8 <_puts_r+0x30>
 8005328:	4622      	mov	r2, r4
 800532a:	4628      	mov	r0, r5
 800532c:	f000 f818 	bl	8005360 <__swbuf_r>
 8005330:	3001      	adds	r0, #1
 8005332:	d1c9      	bne.n	80052c8 <_puts_r+0x30>
 8005334:	e7e9      	b.n	800530a <_puts_r+0x72>
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	200a      	movs	r0, #10
 800533a:	1c5a      	adds	r2, r3, #1
 800533c:	6022      	str	r2, [r4, #0]
 800533e:	7018      	strb	r0, [r3, #0]
 8005340:	bd70      	pop	{r4, r5, r6, pc}
 8005342:	bf00      	nop
 8005344:	08006330 	.word	0x08006330
 8005348:	08006350 	.word	0x08006350
 800534c:	08006310 	.word	0x08006310

08005350 <puts>:
 8005350:	4b02      	ldr	r3, [pc, #8]	; (800535c <puts+0xc>)
 8005352:	4601      	mov	r1, r0
 8005354:	6818      	ldr	r0, [r3, #0]
 8005356:	f7ff bf9f 	b.w	8005298 <_puts_r>
 800535a:	bf00      	nop
 800535c:	20000184 	.word	0x20000184

08005360 <__swbuf_r>:
 8005360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005362:	460e      	mov	r6, r1
 8005364:	4614      	mov	r4, r2
 8005366:	4605      	mov	r5, r0
 8005368:	b118      	cbz	r0, 8005372 <__swbuf_r+0x12>
 800536a:	6983      	ldr	r3, [r0, #24]
 800536c:	b90b      	cbnz	r3, 8005372 <__swbuf_r+0x12>
 800536e:	f000 f9a9 	bl	80056c4 <__sinit>
 8005372:	4b21      	ldr	r3, [pc, #132]	; (80053f8 <__swbuf_r+0x98>)
 8005374:	429c      	cmp	r4, r3
 8005376:	d12a      	bne.n	80053ce <__swbuf_r+0x6e>
 8005378:	686c      	ldr	r4, [r5, #4]
 800537a:	69a3      	ldr	r3, [r4, #24]
 800537c:	60a3      	str	r3, [r4, #8]
 800537e:	89a3      	ldrh	r3, [r4, #12]
 8005380:	071a      	lsls	r2, r3, #28
 8005382:	d52e      	bpl.n	80053e2 <__swbuf_r+0x82>
 8005384:	6923      	ldr	r3, [r4, #16]
 8005386:	b363      	cbz	r3, 80053e2 <__swbuf_r+0x82>
 8005388:	6923      	ldr	r3, [r4, #16]
 800538a:	6820      	ldr	r0, [r4, #0]
 800538c:	1ac0      	subs	r0, r0, r3
 800538e:	6963      	ldr	r3, [r4, #20]
 8005390:	b2f6      	uxtb	r6, r6
 8005392:	4298      	cmp	r0, r3
 8005394:	4637      	mov	r7, r6
 8005396:	db04      	blt.n	80053a2 <__swbuf_r+0x42>
 8005398:	4621      	mov	r1, r4
 800539a:	4628      	mov	r0, r5
 800539c:	f000 f928 	bl	80055f0 <_fflush_r>
 80053a0:	bb28      	cbnz	r0, 80053ee <__swbuf_r+0x8e>
 80053a2:	68a3      	ldr	r3, [r4, #8]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	60a3      	str	r3, [r4, #8]
 80053a8:	6823      	ldr	r3, [r4, #0]
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	6022      	str	r2, [r4, #0]
 80053ae:	701e      	strb	r6, [r3, #0]
 80053b0:	6963      	ldr	r3, [r4, #20]
 80053b2:	3001      	adds	r0, #1
 80053b4:	4298      	cmp	r0, r3
 80053b6:	d004      	beq.n	80053c2 <__swbuf_r+0x62>
 80053b8:	89a3      	ldrh	r3, [r4, #12]
 80053ba:	07db      	lsls	r3, r3, #31
 80053bc:	d519      	bpl.n	80053f2 <__swbuf_r+0x92>
 80053be:	2e0a      	cmp	r6, #10
 80053c0:	d117      	bne.n	80053f2 <__swbuf_r+0x92>
 80053c2:	4621      	mov	r1, r4
 80053c4:	4628      	mov	r0, r5
 80053c6:	f000 f913 	bl	80055f0 <_fflush_r>
 80053ca:	b190      	cbz	r0, 80053f2 <__swbuf_r+0x92>
 80053cc:	e00f      	b.n	80053ee <__swbuf_r+0x8e>
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <__swbuf_r+0x9c>)
 80053d0:	429c      	cmp	r4, r3
 80053d2:	d101      	bne.n	80053d8 <__swbuf_r+0x78>
 80053d4:	68ac      	ldr	r4, [r5, #8]
 80053d6:	e7d0      	b.n	800537a <__swbuf_r+0x1a>
 80053d8:	4b09      	ldr	r3, [pc, #36]	; (8005400 <__swbuf_r+0xa0>)
 80053da:	429c      	cmp	r4, r3
 80053dc:	bf08      	it	eq
 80053de:	68ec      	ldreq	r4, [r5, #12]
 80053e0:	e7cb      	b.n	800537a <__swbuf_r+0x1a>
 80053e2:	4621      	mov	r1, r4
 80053e4:	4628      	mov	r0, r5
 80053e6:	f000 f80d 	bl	8005404 <__swsetup_r>
 80053ea:	2800      	cmp	r0, #0
 80053ec:	d0cc      	beq.n	8005388 <__swbuf_r+0x28>
 80053ee:	f04f 37ff 	mov.w	r7, #4294967295
 80053f2:	4638      	mov	r0, r7
 80053f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053f6:	bf00      	nop
 80053f8:	08006330 	.word	0x08006330
 80053fc:	08006350 	.word	0x08006350
 8005400:	08006310 	.word	0x08006310

08005404 <__swsetup_r>:
 8005404:	4b32      	ldr	r3, [pc, #200]	; (80054d0 <__swsetup_r+0xcc>)
 8005406:	b570      	push	{r4, r5, r6, lr}
 8005408:	681d      	ldr	r5, [r3, #0]
 800540a:	4606      	mov	r6, r0
 800540c:	460c      	mov	r4, r1
 800540e:	b125      	cbz	r5, 800541a <__swsetup_r+0x16>
 8005410:	69ab      	ldr	r3, [r5, #24]
 8005412:	b913      	cbnz	r3, 800541a <__swsetup_r+0x16>
 8005414:	4628      	mov	r0, r5
 8005416:	f000 f955 	bl	80056c4 <__sinit>
 800541a:	4b2e      	ldr	r3, [pc, #184]	; (80054d4 <__swsetup_r+0xd0>)
 800541c:	429c      	cmp	r4, r3
 800541e:	d10f      	bne.n	8005440 <__swsetup_r+0x3c>
 8005420:	686c      	ldr	r4, [r5, #4]
 8005422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005426:	b29a      	uxth	r2, r3
 8005428:	0715      	lsls	r5, r2, #28
 800542a:	d42c      	bmi.n	8005486 <__swsetup_r+0x82>
 800542c:	06d0      	lsls	r0, r2, #27
 800542e:	d411      	bmi.n	8005454 <__swsetup_r+0x50>
 8005430:	2209      	movs	r2, #9
 8005432:	6032      	str	r2, [r6, #0]
 8005434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005438:	81a3      	strh	r3, [r4, #12]
 800543a:	f04f 30ff 	mov.w	r0, #4294967295
 800543e:	bd70      	pop	{r4, r5, r6, pc}
 8005440:	4b25      	ldr	r3, [pc, #148]	; (80054d8 <__swsetup_r+0xd4>)
 8005442:	429c      	cmp	r4, r3
 8005444:	d101      	bne.n	800544a <__swsetup_r+0x46>
 8005446:	68ac      	ldr	r4, [r5, #8]
 8005448:	e7eb      	b.n	8005422 <__swsetup_r+0x1e>
 800544a:	4b24      	ldr	r3, [pc, #144]	; (80054dc <__swsetup_r+0xd8>)
 800544c:	429c      	cmp	r4, r3
 800544e:	bf08      	it	eq
 8005450:	68ec      	ldreq	r4, [r5, #12]
 8005452:	e7e6      	b.n	8005422 <__swsetup_r+0x1e>
 8005454:	0751      	lsls	r1, r2, #29
 8005456:	d512      	bpl.n	800547e <__swsetup_r+0x7a>
 8005458:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800545a:	b141      	cbz	r1, 800546e <__swsetup_r+0x6a>
 800545c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005460:	4299      	cmp	r1, r3
 8005462:	d002      	beq.n	800546a <__swsetup_r+0x66>
 8005464:	4630      	mov	r0, r6
 8005466:	f000 fa1b 	bl	80058a0 <_free_r>
 800546a:	2300      	movs	r3, #0
 800546c:	6363      	str	r3, [r4, #52]	; 0x34
 800546e:	89a3      	ldrh	r3, [r4, #12]
 8005470:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005474:	81a3      	strh	r3, [r4, #12]
 8005476:	2300      	movs	r3, #0
 8005478:	6063      	str	r3, [r4, #4]
 800547a:	6923      	ldr	r3, [r4, #16]
 800547c:	6023      	str	r3, [r4, #0]
 800547e:	89a3      	ldrh	r3, [r4, #12]
 8005480:	f043 0308 	orr.w	r3, r3, #8
 8005484:	81a3      	strh	r3, [r4, #12]
 8005486:	6923      	ldr	r3, [r4, #16]
 8005488:	b94b      	cbnz	r3, 800549e <__swsetup_r+0x9a>
 800548a:	89a3      	ldrh	r3, [r4, #12]
 800548c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005490:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005494:	d003      	beq.n	800549e <__swsetup_r+0x9a>
 8005496:	4621      	mov	r1, r4
 8005498:	4630      	mov	r0, r6
 800549a:	f000 f9c1 	bl	8005820 <__smakebuf_r>
 800549e:	89a2      	ldrh	r2, [r4, #12]
 80054a0:	f012 0301 	ands.w	r3, r2, #1
 80054a4:	d00c      	beq.n	80054c0 <__swsetup_r+0xbc>
 80054a6:	2300      	movs	r3, #0
 80054a8:	60a3      	str	r3, [r4, #8]
 80054aa:	6963      	ldr	r3, [r4, #20]
 80054ac:	425b      	negs	r3, r3
 80054ae:	61a3      	str	r3, [r4, #24]
 80054b0:	6923      	ldr	r3, [r4, #16]
 80054b2:	b953      	cbnz	r3, 80054ca <__swsetup_r+0xc6>
 80054b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054b8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80054bc:	d1ba      	bne.n	8005434 <__swsetup_r+0x30>
 80054be:	bd70      	pop	{r4, r5, r6, pc}
 80054c0:	0792      	lsls	r2, r2, #30
 80054c2:	bf58      	it	pl
 80054c4:	6963      	ldrpl	r3, [r4, #20]
 80054c6:	60a3      	str	r3, [r4, #8]
 80054c8:	e7f2      	b.n	80054b0 <__swsetup_r+0xac>
 80054ca:	2000      	movs	r0, #0
 80054cc:	e7f7      	b.n	80054be <__swsetup_r+0xba>
 80054ce:	bf00      	nop
 80054d0:	20000184 	.word	0x20000184
 80054d4:	08006330 	.word	0x08006330
 80054d8:	08006350 	.word	0x08006350
 80054dc:	08006310 	.word	0x08006310

080054e0 <__sflush_r>:
 80054e0:	898a      	ldrh	r2, [r1, #12]
 80054e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054e6:	4605      	mov	r5, r0
 80054e8:	0710      	lsls	r0, r2, #28
 80054ea:	460c      	mov	r4, r1
 80054ec:	d45a      	bmi.n	80055a4 <__sflush_r+0xc4>
 80054ee:	684b      	ldr	r3, [r1, #4]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	dc05      	bgt.n	8005500 <__sflush_r+0x20>
 80054f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	dc02      	bgt.n	8005500 <__sflush_r+0x20>
 80054fa:	2000      	movs	r0, #0
 80054fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005500:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005502:	2e00      	cmp	r6, #0
 8005504:	d0f9      	beq.n	80054fa <__sflush_r+0x1a>
 8005506:	2300      	movs	r3, #0
 8005508:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800550c:	682f      	ldr	r7, [r5, #0]
 800550e:	602b      	str	r3, [r5, #0]
 8005510:	d033      	beq.n	800557a <__sflush_r+0x9a>
 8005512:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005514:	89a3      	ldrh	r3, [r4, #12]
 8005516:	075a      	lsls	r2, r3, #29
 8005518:	d505      	bpl.n	8005526 <__sflush_r+0x46>
 800551a:	6863      	ldr	r3, [r4, #4]
 800551c:	1ac0      	subs	r0, r0, r3
 800551e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005520:	b10b      	cbz	r3, 8005526 <__sflush_r+0x46>
 8005522:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005524:	1ac0      	subs	r0, r0, r3
 8005526:	2300      	movs	r3, #0
 8005528:	4602      	mov	r2, r0
 800552a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800552c:	6a21      	ldr	r1, [r4, #32]
 800552e:	4628      	mov	r0, r5
 8005530:	47b0      	blx	r6
 8005532:	1c43      	adds	r3, r0, #1
 8005534:	89a3      	ldrh	r3, [r4, #12]
 8005536:	d106      	bne.n	8005546 <__sflush_r+0x66>
 8005538:	6829      	ldr	r1, [r5, #0]
 800553a:	291d      	cmp	r1, #29
 800553c:	d84b      	bhi.n	80055d6 <__sflush_r+0xf6>
 800553e:	4a2b      	ldr	r2, [pc, #172]	; (80055ec <__sflush_r+0x10c>)
 8005540:	40ca      	lsrs	r2, r1
 8005542:	07d6      	lsls	r6, r2, #31
 8005544:	d547      	bpl.n	80055d6 <__sflush_r+0xf6>
 8005546:	2200      	movs	r2, #0
 8005548:	6062      	str	r2, [r4, #4]
 800554a:	04d9      	lsls	r1, r3, #19
 800554c:	6922      	ldr	r2, [r4, #16]
 800554e:	6022      	str	r2, [r4, #0]
 8005550:	d504      	bpl.n	800555c <__sflush_r+0x7c>
 8005552:	1c42      	adds	r2, r0, #1
 8005554:	d101      	bne.n	800555a <__sflush_r+0x7a>
 8005556:	682b      	ldr	r3, [r5, #0]
 8005558:	b903      	cbnz	r3, 800555c <__sflush_r+0x7c>
 800555a:	6560      	str	r0, [r4, #84]	; 0x54
 800555c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800555e:	602f      	str	r7, [r5, #0]
 8005560:	2900      	cmp	r1, #0
 8005562:	d0ca      	beq.n	80054fa <__sflush_r+0x1a>
 8005564:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005568:	4299      	cmp	r1, r3
 800556a:	d002      	beq.n	8005572 <__sflush_r+0x92>
 800556c:	4628      	mov	r0, r5
 800556e:	f000 f997 	bl	80058a0 <_free_r>
 8005572:	2000      	movs	r0, #0
 8005574:	6360      	str	r0, [r4, #52]	; 0x34
 8005576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800557a:	6a21      	ldr	r1, [r4, #32]
 800557c:	2301      	movs	r3, #1
 800557e:	4628      	mov	r0, r5
 8005580:	47b0      	blx	r6
 8005582:	1c41      	adds	r1, r0, #1
 8005584:	d1c6      	bne.n	8005514 <__sflush_r+0x34>
 8005586:	682b      	ldr	r3, [r5, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d0c3      	beq.n	8005514 <__sflush_r+0x34>
 800558c:	2b1d      	cmp	r3, #29
 800558e:	d001      	beq.n	8005594 <__sflush_r+0xb4>
 8005590:	2b16      	cmp	r3, #22
 8005592:	d101      	bne.n	8005598 <__sflush_r+0xb8>
 8005594:	602f      	str	r7, [r5, #0]
 8005596:	e7b0      	b.n	80054fa <__sflush_r+0x1a>
 8005598:	89a3      	ldrh	r3, [r4, #12]
 800559a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800559e:	81a3      	strh	r3, [r4, #12]
 80055a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055a4:	690f      	ldr	r7, [r1, #16]
 80055a6:	2f00      	cmp	r7, #0
 80055a8:	d0a7      	beq.n	80054fa <__sflush_r+0x1a>
 80055aa:	0793      	lsls	r3, r2, #30
 80055ac:	680e      	ldr	r6, [r1, #0]
 80055ae:	bf08      	it	eq
 80055b0:	694b      	ldreq	r3, [r1, #20]
 80055b2:	600f      	str	r7, [r1, #0]
 80055b4:	bf18      	it	ne
 80055b6:	2300      	movne	r3, #0
 80055b8:	eba6 0807 	sub.w	r8, r6, r7
 80055bc:	608b      	str	r3, [r1, #8]
 80055be:	f1b8 0f00 	cmp.w	r8, #0
 80055c2:	dd9a      	ble.n	80054fa <__sflush_r+0x1a>
 80055c4:	4643      	mov	r3, r8
 80055c6:	463a      	mov	r2, r7
 80055c8:	6a21      	ldr	r1, [r4, #32]
 80055ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80055cc:	4628      	mov	r0, r5
 80055ce:	47b0      	blx	r6
 80055d0:	2800      	cmp	r0, #0
 80055d2:	dc07      	bgt.n	80055e4 <__sflush_r+0x104>
 80055d4:	89a3      	ldrh	r3, [r4, #12]
 80055d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055da:	81a3      	strh	r3, [r4, #12]
 80055dc:	f04f 30ff 	mov.w	r0, #4294967295
 80055e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055e4:	4407      	add	r7, r0
 80055e6:	eba8 0800 	sub.w	r8, r8, r0
 80055ea:	e7e8      	b.n	80055be <__sflush_r+0xde>
 80055ec:	20400001 	.word	0x20400001

080055f0 <_fflush_r>:
 80055f0:	b538      	push	{r3, r4, r5, lr}
 80055f2:	690b      	ldr	r3, [r1, #16]
 80055f4:	4605      	mov	r5, r0
 80055f6:	460c      	mov	r4, r1
 80055f8:	b1db      	cbz	r3, 8005632 <_fflush_r+0x42>
 80055fa:	b118      	cbz	r0, 8005604 <_fflush_r+0x14>
 80055fc:	6983      	ldr	r3, [r0, #24]
 80055fe:	b90b      	cbnz	r3, 8005604 <_fflush_r+0x14>
 8005600:	f000 f860 	bl	80056c4 <__sinit>
 8005604:	4b0c      	ldr	r3, [pc, #48]	; (8005638 <_fflush_r+0x48>)
 8005606:	429c      	cmp	r4, r3
 8005608:	d109      	bne.n	800561e <_fflush_r+0x2e>
 800560a:	686c      	ldr	r4, [r5, #4]
 800560c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005610:	b17b      	cbz	r3, 8005632 <_fflush_r+0x42>
 8005612:	4621      	mov	r1, r4
 8005614:	4628      	mov	r0, r5
 8005616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800561a:	f7ff bf61 	b.w	80054e0 <__sflush_r>
 800561e:	4b07      	ldr	r3, [pc, #28]	; (800563c <_fflush_r+0x4c>)
 8005620:	429c      	cmp	r4, r3
 8005622:	d101      	bne.n	8005628 <_fflush_r+0x38>
 8005624:	68ac      	ldr	r4, [r5, #8]
 8005626:	e7f1      	b.n	800560c <_fflush_r+0x1c>
 8005628:	4b05      	ldr	r3, [pc, #20]	; (8005640 <_fflush_r+0x50>)
 800562a:	429c      	cmp	r4, r3
 800562c:	bf08      	it	eq
 800562e:	68ec      	ldreq	r4, [r5, #12]
 8005630:	e7ec      	b.n	800560c <_fflush_r+0x1c>
 8005632:	2000      	movs	r0, #0
 8005634:	bd38      	pop	{r3, r4, r5, pc}
 8005636:	bf00      	nop
 8005638:	08006330 	.word	0x08006330
 800563c:	08006350 	.word	0x08006350
 8005640:	08006310 	.word	0x08006310

08005644 <_cleanup_r>:
 8005644:	4901      	ldr	r1, [pc, #4]	; (800564c <_cleanup_r+0x8>)
 8005646:	f000 b8a9 	b.w	800579c <_fwalk_reent>
 800564a:	bf00      	nop
 800564c:	080055f1 	.word	0x080055f1

08005650 <std.isra.0>:
 8005650:	2300      	movs	r3, #0
 8005652:	b510      	push	{r4, lr}
 8005654:	4604      	mov	r4, r0
 8005656:	6003      	str	r3, [r0, #0]
 8005658:	6043      	str	r3, [r0, #4]
 800565a:	6083      	str	r3, [r0, #8]
 800565c:	8181      	strh	r1, [r0, #12]
 800565e:	6643      	str	r3, [r0, #100]	; 0x64
 8005660:	81c2      	strh	r2, [r0, #14]
 8005662:	6103      	str	r3, [r0, #16]
 8005664:	6143      	str	r3, [r0, #20]
 8005666:	6183      	str	r3, [r0, #24]
 8005668:	4619      	mov	r1, r3
 800566a:	2208      	movs	r2, #8
 800566c:	305c      	adds	r0, #92	; 0x5c
 800566e:	f7ff fdf3 	bl	8005258 <memset>
 8005672:	4b05      	ldr	r3, [pc, #20]	; (8005688 <std.isra.0+0x38>)
 8005674:	6263      	str	r3, [r4, #36]	; 0x24
 8005676:	4b05      	ldr	r3, [pc, #20]	; (800568c <std.isra.0+0x3c>)
 8005678:	62a3      	str	r3, [r4, #40]	; 0x28
 800567a:	4b05      	ldr	r3, [pc, #20]	; (8005690 <std.isra.0+0x40>)
 800567c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800567e:	4b05      	ldr	r3, [pc, #20]	; (8005694 <std.isra.0+0x44>)
 8005680:	6224      	str	r4, [r4, #32]
 8005682:	6323      	str	r3, [r4, #48]	; 0x30
 8005684:	bd10      	pop	{r4, pc}
 8005686:	bf00      	nop
 8005688:	08005fc5 	.word	0x08005fc5
 800568c:	08005fe7 	.word	0x08005fe7
 8005690:	0800601f 	.word	0x0800601f
 8005694:	08006043 	.word	0x08006043

08005698 <__sfmoreglue>:
 8005698:	b570      	push	{r4, r5, r6, lr}
 800569a:	1e4a      	subs	r2, r1, #1
 800569c:	2568      	movs	r5, #104	; 0x68
 800569e:	4355      	muls	r5, r2
 80056a0:	460e      	mov	r6, r1
 80056a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80056a6:	f000 f949 	bl	800593c <_malloc_r>
 80056aa:	4604      	mov	r4, r0
 80056ac:	b140      	cbz	r0, 80056c0 <__sfmoreglue+0x28>
 80056ae:	2100      	movs	r1, #0
 80056b0:	e880 0042 	stmia.w	r0, {r1, r6}
 80056b4:	300c      	adds	r0, #12
 80056b6:	60a0      	str	r0, [r4, #8]
 80056b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80056bc:	f7ff fdcc 	bl	8005258 <memset>
 80056c0:	4620      	mov	r0, r4
 80056c2:	bd70      	pop	{r4, r5, r6, pc}

080056c4 <__sinit>:
 80056c4:	6983      	ldr	r3, [r0, #24]
 80056c6:	b510      	push	{r4, lr}
 80056c8:	4604      	mov	r4, r0
 80056ca:	bb33      	cbnz	r3, 800571a <__sinit+0x56>
 80056cc:	6483      	str	r3, [r0, #72]	; 0x48
 80056ce:	64c3      	str	r3, [r0, #76]	; 0x4c
 80056d0:	6503      	str	r3, [r0, #80]	; 0x50
 80056d2:	4b12      	ldr	r3, [pc, #72]	; (800571c <__sinit+0x58>)
 80056d4:	4a12      	ldr	r2, [pc, #72]	; (8005720 <__sinit+0x5c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6282      	str	r2, [r0, #40]	; 0x28
 80056da:	4298      	cmp	r0, r3
 80056dc:	bf04      	itt	eq
 80056de:	2301      	moveq	r3, #1
 80056e0:	6183      	streq	r3, [r0, #24]
 80056e2:	f000 f81f 	bl	8005724 <__sfp>
 80056e6:	6060      	str	r0, [r4, #4]
 80056e8:	4620      	mov	r0, r4
 80056ea:	f000 f81b 	bl	8005724 <__sfp>
 80056ee:	60a0      	str	r0, [r4, #8]
 80056f0:	4620      	mov	r0, r4
 80056f2:	f000 f817 	bl	8005724 <__sfp>
 80056f6:	2200      	movs	r2, #0
 80056f8:	60e0      	str	r0, [r4, #12]
 80056fa:	2104      	movs	r1, #4
 80056fc:	6860      	ldr	r0, [r4, #4]
 80056fe:	f7ff ffa7 	bl	8005650 <std.isra.0>
 8005702:	2201      	movs	r2, #1
 8005704:	2109      	movs	r1, #9
 8005706:	68a0      	ldr	r0, [r4, #8]
 8005708:	f7ff ffa2 	bl	8005650 <std.isra.0>
 800570c:	2202      	movs	r2, #2
 800570e:	2112      	movs	r1, #18
 8005710:	68e0      	ldr	r0, [r4, #12]
 8005712:	f7ff ff9d 	bl	8005650 <std.isra.0>
 8005716:	2301      	movs	r3, #1
 8005718:	61a3      	str	r3, [r4, #24]
 800571a:	bd10      	pop	{r4, pc}
 800571c:	0800630c 	.word	0x0800630c
 8005720:	08005645 	.word	0x08005645

08005724 <__sfp>:
 8005724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005726:	4b1c      	ldr	r3, [pc, #112]	; (8005798 <__sfp+0x74>)
 8005728:	681e      	ldr	r6, [r3, #0]
 800572a:	69b3      	ldr	r3, [r6, #24]
 800572c:	4607      	mov	r7, r0
 800572e:	b913      	cbnz	r3, 8005736 <__sfp+0x12>
 8005730:	4630      	mov	r0, r6
 8005732:	f7ff ffc7 	bl	80056c4 <__sinit>
 8005736:	3648      	adds	r6, #72	; 0x48
 8005738:	68b4      	ldr	r4, [r6, #8]
 800573a:	6873      	ldr	r3, [r6, #4]
 800573c:	3b01      	subs	r3, #1
 800573e:	d503      	bpl.n	8005748 <__sfp+0x24>
 8005740:	6833      	ldr	r3, [r6, #0]
 8005742:	b133      	cbz	r3, 8005752 <__sfp+0x2e>
 8005744:	6836      	ldr	r6, [r6, #0]
 8005746:	e7f7      	b.n	8005738 <__sfp+0x14>
 8005748:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800574c:	b16d      	cbz	r5, 800576a <__sfp+0x46>
 800574e:	3468      	adds	r4, #104	; 0x68
 8005750:	e7f4      	b.n	800573c <__sfp+0x18>
 8005752:	2104      	movs	r1, #4
 8005754:	4638      	mov	r0, r7
 8005756:	f7ff ff9f 	bl	8005698 <__sfmoreglue>
 800575a:	6030      	str	r0, [r6, #0]
 800575c:	2800      	cmp	r0, #0
 800575e:	d1f1      	bne.n	8005744 <__sfp+0x20>
 8005760:	230c      	movs	r3, #12
 8005762:	603b      	str	r3, [r7, #0]
 8005764:	4604      	mov	r4, r0
 8005766:	4620      	mov	r0, r4
 8005768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800576a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800576e:	81e3      	strh	r3, [r4, #14]
 8005770:	2301      	movs	r3, #1
 8005772:	81a3      	strh	r3, [r4, #12]
 8005774:	6665      	str	r5, [r4, #100]	; 0x64
 8005776:	6025      	str	r5, [r4, #0]
 8005778:	60a5      	str	r5, [r4, #8]
 800577a:	6065      	str	r5, [r4, #4]
 800577c:	6125      	str	r5, [r4, #16]
 800577e:	6165      	str	r5, [r4, #20]
 8005780:	61a5      	str	r5, [r4, #24]
 8005782:	2208      	movs	r2, #8
 8005784:	4629      	mov	r1, r5
 8005786:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800578a:	f7ff fd65 	bl	8005258 <memset>
 800578e:	6365      	str	r5, [r4, #52]	; 0x34
 8005790:	63a5      	str	r5, [r4, #56]	; 0x38
 8005792:	64a5      	str	r5, [r4, #72]	; 0x48
 8005794:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005796:	e7e6      	b.n	8005766 <__sfp+0x42>
 8005798:	0800630c 	.word	0x0800630c

0800579c <_fwalk_reent>:
 800579c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057a0:	4680      	mov	r8, r0
 80057a2:	4689      	mov	r9, r1
 80057a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80057a8:	2600      	movs	r6, #0
 80057aa:	b914      	cbnz	r4, 80057b2 <_fwalk_reent+0x16>
 80057ac:	4630      	mov	r0, r6
 80057ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057b2:	68a5      	ldr	r5, [r4, #8]
 80057b4:	6867      	ldr	r7, [r4, #4]
 80057b6:	3f01      	subs	r7, #1
 80057b8:	d501      	bpl.n	80057be <_fwalk_reent+0x22>
 80057ba:	6824      	ldr	r4, [r4, #0]
 80057bc:	e7f5      	b.n	80057aa <_fwalk_reent+0xe>
 80057be:	89ab      	ldrh	r3, [r5, #12]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d907      	bls.n	80057d4 <_fwalk_reent+0x38>
 80057c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057c8:	3301      	adds	r3, #1
 80057ca:	d003      	beq.n	80057d4 <_fwalk_reent+0x38>
 80057cc:	4629      	mov	r1, r5
 80057ce:	4640      	mov	r0, r8
 80057d0:	47c8      	blx	r9
 80057d2:	4306      	orrs	r6, r0
 80057d4:	3568      	adds	r5, #104	; 0x68
 80057d6:	e7ee      	b.n	80057b6 <_fwalk_reent+0x1a>

080057d8 <__swhatbuf_r>:
 80057d8:	b570      	push	{r4, r5, r6, lr}
 80057da:	460e      	mov	r6, r1
 80057dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057e0:	2900      	cmp	r1, #0
 80057e2:	b090      	sub	sp, #64	; 0x40
 80057e4:	4614      	mov	r4, r2
 80057e6:	461d      	mov	r5, r3
 80057e8:	da07      	bge.n	80057fa <__swhatbuf_r+0x22>
 80057ea:	2300      	movs	r3, #0
 80057ec:	602b      	str	r3, [r5, #0]
 80057ee:	89b3      	ldrh	r3, [r6, #12]
 80057f0:	061a      	lsls	r2, r3, #24
 80057f2:	d410      	bmi.n	8005816 <__swhatbuf_r+0x3e>
 80057f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057f8:	e00e      	b.n	8005818 <__swhatbuf_r+0x40>
 80057fa:	aa01      	add	r2, sp, #4
 80057fc:	f000 fc48 	bl	8006090 <_fstat_r>
 8005800:	2800      	cmp	r0, #0
 8005802:	dbf2      	blt.n	80057ea <__swhatbuf_r+0x12>
 8005804:	9a02      	ldr	r2, [sp, #8]
 8005806:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800580a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800580e:	425a      	negs	r2, r3
 8005810:	415a      	adcs	r2, r3
 8005812:	602a      	str	r2, [r5, #0]
 8005814:	e7ee      	b.n	80057f4 <__swhatbuf_r+0x1c>
 8005816:	2340      	movs	r3, #64	; 0x40
 8005818:	2000      	movs	r0, #0
 800581a:	6023      	str	r3, [r4, #0]
 800581c:	b010      	add	sp, #64	; 0x40
 800581e:	bd70      	pop	{r4, r5, r6, pc}

08005820 <__smakebuf_r>:
 8005820:	898b      	ldrh	r3, [r1, #12]
 8005822:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005824:	079d      	lsls	r5, r3, #30
 8005826:	4606      	mov	r6, r0
 8005828:	460c      	mov	r4, r1
 800582a:	d507      	bpl.n	800583c <__smakebuf_r+0x1c>
 800582c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005830:	6023      	str	r3, [r4, #0]
 8005832:	6123      	str	r3, [r4, #16]
 8005834:	2301      	movs	r3, #1
 8005836:	6163      	str	r3, [r4, #20]
 8005838:	b002      	add	sp, #8
 800583a:	bd70      	pop	{r4, r5, r6, pc}
 800583c:	ab01      	add	r3, sp, #4
 800583e:	466a      	mov	r2, sp
 8005840:	f7ff ffca 	bl	80057d8 <__swhatbuf_r>
 8005844:	9900      	ldr	r1, [sp, #0]
 8005846:	4605      	mov	r5, r0
 8005848:	4630      	mov	r0, r6
 800584a:	f000 f877 	bl	800593c <_malloc_r>
 800584e:	b948      	cbnz	r0, 8005864 <__smakebuf_r+0x44>
 8005850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005854:	059a      	lsls	r2, r3, #22
 8005856:	d4ef      	bmi.n	8005838 <__smakebuf_r+0x18>
 8005858:	f023 0303 	bic.w	r3, r3, #3
 800585c:	f043 0302 	orr.w	r3, r3, #2
 8005860:	81a3      	strh	r3, [r4, #12]
 8005862:	e7e3      	b.n	800582c <__smakebuf_r+0xc>
 8005864:	4b0d      	ldr	r3, [pc, #52]	; (800589c <__smakebuf_r+0x7c>)
 8005866:	62b3      	str	r3, [r6, #40]	; 0x28
 8005868:	89a3      	ldrh	r3, [r4, #12]
 800586a:	6020      	str	r0, [r4, #0]
 800586c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005870:	81a3      	strh	r3, [r4, #12]
 8005872:	9b00      	ldr	r3, [sp, #0]
 8005874:	6163      	str	r3, [r4, #20]
 8005876:	9b01      	ldr	r3, [sp, #4]
 8005878:	6120      	str	r0, [r4, #16]
 800587a:	b15b      	cbz	r3, 8005894 <__smakebuf_r+0x74>
 800587c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005880:	4630      	mov	r0, r6
 8005882:	f000 fc17 	bl	80060b4 <_isatty_r>
 8005886:	b128      	cbz	r0, 8005894 <__smakebuf_r+0x74>
 8005888:	89a3      	ldrh	r3, [r4, #12]
 800588a:	f023 0303 	bic.w	r3, r3, #3
 800588e:	f043 0301 	orr.w	r3, r3, #1
 8005892:	81a3      	strh	r3, [r4, #12]
 8005894:	89a3      	ldrh	r3, [r4, #12]
 8005896:	431d      	orrs	r5, r3
 8005898:	81a5      	strh	r5, [r4, #12]
 800589a:	e7cd      	b.n	8005838 <__smakebuf_r+0x18>
 800589c:	08005645 	.word	0x08005645

080058a0 <_free_r>:
 80058a0:	b538      	push	{r3, r4, r5, lr}
 80058a2:	4605      	mov	r5, r0
 80058a4:	2900      	cmp	r1, #0
 80058a6:	d045      	beq.n	8005934 <_free_r+0x94>
 80058a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058ac:	1f0c      	subs	r4, r1, #4
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	bfb8      	it	lt
 80058b2:	18e4      	addlt	r4, r4, r3
 80058b4:	f000 fc20 	bl	80060f8 <__malloc_lock>
 80058b8:	4a1f      	ldr	r2, [pc, #124]	; (8005938 <_free_r+0x98>)
 80058ba:	6813      	ldr	r3, [r2, #0]
 80058bc:	4610      	mov	r0, r2
 80058be:	b933      	cbnz	r3, 80058ce <_free_r+0x2e>
 80058c0:	6063      	str	r3, [r4, #4]
 80058c2:	6014      	str	r4, [r2, #0]
 80058c4:	4628      	mov	r0, r5
 80058c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058ca:	f000 bc16 	b.w	80060fa <__malloc_unlock>
 80058ce:	42a3      	cmp	r3, r4
 80058d0:	d90c      	bls.n	80058ec <_free_r+0x4c>
 80058d2:	6821      	ldr	r1, [r4, #0]
 80058d4:	1862      	adds	r2, r4, r1
 80058d6:	4293      	cmp	r3, r2
 80058d8:	bf04      	itt	eq
 80058da:	681a      	ldreq	r2, [r3, #0]
 80058dc:	685b      	ldreq	r3, [r3, #4]
 80058de:	6063      	str	r3, [r4, #4]
 80058e0:	bf04      	itt	eq
 80058e2:	1852      	addeq	r2, r2, r1
 80058e4:	6022      	streq	r2, [r4, #0]
 80058e6:	6004      	str	r4, [r0, #0]
 80058e8:	e7ec      	b.n	80058c4 <_free_r+0x24>
 80058ea:	4613      	mov	r3, r2
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	b10a      	cbz	r2, 80058f4 <_free_r+0x54>
 80058f0:	42a2      	cmp	r2, r4
 80058f2:	d9fa      	bls.n	80058ea <_free_r+0x4a>
 80058f4:	6819      	ldr	r1, [r3, #0]
 80058f6:	1858      	adds	r0, r3, r1
 80058f8:	42a0      	cmp	r0, r4
 80058fa:	d10b      	bne.n	8005914 <_free_r+0x74>
 80058fc:	6820      	ldr	r0, [r4, #0]
 80058fe:	4401      	add	r1, r0
 8005900:	1858      	adds	r0, r3, r1
 8005902:	4282      	cmp	r2, r0
 8005904:	6019      	str	r1, [r3, #0]
 8005906:	d1dd      	bne.n	80058c4 <_free_r+0x24>
 8005908:	6810      	ldr	r0, [r2, #0]
 800590a:	6852      	ldr	r2, [r2, #4]
 800590c:	605a      	str	r2, [r3, #4]
 800590e:	4401      	add	r1, r0
 8005910:	6019      	str	r1, [r3, #0]
 8005912:	e7d7      	b.n	80058c4 <_free_r+0x24>
 8005914:	d902      	bls.n	800591c <_free_r+0x7c>
 8005916:	230c      	movs	r3, #12
 8005918:	602b      	str	r3, [r5, #0]
 800591a:	e7d3      	b.n	80058c4 <_free_r+0x24>
 800591c:	6820      	ldr	r0, [r4, #0]
 800591e:	1821      	adds	r1, r4, r0
 8005920:	428a      	cmp	r2, r1
 8005922:	bf04      	itt	eq
 8005924:	6811      	ldreq	r1, [r2, #0]
 8005926:	6852      	ldreq	r2, [r2, #4]
 8005928:	6062      	str	r2, [r4, #4]
 800592a:	bf04      	itt	eq
 800592c:	1809      	addeq	r1, r1, r0
 800592e:	6021      	streq	r1, [r4, #0]
 8005930:	605c      	str	r4, [r3, #4]
 8005932:	e7c7      	b.n	80058c4 <_free_r+0x24>
 8005934:	bd38      	pop	{r3, r4, r5, pc}
 8005936:	bf00      	nop
 8005938:	2000042c 	.word	0x2000042c

0800593c <_malloc_r>:
 800593c:	b570      	push	{r4, r5, r6, lr}
 800593e:	1ccd      	adds	r5, r1, #3
 8005940:	f025 0503 	bic.w	r5, r5, #3
 8005944:	3508      	adds	r5, #8
 8005946:	2d0c      	cmp	r5, #12
 8005948:	bf38      	it	cc
 800594a:	250c      	movcc	r5, #12
 800594c:	2d00      	cmp	r5, #0
 800594e:	4606      	mov	r6, r0
 8005950:	db01      	blt.n	8005956 <_malloc_r+0x1a>
 8005952:	42a9      	cmp	r1, r5
 8005954:	d903      	bls.n	800595e <_malloc_r+0x22>
 8005956:	230c      	movs	r3, #12
 8005958:	6033      	str	r3, [r6, #0]
 800595a:	2000      	movs	r0, #0
 800595c:	bd70      	pop	{r4, r5, r6, pc}
 800595e:	f000 fbcb 	bl	80060f8 <__malloc_lock>
 8005962:	4a23      	ldr	r2, [pc, #140]	; (80059f0 <_malloc_r+0xb4>)
 8005964:	6814      	ldr	r4, [r2, #0]
 8005966:	4621      	mov	r1, r4
 8005968:	b991      	cbnz	r1, 8005990 <_malloc_r+0x54>
 800596a:	4c22      	ldr	r4, [pc, #136]	; (80059f4 <_malloc_r+0xb8>)
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	b91b      	cbnz	r3, 8005978 <_malloc_r+0x3c>
 8005970:	4630      	mov	r0, r6
 8005972:	f000 fb17 	bl	8005fa4 <_sbrk_r>
 8005976:	6020      	str	r0, [r4, #0]
 8005978:	4629      	mov	r1, r5
 800597a:	4630      	mov	r0, r6
 800597c:	f000 fb12 	bl	8005fa4 <_sbrk_r>
 8005980:	1c43      	adds	r3, r0, #1
 8005982:	d126      	bne.n	80059d2 <_malloc_r+0x96>
 8005984:	230c      	movs	r3, #12
 8005986:	6033      	str	r3, [r6, #0]
 8005988:	4630      	mov	r0, r6
 800598a:	f000 fbb6 	bl	80060fa <__malloc_unlock>
 800598e:	e7e4      	b.n	800595a <_malloc_r+0x1e>
 8005990:	680b      	ldr	r3, [r1, #0]
 8005992:	1b5b      	subs	r3, r3, r5
 8005994:	d41a      	bmi.n	80059cc <_malloc_r+0x90>
 8005996:	2b0b      	cmp	r3, #11
 8005998:	d90f      	bls.n	80059ba <_malloc_r+0x7e>
 800599a:	600b      	str	r3, [r1, #0]
 800599c:	50cd      	str	r5, [r1, r3]
 800599e:	18cc      	adds	r4, r1, r3
 80059a0:	4630      	mov	r0, r6
 80059a2:	f000 fbaa 	bl	80060fa <__malloc_unlock>
 80059a6:	f104 000b 	add.w	r0, r4, #11
 80059aa:	1d23      	adds	r3, r4, #4
 80059ac:	f020 0007 	bic.w	r0, r0, #7
 80059b0:	1ac3      	subs	r3, r0, r3
 80059b2:	d01b      	beq.n	80059ec <_malloc_r+0xb0>
 80059b4:	425a      	negs	r2, r3
 80059b6:	50e2      	str	r2, [r4, r3]
 80059b8:	bd70      	pop	{r4, r5, r6, pc}
 80059ba:	428c      	cmp	r4, r1
 80059bc:	bf0d      	iteet	eq
 80059be:	6863      	ldreq	r3, [r4, #4]
 80059c0:	684b      	ldrne	r3, [r1, #4]
 80059c2:	6063      	strne	r3, [r4, #4]
 80059c4:	6013      	streq	r3, [r2, #0]
 80059c6:	bf18      	it	ne
 80059c8:	460c      	movne	r4, r1
 80059ca:	e7e9      	b.n	80059a0 <_malloc_r+0x64>
 80059cc:	460c      	mov	r4, r1
 80059ce:	6849      	ldr	r1, [r1, #4]
 80059d0:	e7ca      	b.n	8005968 <_malloc_r+0x2c>
 80059d2:	1cc4      	adds	r4, r0, #3
 80059d4:	f024 0403 	bic.w	r4, r4, #3
 80059d8:	42a0      	cmp	r0, r4
 80059da:	d005      	beq.n	80059e8 <_malloc_r+0xac>
 80059dc:	1a21      	subs	r1, r4, r0
 80059de:	4630      	mov	r0, r6
 80059e0:	f000 fae0 	bl	8005fa4 <_sbrk_r>
 80059e4:	3001      	adds	r0, #1
 80059e6:	d0cd      	beq.n	8005984 <_malloc_r+0x48>
 80059e8:	6025      	str	r5, [r4, #0]
 80059ea:	e7d9      	b.n	80059a0 <_malloc_r+0x64>
 80059ec:	bd70      	pop	{r4, r5, r6, pc}
 80059ee:	bf00      	nop
 80059f0:	2000042c 	.word	0x2000042c
 80059f4:	20000430 	.word	0x20000430

080059f8 <__sfputc_r>:
 80059f8:	6893      	ldr	r3, [r2, #8]
 80059fa:	3b01      	subs	r3, #1
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	b410      	push	{r4}
 8005a00:	6093      	str	r3, [r2, #8]
 8005a02:	da09      	bge.n	8005a18 <__sfputc_r+0x20>
 8005a04:	6994      	ldr	r4, [r2, #24]
 8005a06:	42a3      	cmp	r3, r4
 8005a08:	db02      	blt.n	8005a10 <__sfputc_r+0x18>
 8005a0a:	b2cb      	uxtb	r3, r1
 8005a0c:	2b0a      	cmp	r3, #10
 8005a0e:	d103      	bne.n	8005a18 <__sfputc_r+0x20>
 8005a10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a14:	f7ff bca4 	b.w	8005360 <__swbuf_r>
 8005a18:	6813      	ldr	r3, [r2, #0]
 8005a1a:	1c58      	adds	r0, r3, #1
 8005a1c:	6010      	str	r0, [r2, #0]
 8005a1e:	7019      	strb	r1, [r3, #0]
 8005a20:	b2c8      	uxtb	r0, r1
 8005a22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <__sfputs_r>:
 8005a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a2a:	4606      	mov	r6, r0
 8005a2c:	460f      	mov	r7, r1
 8005a2e:	4614      	mov	r4, r2
 8005a30:	18d5      	adds	r5, r2, r3
 8005a32:	42ac      	cmp	r4, r5
 8005a34:	d101      	bne.n	8005a3a <__sfputs_r+0x12>
 8005a36:	2000      	movs	r0, #0
 8005a38:	e007      	b.n	8005a4a <__sfputs_r+0x22>
 8005a3a:	463a      	mov	r2, r7
 8005a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a40:	4630      	mov	r0, r6
 8005a42:	f7ff ffd9 	bl	80059f8 <__sfputc_r>
 8005a46:	1c43      	adds	r3, r0, #1
 8005a48:	d1f3      	bne.n	8005a32 <__sfputs_r+0xa>
 8005a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005a4c <_vfiprintf_r>:
 8005a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a50:	b09d      	sub	sp, #116	; 0x74
 8005a52:	460c      	mov	r4, r1
 8005a54:	4617      	mov	r7, r2
 8005a56:	9303      	str	r3, [sp, #12]
 8005a58:	4606      	mov	r6, r0
 8005a5a:	b118      	cbz	r0, 8005a64 <_vfiprintf_r+0x18>
 8005a5c:	6983      	ldr	r3, [r0, #24]
 8005a5e:	b90b      	cbnz	r3, 8005a64 <_vfiprintf_r+0x18>
 8005a60:	f7ff fe30 	bl	80056c4 <__sinit>
 8005a64:	4b7c      	ldr	r3, [pc, #496]	; (8005c58 <_vfiprintf_r+0x20c>)
 8005a66:	429c      	cmp	r4, r3
 8005a68:	d157      	bne.n	8005b1a <_vfiprintf_r+0xce>
 8005a6a:	6874      	ldr	r4, [r6, #4]
 8005a6c:	89a3      	ldrh	r3, [r4, #12]
 8005a6e:	0718      	lsls	r0, r3, #28
 8005a70:	d55d      	bpl.n	8005b2e <_vfiprintf_r+0xe2>
 8005a72:	6923      	ldr	r3, [r4, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d05a      	beq.n	8005b2e <_vfiprintf_r+0xe2>
 8005a78:	2300      	movs	r3, #0
 8005a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a7c:	2320      	movs	r3, #32
 8005a7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a82:	2330      	movs	r3, #48	; 0x30
 8005a84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a88:	f04f 0b01 	mov.w	fp, #1
 8005a8c:	46b8      	mov	r8, r7
 8005a8e:	4645      	mov	r5, r8
 8005a90:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d155      	bne.n	8005b44 <_vfiprintf_r+0xf8>
 8005a98:	ebb8 0a07 	subs.w	sl, r8, r7
 8005a9c:	d00b      	beq.n	8005ab6 <_vfiprintf_r+0x6a>
 8005a9e:	4653      	mov	r3, sl
 8005aa0:	463a      	mov	r2, r7
 8005aa2:	4621      	mov	r1, r4
 8005aa4:	4630      	mov	r0, r6
 8005aa6:	f7ff ffbf 	bl	8005a28 <__sfputs_r>
 8005aaa:	3001      	adds	r0, #1
 8005aac:	f000 80c4 	beq.w	8005c38 <_vfiprintf_r+0x1ec>
 8005ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ab2:	4453      	add	r3, sl
 8005ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ab6:	f898 3000 	ldrb.w	r3, [r8]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f000 80bc 	beq.w	8005c38 <_vfiprintf_r+0x1ec>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ac6:	9304      	str	r3, [sp, #16]
 8005ac8:	9307      	str	r3, [sp, #28]
 8005aca:	9205      	str	r2, [sp, #20]
 8005acc:	9306      	str	r3, [sp, #24]
 8005ace:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ad2:	931a      	str	r3, [sp, #104]	; 0x68
 8005ad4:	2205      	movs	r2, #5
 8005ad6:	7829      	ldrb	r1, [r5, #0]
 8005ad8:	4860      	ldr	r0, [pc, #384]	; (8005c5c <_vfiprintf_r+0x210>)
 8005ada:	f7fa fb51 	bl	8000180 <memchr>
 8005ade:	f105 0801 	add.w	r8, r5, #1
 8005ae2:	9b04      	ldr	r3, [sp, #16]
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d131      	bne.n	8005b4c <_vfiprintf_r+0x100>
 8005ae8:	06d9      	lsls	r1, r3, #27
 8005aea:	bf44      	itt	mi
 8005aec:	2220      	movmi	r2, #32
 8005aee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005af2:	071a      	lsls	r2, r3, #28
 8005af4:	bf44      	itt	mi
 8005af6:	222b      	movmi	r2, #43	; 0x2b
 8005af8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005afc:	782a      	ldrb	r2, [r5, #0]
 8005afe:	2a2a      	cmp	r2, #42	; 0x2a
 8005b00:	d02c      	beq.n	8005b5c <_vfiprintf_r+0x110>
 8005b02:	9a07      	ldr	r2, [sp, #28]
 8005b04:	2100      	movs	r1, #0
 8005b06:	200a      	movs	r0, #10
 8005b08:	46a8      	mov	r8, r5
 8005b0a:	3501      	adds	r5, #1
 8005b0c:	f898 3000 	ldrb.w	r3, [r8]
 8005b10:	3b30      	subs	r3, #48	; 0x30
 8005b12:	2b09      	cmp	r3, #9
 8005b14:	d96d      	bls.n	8005bf2 <_vfiprintf_r+0x1a6>
 8005b16:	b371      	cbz	r1, 8005b76 <_vfiprintf_r+0x12a>
 8005b18:	e026      	b.n	8005b68 <_vfiprintf_r+0x11c>
 8005b1a:	4b51      	ldr	r3, [pc, #324]	; (8005c60 <_vfiprintf_r+0x214>)
 8005b1c:	429c      	cmp	r4, r3
 8005b1e:	d101      	bne.n	8005b24 <_vfiprintf_r+0xd8>
 8005b20:	68b4      	ldr	r4, [r6, #8]
 8005b22:	e7a3      	b.n	8005a6c <_vfiprintf_r+0x20>
 8005b24:	4b4f      	ldr	r3, [pc, #316]	; (8005c64 <_vfiprintf_r+0x218>)
 8005b26:	429c      	cmp	r4, r3
 8005b28:	bf08      	it	eq
 8005b2a:	68f4      	ldreq	r4, [r6, #12]
 8005b2c:	e79e      	b.n	8005a6c <_vfiprintf_r+0x20>
 8005b2e:	4621      	mov	r1, r4
 8005b30:	4630      	mov	r0, r6
 8005b32:	f7ff fc67 	bl	8005404 <__swsetup_r>
 8005b36:	2800      	cmp	r0, #0
 8005b38:	d09e      	beq.n	8005a78 <_vfiprintf_r+0x2c>
 8005b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b3e:	b01d      	add	sp, #116	; 0x74
 8005b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b44:	2b25      	cmp	r3, #37	; 0x25
 8005b46:	d0a7      	beq.n	8005a98 <_vfiprintf_r+0x4c>
 8005b48:	46a8      	mov	r8, r5
 8005b4a:	e7a0      	b.n	8005a8e <_vfiprintf_r+0x42>
 8005b4c:	4a43      	ldr	r2, [pc, #268]	; (8005c5c <_vfiprintf_r+0x210>)
 8005b4e:	1a80      	subs	r0, r0, r2
 8005b50:	fa0b f000 	lsl.w	r0, fp, r0
 8005b54:	4318      	orrs	r0, r3
 8005b56:	9004      	str	r0, [sp, #16]
 8005b58:	4645      	mov	r5, r8
 8005b5a:	e7bb      	b.n	8005ad4 <_vfiprintf_r+0x88>
 8005b5c:	9a03      	ldr	r2, [sp, #12]
 8005b5e:	1d11      	adds	r1, r2, #4
 8005b60:	6812      	ldr	r2, [r2, #0]
 8005b62:	9103      	str	r1, [sp, #12]
 8005b64:	2a00      	cmp	r2, #0
 8005b66:	db01      	blt.n	8005b6c <_vfiprintf_r+0x120>
 8005b68:	9207      	str	r2, [sp, #28]
 8005b6a:	e004      	b.n	8005b76 <_vfiprintf_r+0x12a>
 8005b6c:	4252      	negs	r2, r2
 8005b6e:	f043 0302 	orr.w	r3, r3, #2
 8005b72:	9207      	str	r2, [sp, #28]
 8005b74:	9304      	str	r3, [sp, #16]
 8005b76:	f898 3000 	ldrb.w	r3, [r8]
 8005b7a:	2b2e      	cmp	r3, #46	; 0x2e
 8005b7c:	d110      	bne.n	8005ba0 <_vfiprintf_r+0x154>
 8005b7e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005b82:	2b2a      	cmp	r3, #42	; 0x2a
 8005b84:	f108 0101 	add.w	r1, r8, #1
 8005b88:	d137      	bne.n	8005bfa <_vfiprintf_r+0x1ae>
 8005b8a:	9b03      	ldr	r3, [sp, #12]
 8005b8c:	1d1a      	adds	r2, r3, #4
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	9203      	str	r2, [sp, #12]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	bfb8      	it	lt
 8005b96:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b9a:	f108 0802 	add.w	r8, r8, #2
 8005b9e:	9305      	str	r3, [sp, #20]
 8005ba0:	4d31      	ldr	r5, [pc, #196]	; (8005c68 <_vfiprintf_r+0x21c>)
 8005ba2:	f898 1000 	ldrb.w	r1, [r8]
 8005ba6:	2203      	movs	r2, #3
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f7fa fae9 	bl	8000180 <memchr>
 8005bae:	b140      	cbz	r0, 8005bc2 <_vfiprintf_r+0x176>
 8005bb0:	2340      	movs	r3, #64	; 0x40
 8005bb2:	1b40      	subs	r0, r0, r5
 8005bb4:	fa03 f000 	lsl.w	r0, r3, r0
 8005bb8:	9b04      	ldr	r3, [sp, #16]
 8005bba:	4303      	orrs	r3, r0
 8005bbc:	9304      	str	r3, [sp, #16]
 8005bbe:	f108 0801 	add.w	r8, r8, #1
 8005bc2:	f898 1000 	ldrb.w	r1, [r8]
 8005bc6:	4829      	ldr	r0, [pc, #164]	; (8005c6c <_vfiprintf_r+0x220>)
 8005bc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005bcc:	2206      	movs	r2, #6
 8005bce:	f108 0701 	add.w	r7, r8, #1
 8005bd2:	f7fa fad5 	bl	8000180 <memchr>
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	d034      	beq.n	8005c44 <_vfiprintf_r+0x1f8>
 8005bda:	4b25      	ldr	r3, [pc, #148]	; (8005c70 <_vfiprintf_r+0x224>)
 8005bdc:	bb03      	cbnz	r3, 8005c20 <_vfiprintf_r+0x1d4>
 8005bde:	9b03      	ldr	r3, [sp, #12]
 8005be0:	3307      	adds	r3, #7
 8005be2:	f023 0307 	bic.w	r3, r3, #7
 8005be6:	3308      	adds	r3, #8
 8005be8:	9303      	str	r3, [sp, #12]
 8005bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bec:	444b      	add	r3, r9
 8005bee:	9309      	str	r3, [sp, #36]	; 0x24
 8005bf0:	e74c      	b.n	8005a8c <_vfiprintf_r+0x40>
 8005bf2:	fb00 3202 	mla	r2, r0, r2, r3
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	e786      	b.n	8005b08 <_vfiprintf_r+0xbc>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	9305      	str	r3, [sp, #20]
 8005bfe:	4618      	mov	r0, r3
 8005c00:	250a      	movs	r5, #10
 8005c02:	4688      	mov	r8, r1
 8005c04:	3101      	adds	r1, #1
 8005c06:	f898 2000 	ldrb.w	r2, [r8]
 8005c0a:	3a30      	subs	r2, #48	; 0x30
 8005c0c:	2a09      	cmp	r2, #9
 8005c0e:	d903      	bls.n	8005c18 <_vfiprintf_r+0x1cc>
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d0c5      	beq.n	8005ba0 <_vfiprintf_r+0x154>
 8005c14:	9005      	str	r0, [sp, #20]
 8005c16:	e7c3      	b.n	8005ba0 <_vfiprintf_r+0x154>
 8005c18:	fb05 2000 	mla	r0, r5, r0, r2
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e7f0      	b.n	8005c02 <_vfiprintf_r+0x1b6>
 8005c20:	ab03      	add	r3, sp, #12
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	4622      	mov	r2, r4
 8005c26:	4b13      	ldr	r3, [pc, #76]	; (8005c74 <_vfiprintf_r+0x228>)
 8005c28:	a904      	add	r1, sp, #16
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	f3af 8000 	nop.w
 8005c30:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005c34:	4681      	mov	r9, r0
 8005c36:	d1d8      	bne.n	8005bea <_vfiprintf_r+0x19e>
 8005c38:	89a3      	ldrh	r3, [r4, #12]
 8005c3a:	065b      	lsls	r3, r3, #25
 8005c3c:	f53f af7d 	bmi.w	8005b3a <_vfiprintf_r+0xee>
 8005c40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c42:	e77c      	b.n	8005b3e <_vfiprintf_r+0xf2>
 8005c44:	ab03      	add	r3, sp, #12
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	4622      	mov	r2, r4
 8005c4a:	4b0a      	ldr	r3, [pc, #40]	; (8005c74 <_vfiprintf_r+0x228>)
 8005c4c:	a904      	add	r1, sp, #16
 8005c4e:	4630      	mov	r0, r6
 8005c50:	f000 f888 	bl	8005d64 <_printf_i>
 8005c54:	e7ec      	b.n	8005c30 <_vfiprintf_r+0x1e4>
 8005c56:	bf00      	nop
 8005c58:	08006330 	.word	0x08006330
 8005c5c:	08006370 	.word	0x08006370
 8005c60:	08006350 	.word	0x08006350
 8005c64:	08006310 	.word	0x08006310
 8005c68:	08006376 	.word	0x08006376
 8005c6c:	0800637a 	.word	0x0800637a
 8005c70:	00000000 	.word	0x00000000
 8005c74:	08005a29 	.word	0x08005a29

08005c78 <_printf_common>:
 8005c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c7c:	4691      	mov	r9, r2
 8005c7e:	461f      	mov	r7, r3
 8005c80:	688a      	ldr	r2, [r1, #8]
 8005c82:	690b      	ldr	r3, [r1, #16]
 8005c84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	bfb8      	it	lt
 8005c8c:	4613      	movlt	r3, r2
 8005c8e:	f8c9 3000 	str.w	r3, [r9]
 8005c92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c96:	4606      	mov	r6, r0
 8005c98:	460c      	mov	r4, r1
 8005c9a:	b112      	cbz	r2, 8005ca2 <_printf_common+0x2a>
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	f8c9 3000 	str.w	r3, [r9]
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	0699      	lsls	r1, r3, #26
 8005ca6:	bf42      	ittt	mi
 8005ca8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005cac:	3302      	addmi	r3, #2
 8005cae:	f8c9 3000 	strmi.w	r3, [r9]
 8005cb2:	6825      	ldr	r5, [r4, #0]
 8005cb4:	f015 0506 	ands.w	r5, r5, #6
 8005cb8:	d107      	bne.n	8005cca <_printf_common+0x52>
 8005cba:	f104 0a19 	add.w	sl, r4, #25
 8005cbe:	68e3      	ldr	r3, [r4, #12]
 8005cc0:	f8d9 2000 	ldr.w	r2, [r9]
 8005cc4:	1a9b      	subs	r3, r3, r2
 8005cc6:	429d      	cmp	r5, r3
 8005cc8:	db29      	blt.n	8005d1e <_printf_common+0xa6>
 8005cca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005cce:	6822      	ldr	r2, [r4, #0]
 8005cd0:	3300      	adds	r3, #0
 8005cd2:	bf18      	it	ne
 8005cd4:	2301      	movne	r3, #1
 8005cd6:	0692      	lsls	r2, r2, #26
 8005cd8:	d42e      	bmi.n	8005d38 <_printf_common+0xc0>
 8005cda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cde:	4639      	mov	r1, r7
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	47c0      	blx	r8
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	d021      	beq.n	8005d2c <_printf_common+0xb4>
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	68e5      	ldr	r5, [r4, #12]
 8005cec:	f8d9 2000 	ldr.w	r2, [r9]
 8005cf0:	f003 0306 	and.w	r3, r3, #6
 8005cf4:	2b04      	cmp	r3, #4
 8005cf6:	bf08      	it	eq
 8005cf8:	1aad      	subeq	r5, r5, r2
 8005cfa:	68a3      	ldr	r3, [r4, #8]
 8005cfc:	6922      	ldr	r2, [r4, #16]
 8005cfe:	bf0c      	ite	eq
 8005d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d04:	2500      	movne	r5, #0
 8005d06:	4293      	cmp	r3, r2
 8005d08:	bfc4      	itt	gt
 8005d0a:	1a9b      	subgt	r3, r3, r2
 8005d0c:	18ed      	addgt	r5, r5, r3
 8005d0e:	f04f 0900 	mov.w	r9, #0
 8005d12:	341a      	adds	r4, #26
 8005d14:	454d      	cmp	r5, r9
 8005d16:	d11b      	bne.n	8005d50 <_printf_common+0xd8>
 8005d18:	2000      	movs	r0, #0
 8005d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d1e:	2301      	movs	r3, #1
 8005d20:	4652      	mov	r2, sl
 8005d22:	4639      	mov	r1, r7
 8005d24:	4630      	mov	r0, r6
 8005d26:	47c0      	blx	r8
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d103      	bne.n	8005d34 <_printf_common+0xbc>
 8005d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d34:	3501      	adds	r5, #1
 8005d36:	e7c2      	b.n	8005cbe <_printf_common+0x46>
 8005d38:	18e1      	adds	r1, r4, r3
 8005d3a:	1c5a      	adds	r2, r3, #1
 8005d3c:	2030      	movs	r0, #48	; 0x30
 8005d3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d42:	4422      	add	r2, r4
 8005d44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d4c:	3302      	adds	r3, #2
 8005d4e:	e7c4      	b.n	8005cda <_printf_common+0x62>
 8005d50:	2301      	movs	r3, #1
 8005d52:	4622      	mov	r2, r4
 8005d54:	4639      	mov	r1, r7
 8005d56:	4630      	mov	r0, r6
 8005d58:	47c0      	blx	r8
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d0e6      	beq.n	8005d2c <_printf_common+0xb4>
 8005d5e:	f109 0901 	add.w	r9, r9, #1
 8005d62:	e7d7      	b.n	8005d14 <_printf_common+0x9c>

08005d64 <_printf_i>:
 8005d64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d68:	4617      	mov	r7, r2
 8005d6a:	7e0a      	ldrb	r2, [r1, #24]
 8005d6c:	b085      	sub	sp, #20
 8005d6e:	2a6e      	cmp	r2, #110	; 0x6e
 8005d70:	4698      	mov	r8, r3
 8005d72:	4606      	mov	r6, r0
 8005d74:	460c      	mov	r4, r1
 8005d76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d78:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005d7c:	f000 80bc 	beq.w	8005ef8 <_printf_i+0x194>
 8005d80:	d81a      	bhi.n	8005db8 <_printf_i+0x54>
 8005d82:	2a63      	cmp	r2, #99	; 0x63
 8005d84:	d02e      	beq.n	8005de4 <_printf_i+0x80>
 8005d86:	d80a      	bhi.n	8005d9e <_printf_i+0x3a>
 8005d88:	2a00      	cmp	r2, #0
 8005d8a:	f000 80c8 	beq.w	8005f1e <_printf_i+0x1ba>
 8005d8e:	2a58      	cmp	r2, #88	; 0x58
 8005d90:	f000 808a 	beq.w	8005ea8 <_printf_i+0x144>
 8005d94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d98:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005d9c:	e02a      	b.n	8005df4 <_printf_i+0x90>
 8005d9e:	2a64      	cmp	r2, #100	; 0x64
 8005da0:	d001      	beq.n	8005da6 <_printf_i+0x42>
 8005da2:	2a69      	cmp	r2, #105	; 0x69
 8005da4:	d1f6      	bne.n	8005d94 <_printf_i+0x30>
 8005da6:	6821      	ldr	r1, [r4, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005dae:	d023      	beq.n	8005df8 <_printf_i+0x94>
 8005db0:	1d11      	adds	r1, r2, #4
 8005db2:	6019      	str	r1, [r3, #0]
 8005db4:	6813      	ldr	r3, [r2, #0]
 8005db6:	e027      	b.n	8005e08 <_printf_i+0xa4>
 8005db8:	2a73      	cmp	r2, #115	; 0x73
 8005dba:	f000 80b4 	beq.w	8005f26 <_printf_i+0x1c2>
 8005dbe:	d808      	bhi.n	8005dd2 <_printf_i+0x6e>
 8005dc0:	2a6f      	cmp	r2, #111	; 0x6f
 8005dc2:	d02a      	beq.n	8005e1a <_printf_i+0xb6>
 8005dc4:	2a70      	cmp	r2, #112	; 0x70
 8005dc6:	d1e5      	bne.n	8005d94 <_printf_i+0x30>
 8005dc8:	680a      	ldr	r2, [r1, #0]
 8005dca:	f042 0220 	orr.w	r2, r2, #32
 8005dce:	600a      	str	r2, [r1, #0]
 8005dd0:	e003      	b.n	8005dda <_printf_i+0x76>
 8005dd2:	2a75      	cmp	r2, #117	; 0x75
 8005dd4:	d021      	beq.n	8005e1a <_printf_i+0xb6>
 8005dd6:	2a78      	cmp	r2, #120	; 0x78
 8005dd8:	d1dc      	bne.n	8005d94 <_printf_i+0x30>
 8005dda:	2278      	movs	r2, #120	; 0x78
 8005ddc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005de0:	496e      	ldr	r1, [pc, #440]	; (8005f9c <_printf_i+0x238>)
 8005de2:	e064      	b.n	8005eae <_printf_i+0x14a>
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005dea:	1d11      	adds	r1, r2, #4
 8005dec:	6019      	str	r1, [r3, #0]
 8005dee:	6813      	ldr	r3, [r2, #0]
 8005df0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005df4:	2301      	movs	r3, #1
 8005df6:	e0a3      	b.n	8005f40 <_printf_i+0x1dc>
 8005df8:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005dfc:	f102 0104 	add.w	r1, r2, #4
 8005e00:	6019      	str	r1, [r3, #0]
 8005e02:	d0d7      	beq.n	8005db4 <_printf_i+0x50>
 8005e04:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	da03      	bge.n	8005e14 <_printf_i+0xb0>
 8005e0c:	222d      	movs	r2, #45	; 0x2d
 8005e0e:	425b      	negs	r3, r3
 8005e10:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005e14:	4962      	ldr	r1, [pc, #392]	; (8005fa0 <_printf_i+0x23c>)
 8005e16:	220a      	movs	r2, #10
 8005e18:	e017      	b.n	8005e4a <_printf_i+0xe6>
 8005e1a:	6820      	ldr	r0, [r4, #0]
 8005e1c:	6819      	ldr	r1, [r3, #0]
 8005e1e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005e22:	d003      	beq.n	8005e2c <_printf_i+0xc8>
 8005e24:	1d08      	adds	r0, r1, #4
 8005e26:	6018      	str	r0, [r3, #0]
 8005e28:	680b      	ldr	r3, [r1, #0]
 8005e2a:	e006      	b.n	8005e3a <_printf_i+0xd6>
 8005e2c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005e30:	f101 0004 	add.w	r0, r1, #4
 8005e34:	6018      	str	r0, [r3, #0]
 8005e36:	d0f7      	beq.n	8005e28 <_printf_i+0xc4>
 8005e38:	880b      	ldrh	r3, [r1, #0]
 8005e3a:	4959      	ldr	r1, [pc, #356]	; (8005fa0 <_printf_i+0x23c>)
 8005e3c:	2a6f      	cmp	r2, #111	; 0x6f
 8005e3e:	bf14      	ite	ne
 8005e40:	220a      	movne	r2, #10
 8005e42:	2208      	moveq	r2, #8
 8005e44:	2000      	movs	r0, #0
 8005e46:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005e4a:	6865      	ldr	r5, [r4, #4]
 8005e4c:	60a5      	str	r5, [r4, #8]
 8005e4e:	2d00      	cmp	r5, #0
 8005e50:	f2c0 809c 	blt.w	8005f8c <_printf_i+0x228>
 8005e54:	6820      	ldr	r0, [r4, #0]
 8005e56:	f020 0004 	bic.w	r0, r0, #4
 8005e5a:	6020      	str	r0, [r4, #0]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d13f      	bne.n	8005ee0 <_printf_i+0x17c>
 8005e60:	2d00      	cmp	r5, #0
 8005e62:	f040 8095 	bne.w	8005f90 <_printf_i+0x22c>
 8005e66:	4675      	mov	r5, lr
 8005e68:	2a08      	cmp	r2, #8
 8005e6a:	d10b      	bne.n	8005e84 <_printf_i+0x120>
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	07da      	lsls	r2, r3, #31
 8005e70:	d508      	bpl.n	8005e84 <_printf_i+0x120>
 8005e72:	6923      	ldr	r3, [r4, #16]
 8005e74:	6862      	ldr	r2, [r4, #4]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	bfde      	ittt	le
 8005e7a:	2330      	movle	r3, #48	; 0x30
 8005e7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e80:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e84:	ebae 0305 	sub.w	r3, lr, r5
 8005e88:	6123      	str	r3, [r4, #16]
 8005e8a:	f8cd 8000 	str.w	r8, [sp]
 8005e8e:	463b      	mov	r3, r7
 8005e90:	aa03      	add	r2, sp, #12
 8005e92:	4621      	mov	r1, r4
 8005e94:	4630      	mov	r0, r6
 8005e96:	f7ff feef 	bl	8005c78 <_printf_common>
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	d155      	bne.n	8005f4a <_printf_i+0x1e6>
 8005e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005ea2:	b005      	add	sp, #20
 8005ea4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ea8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005eac:	493c      	ldr	r1, [pc, #240]	; (8005fa0 <_printf_i+0x23c>)
 8005eae:	6822      	ldr	r2, [r4, #0]
 8005eb0:	6818      	ldr	r0, [r3, #0]
 8005eb2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005eb6:	f100 0504 	add.w	r5, r0, #4
 8005eba:	601d      	str	r5, [r3, #0]
 8005ebc:	d001      	beq.n	8005ec2 <_printf_i+0x15e>
 8005ebe:	6803      	ldr	r3, [r0, #0]
 8005ec0:	e002      	b.n	8005ec8 <_printf_i+0x164>
 8005ec2:	0655      	lsls	r5, r2, #25
 8005ec4:	d5fb      	bpl.n	8005ebe <_printf_i+0x15a>
 8005ec6:	8803      	ldrh	r3, [r0, #0]
 8005ec8:	07d0      	lsls	r0, r2, #31
 8005eca:	bf44      	itt	mi
 8005ecc:	f042 0220 	orrmi.w	r2, r2, #32
 8005ed0:	6022      	strmi	r2, [r4, #0]
 8005ed2:	b91b      	cbnz	r3, 8005edc <_printf_i+0x178>
 8005ed4:	6822      	ldr	r2, [r4, #0]
 8005ed6:	f022 0220 	bic.w	r2, r2, #32
 8005eda:	6022      	str	r2, [r4, #0]
 8005edc:	2210      	movs	r2, #16
 8005ede:	e7b1      	b.n	8005e44 <_printf_i+0xe0>
 8005ee0:	4675      	mov	r5, lr
 8005ee2:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ee6:	fb02 3310 	mls	r3, r2, r0, r3
 8005eea:	5ccb      	ldrb	r3, [r1, r3]
 8005eec:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	d1f5      	bne.n	8005ee2 <_printf_i+0x17e>
 8005ef6:	e7b7      	b.n	8005e68 <_printf_i+0x104>
 8005ef8:	6808      	ldr	r0, [r1, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	6949      	ldr	r1, [r1, #20]
 8005efe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005f02:	d004      	beq.n	8005f0e <_printf_i+0x1aa>
 8005f04:	1d10      	adds	r0, r2, #4
 8005f06:	6018      	str	r0, [r3, #0]
 8005f08:	6813      	ldr	r3, [r2, #0]
 8005f0a:	6019      	str	r1, [r3, #0]
 8005f0c:	e007      	b.n	8005f1e <_printf_i+0x1ba>
 8005f0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005f12:	f102 0004 	add.w	r0, r2, #4
 8005f16:	6018      	str	r0, [r3, #0]
 8005f18:	6813      	ldr	r3, [r2, #0]
 8005f1a:	d0f6      	beq.n	8005f0a <_printf_i+0x1a6>
 8005f1c:	8019      	strh	r1, [r3, #0]
 8005f1e:	2300      	movs	r3, #0
 8005f20:	6123      	str	r3, [r4, #16]
 8005f22:	4675      	mov	r5, lr
 8005f24:	e7b1      	b.n	8005e8a <_printf_i+0x126>
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	1d11      	adds	r1, r2, #4
 8005f2a:	6019      	str	r1, [r3, #0]
 8005f2c:	6815      	ldr	r5, [r2, #0]
 8005f2e:	6862      	ldr	r2, [r4, #4]
 8005f30:	2100      	movs	r1, #0
 8005f32:	4628      	mov	r0, r5
 8005f34:	f7fa f924 	bl	8000180 <memchr>
 8005f38:	b108      	cbz	r0, 8005f3e <_printf_i+0x1da>
 8005f3a:	1b40      	subs	r0, r0, r5
 8005f3c:	6060      	str	r0, [r4, #4]
 8005f3e:	6863      	ldr	r3, [r4, #4]
 8005f40:	6123      	str	r3, [r4, #16]
 8005f42:	2300      	movs	r3, #0
 8005f44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f48:	e79f      	b.n	8005e8a <_printf_i+0x126>
 8005f4a:	6923      	ldr	r3, [r4, #16]
 8005f4c:	462a      	mov	r2, r5
 8005f4e:	4639      	mov	r1, r7
 8005f50:	4630      	mov	r0, r6
 8005f52:	47c0      	blx	r8
 8005f54:	3001      	adds	r0, #1
 8005f56:	d0a2      	beq.n	8005e9e <_printf_i+0x13a>
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	079b      	lsls	r3, r3, #30
 8005f5c:	d507      	bpl.n	8005f6e <_printf_i+0x20a>
 8005f5e:	2500      	movs	r5, #0
 8005f60:	f104 0919 	add.w	r9, r4, #25
 8005f64:	68e3      	ldr	r3, [r4, #12]
 8005f66:	9a03      	ldr	r2, [sp, #12]
 8005f68:	1a9b      	subs	r3, r3, r2
 8005f6a:	429d      	cmp	r5, r3
 8005f6c:	db05      	blt.n	8005f7a <_printf_i+0x216>
 8005f6e:	68e0      	ldr	r0, [r4, #12]
 8005f70:	9b03      	ldr	r3, [sp, #12]
 8005f72:	4298      	cmp	r0, r3
 8005f74:	bfb8      	it	lt
 8005f76:	4618      	movlt	r0, r3
 8005f78:	e793      	b.n	8005ea2 <_printf_i+0x13e>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	464a      	mov	r2, r9
 8005f7e:	4639      	mov	r1, r7
 8005f80:	4630      	mov	r0, r6
 8005f82:	47c0      	blx	r8
 8005f84:	3001      	adds	r0, #1
 8005f86:	d08a      	beq.n	8005e9e <_printf_i+0x13a>
 8005f88:	3501      	adds	r5, #1
 8005f8a:	e7eb      	b.n	8005f64 <_printf_i+0x200>
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1a7      	bne.n	8005ee0 <_printf_i+0x17c>
 8005f90:	780b      	ldrb	r3, [r1, #0]
 8005f92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f9a:	e765      	b.n	8005e68 <_printf_i+0x104>
 8005f9c:	08006392 	.word	0x08006392
 8005fa0:	08006381 	.word	0x08006381

08005fa4 <_sbrk_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	4c06      	ldr	r4, [pc, #24]	; (8005fc0 <_sbrk_r+0x1c>)
 8005fa8:	2300      	movs	r3, #0
 8005faa:	4605      	mov	r5, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	6023      	str	r3, [r4, #0]
 8005fb0:	f7fe fdfc 	bl	8004bac <_sbrk>
 8005fb4:	1c43      	adds	r3, r0, #1
 8005fb6:	d102      	bne.n	8005fbe <_sbrk_r+0x1a>
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	b103      	cbz	r3, 8005fbe <_sbrk_r+0x1a>
 8005fbc:	602b      	str	r3, [r5, #0]
 8005fbe:	bd38      	pop	{r3, r4, r5, pc}
 8005fc0:	20001da8 	.word	0x20001da8

08005fc4 <__sread>:
 8005fc4:	b510      	push	{r4, lr}
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fcc:	f000 f896 	bl	80060fc <_read_r>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	bfab      	itete	ge
 8005fd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005fd6:	89a3      	ldrhlt	r3, [r4, #12]
 8005fd8:	181b      	addge	r3, r3, r0
 8005fda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fde:	bfac      	ite	ge
 8005fe0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005fe2:	81a3      	strhlt	r3, [r4, #12]
 8005fe4:	bd10      	pop	{r4, pc}

08005fe6 <__swrite>:
 8005fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fea:	461f      	mov	r7, r3
 8005fec:	898b      	ldrh	r3, [r1, #12]
 8005fee:	05db      	lsls	r3, r3, #23
 8005ff0:	4605      	mov	r5, r0
 8005ff2:	460c      	mov	r4, r1
 8005ff4:	4616      	mov	r6, r2
 8005ff6:	d505      	bpl.n	8006004 <__swrite+0x1e>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006000:	f000 f868 	bl	80060d4 <_lseek_r>
 8006004:	89a3      	ldrh	r3, [r4, #12]
 8006006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800600a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800600e:	81a3      	strh	r3, [r4, #12]
 8006010:	4632      	mov	r2, r6
 8006012:	463b      	mov	r3, r7
 8006014:	4628      	mov	r0, r5
 8006016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800601a:	f000 b817 	b.w	800604c <_write_r>

0800601e <__sseek>:
 800601e:	b510      	push	{r4, lr}
 8006020:	460c      	mov	r4, r1
 8006022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006026:	f000 f855 	bl	80060d4 <_lseek_r>
 800602a:	1c43      	adds	r3, r0, #1
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	bf15      	itete	ne
 8006030:	6560      	strne	r0, [r4, #84]	; 0x54
 8006032:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006036:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800603a:	81a3      	strheq	r3, [r4, #12]
 800603c:	bf18      	it	ne
 800603e:	81a3      	strhne	r3, [r4, #12]
 8006040:	bd10      	pop	{r4, pc}

08006042 <__sclose>:
 8006042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006046:	f000 b813 	b.w	8006070 <_close_r>
	...

0800604c <_write_r>:
 800604c:	b538      	push	{r3, r4, r5, lr}
 800604e:	4c07      	ldr	r4, [pc, #28]	; (800606c <_write_r+0x20>)
 8006050:	4605      	mov	r5, r0
 8006052:	4608      	mov	r0, r1
 8006054:	4611      	mov	r1, r2
 8006056:	2200      	movs	r2, #0
 8006058:	6022      	str	r2, [r4, #0]
 800605a:	461a      	mov	r2, r3
 800605c:	f7fe fb34 	bl	80046c8 <_write>
 8006060:	1c43      	adds	r3, r0, #1
 8006062:	d102      	bne.n	800606a <_write_r+0x1e>
 8006064:	6823      	ldr	r3, [r4, #0]
 8006066:	b103      	cbz	r3, 800606a <_write_r+0x1e>
 8006068:	602b      	str	r3, [r5, #0]
 800606a:	bd38      	pop	{r3, r4, r5, pc}
 800606c:	20001da8 	.word	0x20001da8

08006070 <_close_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	4c06      	ldr	r4, [pc, #24]	; (800608c <_close_r+0x1c>)
 8006074:	2300      	movs	r3, #0
 8006076:	4605      	mov	r5, r0
 8006078:	4608      	mov	r0, r1
 800607a:	6023      	str	r3, [r4, #0]
 800607c:	f7fe fdb0 	bl	8004be0 <_close>
 8006080:	1c43      	adds	r3, r0, #1
 8006082:	d102      	bne.n	800608a <_close_r+0x1a>
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	b103      	cbz	r3, 800608a <_close_r+0x1a>
 8006088:	602b      	str	r3, [r5, #0]
 800608a:	bd38      	pop	{r3, r4, r5, pc}
 800608c:	20001da8 	.word	0x20001da8

08006090 <_fstat_r>:
 8006090:	b538      	push	{r3, r4, r5, lr}
 8006092:	4c07      	ldr	r4, [pc, #28]	; (80060b0 <_fstat_r+0x20>)
 8006094:	2300      	movs	r3, #0
 8006096:	4605      	mov	r5, r0
 8006098:	4608      	mov	r0, r1
 800609a:	4611      	mov	r1, r2
 800609c:	6023      	str	r3, [r4, #0]
 800609e:	f7fe fda2 	bl	8004be6 <_fstat>
 80060a2:	1c43      	adds	r3, r0, #1
 80060a4:	d102      	bne.n	80060ac <_fstat_r+0x1c>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	b103      	cbz	r3, 80060ac <_fstat_r+0x1c>
 80060aa:	602b      	str	r3, [r5, #0]
 80060ac:	bd38      	pop	{r3, r4, r5, pc}
 80060ae:	bf00      	nop
 80060b0:	20001da8 	.word	0x20001da8

080060b4 <_isatty_r>:
 80060b4:	b538      	push	{r3, r4, r5, lr}
 80060b6:	4c06      	ldr	r4, [pc, #24]	; (80060d0 <_isatty_r+0x1c>)
 80060b8:	2300      	movs	r3, #0
 80060ba:	4605      	mov	r5, r0
 80060bc:	4608      	mov	r0, r1
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	f7fe fd96 	bl	8004bf0 <_isatty>
 80060c4:	1c43      	adds	r3, r0, #1
 80060c6:	d102      	bne.n	80060ce <_isatty_r+0x1a>
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	b103      	cbz	r3, 80060ce <_isatty_r+0x1a>
 80060cc:	602b      	str	r3, [r5, #0]
 80060ce:	bd38      	pop	{r3, r4, r5, pc}
 80060d0:	20001da8 	.word	0x20001da8

080060d4 <_lseek_r>:
 80060d4:	b538      	push	{r3, r4, r5, lr}
 80060d6:	4c07      	ldr	r4, [pc, #28]	; (80060f4 <_lseek_r+0x20>)
 80060d8:	4605      	mov	r5, r0
 80060da:	4608      	mov	r0, r1
 80060dc:	4611      	mov	r1, r2
 80060de:	2200      	movs	r2, #0
 80060e0:	6022      	str	r2, [r4, #0]
 80060e2:	461a      	mov	r2, r3
 80060e4:	f7fe fd86 	bl	8004bf4 <_lseek>
 80060e8:	1c43      	adds	r3, r0, #1
 80060ea:	d102      	bne.n	80060f2 <_lseek_r+0x1e>
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	b103      	cbz	r3, 80060f2 <_lseek_r+0x1e>
 80060f0:	602b      	str	r3, [r5, #0]
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	20001da8 	.word	0x20001da8

080060f8 <__malloc_lock>:
 80060f8:	4770      	bx	lr

080060fa <__malloc_unlock>:
 80060fa:	4770      	bx	lr

080060fc <_read_r>:
 80060fc:	b538      	push	{r3, r4, r5, lr}
 80060fe:	4c07      	ldr	r4, [pc, #28]	; (800611c <_read_r+0x20>)
 8006100:	4605      	mov	r5, r0
 8006102:	4608      	mov	r0, r1
 8006104:	4611      	mov	r1, r2
 8006106:	2200      	movs	r2, #0
 8006108:	6022      	str	r2, [r4, #0]
 800610a:	461a      	mov	r2, r3
 800610c:	f7fe fd40 	bl	8004b90 <_read>
 8006110:	1c43      	adds	r3, r0, #1
 8006112:	d102      	bne.n	800611a <_read_r+0x1e>
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	b103      	cbz	r3, 800611a <_read_r+0x1e>
 8006118:	602b      	str	r3, [r5, #0]
 800611a:	bd38      	pop	{r3, r4, r5, pc}
 800611c:	20001da8 	.word	0x20001da8

08006120 <_init>:
 8006120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006122:	bf00      	nop
 8006124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006126:	bc08      	pop	{r3}
 8006128:	469e      	mov	lr, r3
 800612a:	4770      	bx	lr

0800612c <_fini>:
 800612c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800612e:	bf00      	nop
 8006130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006132:	bc08      	pop	{r3}
 8006134:	469e      	mov	lr, r3
 8006136:	4770      	bx	lr
