Info Session started: Sat Nov 11 20:13:17 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32IM
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MUL-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         M
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MUL-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/M/MUL-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MUL-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:13:17 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/M/MUL-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004404 0x00000000 0x00000000 0x00000023 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00001070 0x00001070 R-E   1000
Info (OR_PD) LOAD           0x00003000 0x80002000 0x80002000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80003010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800032d0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/M/MUL-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80003010 size 704 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80003010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800032d0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80003010 bytes 4 0x12ea174d
Info (ICV_FN) Finishing coverage at 0x80001030
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/M/MUL-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : M
Info   Threshold             : 1
Info   Instructions counted  : 172
Info   Unique instructions   : 1/8 :  12.50%
Info   Coverage points hit   : 106/848 :  12.50%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
12ea174d
00000000
b8fd32c0
00000000
33a97685
85dcb674
77efc9e8
3100e28e
00000000
6e0df962
c6a25f48
c2fb48f4
47ee8ad5
72cf7312
74f19288
74367e68
3cbd9102
d568e696
5a34bfc2
f34339e8
6b12da0a
00000000
00000000
0497e150
2f04d890
51e67100
2f316bd3
5de8ac10
65e82fa0
00000000
00000000
80000000
00000001
00000000
00000000
00000000
00000001
00000000
00000000
80000000
fffffffe
fffffffe
fffffffc
fffffff8
fffffff0
ffffffe0
ffffffc0
ffffff80
ffffff00
fffffe00
fffffc00
fffff800
fffff000
ffffe000
ffffc000
ffff8000
ffff0000
fffe0000
fffc0000
fff80000
fff00000
ffe00000
ffc00000
ff800000
ff000000
fe000000
fc000000
f8000000
f0000000
e0000000
c0000000
80000000
00000004
80000000
c0000000
e0000000
f0000000
f8000000
fc000000
fe000000
ff000000
ff800000
ffc00000
ffe00000
fff00000
fff80000
fffc0000
fffe0000
ffff0000
ffff8000
ffffc000
ffffe000
fffff000
fffff800
fffffc00
fffffe00
ffffff00
ffffff80
ffffffc0
ffffffe0
fffffff0
fffffff8
fffffffc
fffffffe
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
8e9e3271
00000000
00000000
00000000
deadbeef
deadbeef
00000000
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32IM)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 1,026
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.02 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:13:17 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:13:17 2023

