// Seed: 723810211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    inout supply1 id_6,
    input tri0 id_7
);
  assign id_2 = 1'b0;
  assign id_5 = 1'b0;
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9
  );
endmodule
