DESIGN 
pl_1
PART xc7z020clg484-1

CELL mem/ram_reg
  TILE BRAM_L_X36Y40
  CELLTYPE RAMB36E1
  LOC RAMB36_X3Y8
  MEM.PORTA.DATA_BIT_LAYOUT p0_d64
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE SDP
  READ_WIDTH_A 72
  READ_WIDTH_B 0
  WRITE_WIDTH_A 0
  WRITE_WIDTH_B 72
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 511
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 63
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 511
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 63
ENDCELL
