INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/test_iris/test_iris.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module distance
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module insert_push_cell
INFO: [VRFC 10-311] analyzing module insert_push_cell_0
INFO: [VRFC 10-311] analyzing module insert_push_cell_1
INFO: [VRFC 10-311] analyzing module insert_push_sort
INFO: [VRFC 10-311] analyzing module knn
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_spram
INFO: [VRFC 10-311] analyzing module glbl
