<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1440pt" height="542pt"
 viewBox="0.00 0.00 1440.00 542.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 538)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-538 1436,-538 1436,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1412,-8 1412,-8 1418,-8 1424,-14 1424,-20 1424,-20 1424,-514 1424,-514 1424,-520 1418,-526 1412,-526 1412,-526 20,-526 20,-526 14,-526 8,-520 8,-514 8,-514 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="716" y="-510.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="716" y="-495.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1404,-16 1404,-16 1410,-16 1416,-22 1416,-28 1416,-28 1416,-468 1416,-468 1416,-474 1410,-480 1404,-480 1404,-480 28,-480 28,-480 22,-480 16,-474 16,-468 16,-468 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="716" y="-464.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="716" y="-449.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=300000000&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M604,-24C604,-24 1396,-24 1396,-24 1402,-24 1408,-30 1408,-36 1408,-36 1408,-378 1408,-378 1408,-384 1402,-390 1396,-390 1396,-390 604,-390 604,-390 598,-390 592,-384 592,-378 592,-378 592,-36 592,-36 592,-30 598,-24 604,-24"/>
<text text-anchor="middle" x="1000" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="1000" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1016,-146C1016,-146 1388,-146 1388,-146 1394,-146 1400,-152 1400,-158 1400,-158 1400,-332 1400,-332 1400,-338 1394,-344 1388,-344 1388,-344 1016,-344 1016,-344 1010,-344 1004,-338 1004,-332 1004,-332 1004,-158 1004,-158 1004,-152 1010,-146 1016,-146"/>
<text text-anchor="middle" x="1202" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1202" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1024,-154C1024,-154 1186,-154 1186,-154 1192,-154 1198,-160 1198,-166 1198,-166 1198,-286 1198,-286 1198,-292 1192,-298 1186,-298 1186,-298 1024,-298 1024,-298 1018,-298 1012,-292 1012,-286 1012,-286 1012,-166 1012,-166 1012,-160 1018,-154 1024,-154"/>
<text text-anchor="middle" x="1105" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1105" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1032,-162C1032,-162 1178,-162 1178,-162 1184,-162 1190,-168 1190,-174 1190,-174 1190,-240 1190,-240 1190,-246 1184,-252 1178,-252 1178,-252 1032,-252 1032,-252 1026,-252 1020,-246 1020,-240 1020,-240 1020,-174 1020,-174 1020,-168 1026,-162 1032,-162"/>
<text text-anchor="middle" x="1105" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1105" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;size=64&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1218,-154C1218,-154 1380,-154 1380,-154 1386,-154 1392,-160 1392,-166 1392,-166 1392,-286 1392,-286 1392,-292 1386,-298 1380,-298 1380,-298 1218,-298 1218,-298 1212,-298 1206,-292 1206,-286 1206,-286 1206,-166 1206,-166 1206,-160 1212,-154 1218,-154"/>
<text text-anchor="middle" x="1299" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1299" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu.mmu.pma_checker&#10;pmp=system.cpu.mmu.pmp&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1226,-162C1226,-162 1372,-162 1372,-162 1378,-162 1384,-168 1384,-174 1384,-174 1384,-240 1384,-240 1384,-246 1378,-252 1372,-252 1372,-252 1226,-252 1226,-252 1220,-252 1214,-246 1214,-240 1214,-240 1214,-174 1214,-174 1214,-168 1220,-162 1226,-162"/>
<text text-anchor="middle" x="1299" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1299" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust85"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M814,-32C814,-32 984,-32 984,-32 990,-32 996,-38 996,-44 996,-44 996,-110 996,-110 996,-116 990,-122 984,-122 984,-122 814,-122 814,-122 808,-122 802,-116 802,-110 802,-110 802,-44 802,-44 802,-38 808,-32 814,-32"/>
<text text-anchor="middle" x="899" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="899" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M612,-32C612,-32 782,-32 782,-32 788,-32 794,-38 794,-44 794,-44 794,-110 794,-110 794,-116 788,-122 782,-122 782,-122 612,-122 612,-122 606,-122 600,-116 600,-110 600,-110 600,-44 600,-44 600,-38 606,-32 612,-32"/>
<text text-anchor="middle" x="697" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="697" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1016,-32C1016,-32 1186,-32 1186,-32 1192,-32 1198,-38 1198,-44 1198,-44 1198,-110 1198,-110 1198,-116 1192,-122 1186,-122 1186,-122 1016,-122 1016,-122 1010,-122 1004,-116 1004,-110 1004,-110 1004,-44 1004,-44 1004,-38 1010,-32 1016,-32"/>
<text text-anchor="middle" x="1101" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1101" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust103"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1218,-32C1218,-32 1388,-32 1388,-32 1394,-32 1400,-38 1400,-44 1400,-44 1400,-110 1400,-110 1400,-116 1394,-122 1388,-122 1388,-122 1218,-122 1218,-122 1212,-122 1206,-116 1206,-110 1206,-110 1206,-44 1206,-44 1206,-38 1212,-32 1218,-32"/>
<text text-anchor="middle" x="1303" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1303" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust110"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-162C36,-162 288,-162 288,-162 294,-162 300,-168 300,-174 300,-174 300,-240 300,-240 300,-246 294,-252 288,-252 288,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="162" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="162" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust113"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=1&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M219,-32C219,-32 389,-32 389,-32 395,-32 401,-38 401,-44 401,-44 401,-110 401,-110 401,-116 395,-122 389,-122 389,-122 219,-122 219,-122 213,-122 207,-116 207,-110 207,-110 207,-44 207,-44 207,-38 213,-32 219,-32"/>
<text text-anchor="middle" x="304" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="304" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M320,-162C320,-162 572,-162 572,-162 578,-162 584,-168 584,-174 584,-174 584,-240 584,-240 584,-246 578,-252 572,-252 572,-252 320,-252 320,-252 314,-252 308,-246 308,-240 308,-240 308,-174 308,-174 308,-168 314,-162 320,-162"/>
<text text-anchor="middle" x="446" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="446" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust122"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M64,-32C64,-32 127,-32 127,-32 133,-32 139,-38 139,-44 139,-44 139,-110 139,-110 139,-116 133,-122 127,-122 127,-122 64,-122 64,-122 58,-122 52,-116 52,-110 52,-110 52,-44 52,-44 52,-38 58,-32 64,-32"/>
<text text-anchor="middle" x="95.5" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="95.5" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M270,-434C270,-434 198,-434 198,-434 192,-434 186,-428 186,-422 186,-422 186,-410 186,-410 186,-404 192,-398 198,-398 198,-398 270,-398 270,-398 276,-398 282,-404 282,-410 282,-410 282,-422 282,-422 282,-428 276,-434 270,-434"/>
<text text-anchor="middle" x="234" y="-412.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M280,-206C280,-206 188,-206 188,-206 182,-206 176,-200 176,-194 176,-194 176,-182 176,-182 176,-176 182,-170 188,-170 188,-170 280,-170 280,-170 286,-170 292,-176 292,-182 292,-182 292,-194 292,-194 292,-200 286,-206 280,-206"/>
<text text-anchor="middle" x="234" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M234,-397.7272C234,-358.0232 234,-263.6466 234,-216.2228"/>
<polygon fill="#000000" stroke="#000000" points="237.5001,-216.0433 234,-206.0433 230.5001,-216.0434 237.5001,-216.0433"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M984,-206C984,-206 916,-206 916,-206 910,-206 904,-200 904,-194 904,-194 904,-182 904,-182 904,-176 910,-170 916,-170 916,-170 984,-170 984,-170 990,-170 996,-176 996,-182 996,-182 996,-194 996,-194 996,-200 990,-206 984,-206"/>
<text text-anchor="middle" x="950" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M976,-76C976,-76 924,-76 924,-76 918,-76 912,-70 912,-64 912,-64 912,-52 912,-52 912,-46 918,-40 924,-40 924,-40 976,-40 976,-40 982,-40 988,-46 988,-52 988,-52 988,-64 988,-64 988,-70 982,-76 976,-76"/>
<text text-anchor="middle" x="950" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M950,-169.9241C950,-148.3139 950,-111.8868 950,-86.4801"/>
<polygon fill="#000000" stroke="#000000" points="953.5001,-86.3415 950,-76.3415 946.5001,-86.3415 953.5001,-86.3415"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M785,-206C785,-206 711,-206 711,-206 705,-206 699,-200 699,-194 699,-194 699,-182 699,-182 699,-176 705,-170 711,-170 711,-170 785,-170 785,-170 791,-170 797,-176 797,-182 797,-182 797,-194 797,-194 797,-200 791,-206 785,-206"/>
<text text-anchor="middle" x="748" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M774,-76C774,-76 722,-76 722,-76 716,-76 710,-70 710,-64 710,-64 710,-52 710,-52 710,-46 716,-40 722,-40 722,-40 774,-40 774,-40 780,-40 786,-46 786,-52 786,-52 786,-64 786,-64 786,-70 780,-76 774,-76"/>
<text text-anchor="middle" x="748" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M748,-169.9241C748,-148.3139 748,-111.8868 748,-86.4801"/>
<polygon fill="#000000" stroke="#000000" points="751.5001,-86.3415 748,-76.3415 744.5001,-86.3415 751.5001,-86.3415"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1167,-206C1167,-206 1137,-206 1137,-206 1131,-206 1125,-200 1125,-194 1125,-194 1125,-182 1125,-182 1125,-176 1131,-170 1137,-170 1137,-170 1167,-170 1167,-170 1173,-170 1179,-176 1179,-182 1179,-182 1179,-194 1179,-194 1179,-200 1173,-206 1167,-206"/>
<text text-anchor="middle" x="1152" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1178,-76C1178,-76 1126,-76 1126,-76 1120,-76 1114,-70 1114,-64 1114,-64 1114,-52 1114,-52 1114,-46 1120,-40 1126,-40 1126,-40 1178,-40 1178,-40 1184,-40 1190,-46 1190,-52 1190,-52 1190,-64 1190,-64 1190,-70 1184,-76 1178,-76"/>
<text text-anchor="middle" x="1152" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1152,-169.9241C1152,-148.3139 1152,-111.8868 1152,-86.4801"/>
<polygon fill="#000000" stroke="#000000" points="1155.5001,-86.3415 1152,-76.3415 1148.5001,-86.3415 1155.5001,-86.3415"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1364,-206C1364,-206 1334,-206 1334,-206 1328,-206 1322,-200 1322,-194 1322,-194 1322,-182 1322,-182 1322,-176 1328,-170 1334,-170 1334,-170 1364,-170 1364,-170 1370,-170 1376,-176 1376,-182 1376,-182 1376,-194 1376,-194 1376,-200 1370,-206 1364,-206"/>
<text text-anchor="middle" x="1349" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1380,-76C1380,-76 1328,-76 1328,-76 1322,-76 1316,-70 1316,-64 1316,-64 1316,-52 1316,-52 1316,-46 1322,-40 1328,-40 1328,-40 1380,-40 1380,-40 1386,-40 1392,-46 1392,-52 1392,-52 1392,-64 1392,-64 1392,-70 1386,-76 1380,-76"/>
<text text-anchor="middle" x="1354" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1349.6952,-169.9241C1350.5264,-148.3139 1351.9274,-111.8868 1352.9046,-86.4801"/>
<polygon fill="#000000" stroke="#000000" points="1356.4075,-86.4687 1353.2946,-76.3415 1349.4127,-86.1996 1356.4075,-86.4687"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M882,-76C882,-76 822,-76 822,-76 816,-76 810,-70 810,-64 810,-64 810,-52 810,-52 810,-46 816,-40 822,-40 822,-40 882,-40 882,-40 888,-40 894,-46 894,-52 894,-52 894,-64 894,-64 894,-70 888,-76 882,-76"/>
<text text-anchor="middle" x="852" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M680,-76C680,-76 620,-76 620,-76 614,-76 608,-70 608,-64 608,-64 608,-52 608,-52 608,-46 614,-40 620,-40 620,-40 680,-40 680,-40 686,-40 692,-46 692,-52 692,-52 692,-64 692,-64 692,-70 686,-76 680,-76"/>
<text text-anchor="middle" x="650" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1084,-76C1084,-76 1024,-76 1024,-76 1018,-76 1012,-70 1012,-64 1012,-64 1012,-52 1012,-52 1012,-46 1018,-40 1024,-40 1024,-40 1084,-40 1084,-40 1090,-40 1096,-46 1096,-52 1096,-52 1096,-64 1096,-64 1096,-70 1090,-76 1084,-76"/>
<text text-anchor="middle" x="1054" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1286,-76C1286,-76 1226,-76 1226,-76 1220,-76 1214,-70 1214,-64 1214,-64 1214,-52 1214,-52 1214,-46 1220,-40 1226,-40 1226,-40 1286,-40 1286,-40 1292,-40 1298,-46 1298,-52 1298,-52 1298,-64 1298,-64 1298,-70 1292,-76 1286,-76"/>
<text text-anchor="middle" x="1256" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node17" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M287,-76C287,-76 227,-76 227,-76 221,-76 215,-70 215,-64 215,-64 215,-52 215,-52 215,-46 221,-40 227,-40 227,-40 287,-40 287,-40 293,-40 299,-46 299,-52 299,-52 299,-64 299,-64 299,-70 293,-76 287,-76"/>
<text text-anchor="middle" x="257" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M238.9838,-159.8307C243.4628,-134.5144 249.9103,-98.0723 253.755,-76.3415"/>
<polygon fill="#000000" stroke="#000000" points="235.4938,-159.4672 237.1981,-169.9241 242.3868,-160.6868 235.4938,-159.4672"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node15" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M145.5,-206C145.5,-206 44.5,-206 44.5,-206 38.5,-206 32.5,-200 32.5,-194 32.5,-194 32.5,-182 32.5,-182 32.5,-176 38.5,-170 44.5,-170 44.5,-170 145.5,-170 145.5,-170 151.5,-170 157.5,-176 157.5,-182 157.5,-182 157.5,-194 157.5,-194 157.5,-200 151.5,-206 145.5,-206"/>
<text text-anchor="middle" x="95" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node20" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M110,-76C110,-76 80,-76 80,-76 74,-76 68,-70 68,-64 68,-64 68,-52 68,-52 68,-46 74,-40 80,-40 80,-40 110,-40 110,-40 116,-40 122,-46 122,-52 122,-52 122,-64 122,-64 122,-70 116,-76 110,-76"/>
<text text-anchor="middle" x="95" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge7" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M95,-169.9241C95,-148.3139 95,-111.8868 95,-86.4801"/>
<polygon fill="#000000" stroke="#000000" points="98.5001,-86.3415 95,-76.3415 91.5001,-86.3415 98.5001,-86.3415"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node16" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M381,-76C381,-76 329,-76 329,-76 323,-76 317,-70 317,-64 317,-64 317,-52 317,-52 317,-46 323,-40 329,-40 329,-40 381,-40 381,-40 387,-40 393,-46 393,-52 393,-52 393,-64 393,-64 393,-70 387,-76 381,-76"/>
<text text-anchor="middle" x="355" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node18" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M564,-206C564,-206 472,-206 472,-206 466,-206 460,-200 460,-194 460,-194 460,-182 460,-182 460,-176 466,-170 472,-170 472,-170 564,-170 564,-170 570,-170 576,-176 576,-182 576,-182 576,-194 576,-194 576,-200 570,-206 564,-206"/>
<text text-anchor="middle" x="518" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M550.9379,-164.2968C562.1935,-157.2944 575.1861,-150.3477 588,-146 676.9598,-115.8165 715.1956,-166.3657 798,-122 817.3497,-111.6326 832.6603,-91.2289 841.9645,-76.2356"/>
<polygon fill="#000000" stroke="#000000" points="548.8125,-161.5033 542.3201,-169.8759 552.6167,-167.3794 548.8125,-161.5033"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M543.5606,-162.8267C569.3109,-137.4666 608.4247,-98.9454 631.3763,-76.3415"/>
<polygon fill="#000000" stroke="#000000" points="541.023,-160.4134 536.354,-169.9241 545.9348,-165.4008 541.023,-160.4134"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge10" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M550.245,-164.2233C561.6177,-157.073 574.8565,-150.0557 588,-146 675.6335,-118.9587 917.9885,-163.0485 1000,-122 1019.7604,-112.1095 1035.0925,-91.4015 1044.2885,-76.2085"/>
<polygon fill="#000000" stroke="#000000" points="547.9949,-161.5139 541.5618,-169.9322 551.8405,-167.363 547.9949,-161.5139"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M550.2008,-164.0778C561.5703,-156.9167 574.8183,-149.9299 588,-146 653.4284,-126.4936 1140.657,-151.9736 1202,-122 1221.9847,-112.235 1237.3699,-91.2819 1246.515,-76.0019"/>
<polygon fill="#000000" stroke="#000000" points="547.9424,-161.3746 541.5227,-169.803 551.7972,-167.2176 547.9424,-161.3746"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node19" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M429.5,-206C429.5,-206 328.5,-206 328.5,-206 322.5,-206 316.5,-200 316.5,-194 316.5,-194 316.5,-182 316.5,-182 316.5,-176 322.5,-170 328.5,-170 328.5,-170 429.5,-170 429.5,-170 435.5,-170 441.5,-176 441.5,-182 441.5,-182 441.5,-194 441.5,-194 441.5,-200 435.5,-206 429.5,-206"/>
<text text-anchor="middle" x="379" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M375.6629,-169.9241C371.6733,-148.3139 364.9483,-111.8868 360.2579,-86.4801"/>
<polygon fill="#000000" stroke="#000000" points="363.6435,-85.5399 358.3861,-76.3415 356.7598,-86.8108 363.6435,-85.5399"/>
</g>
</g>
</svg>
