Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jan 23 00:12:00 2024
| Host         : DESKTOP-0OT9859 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_uart_timing_summary_routed.rpt -pb final_uart_timing_summary_routed.pb -rpx final_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : final_uart
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-17  Critical Warning  Non-clocked sequential cell                     32          
TIMING-18  Warning           Missing input or output delay                   5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (814)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: uart/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (814)
--------------------------------
 There are 814 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.264        0.000                      0                 1706        0.094        0.000                      0                 1706        4.020        0.000                       0                   815  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.264        0.000                      0                 1706        0.129        0.000                      0                 1706        4.020        0.000                       0                   815  
sys_clk_pin        10.264        0.000                      0                 1706        0.129        0.000                      0                 1706        9.020        0.000                       0                   815  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 0.264        0.000                      0                 1706        0.094        0.000                      0                 1706  
clk           sys_clk_pin         0.264        0.000                      0                 1706        0.094        0.000                      0                 1706  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)        sys_clk_pin                 
(none)                      clk           
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 5.091ns (54.382%)  route 4.270ns (45.618%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.800    14.230    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.299    14.529 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.656    15.185    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    15.301    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.690    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    15.449    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 5.091ns (53.932%)  route 4.349ns (46.068%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.794    14.224    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.523 r  histogram/histogram/reg17/ram_name_reg_i_15__5/O
                         net (fo=1, routed)           0.740    15.263    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 5.091ns (53.965%)  route 4.343ns (46.035%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.039    14.468    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    14.767 r  histogram/histogram/reg17/ram_name_reg_i_21__6/O
                         net (fo=1, routed)           0.490    15.258    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[0]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.258    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 5.091ns (54.213%)  route 4.300ns (45.787%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.818    14.248    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.299    14.547 r  histogram/histogram/reg17/ram_name_reg_i_19__6/O
                         net (fo=1, routed)           0.667    15.214    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[2]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 5.091ns (54.267%)  route 4.290ns (45.733%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 15.384 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.886    14.316    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.615 r  histogram/histogram/reg17/ram_name_reg_i_17__0/O
                         net (fo=1, routed)           0.590    15.205    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/dina[4]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.620    15.384    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.808    
                         clock uncertainty           -0.035    15.773    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    15.532    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.532    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 5.091ns (54.272%)  route 4.289ns (45.728%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    14.464    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    14.763 r  histogram/histogram/reg17/ram_name_reg_i_16__5/O
                         net (fo=1, routed)           0.441    15.204    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[5]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 5.091ns (54.326%)  route 4.280ns (45.674%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.797    14.227    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.526 r  histogram/histogram/reg17/ram_name_reg_i_18__6/O
                         net (fo=1, routed)           0.669    15.195    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[3]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.195    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 5.091ns (54.443%)  route 4.260ns (45.557%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.813    14.243    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.542 r  histogram/histogram/reg17/ram_name_reg_i_21__5/O
                         net (fo=1, routed)           0.633    15.175    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 5.091ns (55.048%)  route 4.157ns (44.952%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.812    14.242    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.299    14.541 r  histogram/histogram/reg17/ram_name_reg_i_19/O
                         net (fo=1, routed)           0.531    15.072    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[2]
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    15.301    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.690    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    15.449    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -15.072    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 5.091ns (54.682%)  route 4.219ns (45.318%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.869    14.299    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.299    14.598 r  histogram/histogram/reg17/ram_name_reg_i_18__5/O
                         net (fo=1, routed)           0.536    15.134    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.287%)  route 0.248ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y5          FDRE                                         r  histogram/histogram/reg4/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[10]/Q
                         net (fo=4, routed)           0.248     2.070    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[2]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.941    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.625%)  route 0.212ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[62]/Q
                         net (fo=4, routed)           0.212     2.057    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/Q[6]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.923    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.156%)  route 0.216ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[54]/Q
                         net (fo=4, routed)           0.216     2.061    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.923    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 histogram/control/read_pic_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/control/read_picture_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.588     1.674    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y18         FDRE                                         r  histogram/control/read_pic_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  histogram/control/read_pic_temp_reg/Q
                         net (fo=1, routed)           0.087     1.902    histogram/control/read_pic_temp
    SLICE_X20Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  histogram/control/read_picture_i_1/O
                         net (fo=1, routed)           0.000     1.947    histogram/control/read_picture_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.855     2.197    histogram/control/clk_IBUF_BUFG
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/C
                         clock pessimism             -0.510     1.687    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.120     1.807    histogram/control/read_picture_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 histogram/histogram/hist_count/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/reg6/output_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.581     1.667    histogram/histogram/hist_count/clk_IBUF_BUFG
    SLICE_X27Y21         FDRE                                         r  histogram/histogram/hist_count/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  histogram/histogram/hist_count/out_signal_reg/Q
                         net (fo=2, routed)           0.127     1.935    histogram/histogram/reg6/out_signal
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.844     2.186    histogram/histogram/reg6/clk_IBUF_BUFG
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/CLK
                         clock pessimism             -0.508     1.678    
    SLICE_X26Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.795    histogram/histogram/reg6/output_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.726%)  route 0.220ns (57.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[49]/Q
                         net (fo=4, routed)           0.220     2.065    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[1]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.923    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/inkrementers/counter[2].brojac/reg2/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/Q
                         net (fo=1, routed)           0.102     1.925    histogram/histogram/inkrementers/counter[2].brojac/reg2_n_3
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.865     2.207    histogram/histogram/inkrementers/counter[2].brojac/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/C
                         clock pessimism             -0.509     1.698    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.075     1.773    histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/tx_clk_gen.counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.560     1.646    uart/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  uart/tx_clk_gen.counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  uart/tx_clk_gen.counter_reg[4]/Q
                         net (fo=5, routed)           0.101     1.888    uart/tx_clk_gen.counter_reg_n_0_[4]
    SLICE_X32Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  uart/tx_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.933    uart/tx_clk_en
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.825     2.167    uart/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/C
                         clock pessimism             -0.508     1.659    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.120     1.779    uart/tx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  histogram/histogram/hist19/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/hist19/output_reg[8]/Q
                         net (fo=16, routed)          0.274     2.095    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.902     2.245    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.756    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.939    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[15]/Q
                         net (fo=4, routed)           0.275     2.097    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[7]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.941    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y3   histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0   histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y1   histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.264ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 5.091ns (54.382%)  route 4.270ns (45.618%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.800    14.230    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.299    14.529 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.656    15.185    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    25.301    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.725    
                         clock uncertainty           -0.035    25.690    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    25.449    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.449    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                 10.264    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 5.091ns (53.932%)  route 4.349ns (46.068%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.794    14.224    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.523 r  histogram/histogram/reg17/ram_name_reg_i_15__5/O
                         net (fo=1, routed)           0.740    15.263    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.275ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 5.091ns (53.965%)  route 4.343ns (46.035%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.039    14.468    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    14.767 r  histogram/histogram/reg17/ram_name_reg_i_21__6/O
                         net (fo=1, routed)           0.490    15.258    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[0]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -15.258    
  -------------------------------------------------------------------
                         slack                                 10.275    

Slack (MET) :             10.318ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 5.091ns (54.213%)  route 4.300ns (45.787%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.818    14.248    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.299    14.547 r  histogram/histogram/reg17/ram_name_reg_i_19__6/O
                         net (fo=1, routed)           0.667    15.214    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[2]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 10.318    

Slack (MET) :             10.327ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 5.091ns (54.267%)  route 4.290ns (45.733%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.886    14.316    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.615 r  histogram/histogram/reg17/ram_name_reg_i_17__0/O
                         net (fo=1, routed)           0.590    15.205    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/dina[4]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.620    25.384    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.808    
                         clock uncertainty           -0.035    25.773    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    25.532    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.532    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 10.327    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 5.091ns (54.272%)  route 4.289ns (45.728%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    14.464    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    14.763 r  histogram/histogram/reg17/ram_name_reg_i_16__5/O
                         net (fo=1, routed)           0.441    15.204    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[5]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.338ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 5.091ns (54.326%)  route 4.280ns (45.674%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.797    14.227    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.526 r  histogram/histogram/reg17/ram_name_reg_i_18__6/O
                         net (fo=1, routed)           0.669    15.195    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[3]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -15.195    
  -------------------------------------------------------------------
                         slack                                 10.338    

Slack (MET) :             10.358ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 5.091ns (54.443%)  route 4.260ns (45.557%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.813    14.243    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.542 r  histogram/histogram/reg17/ram_name_reg_i_21__5/O
                         net (fo=1, routed)           0.633    15.175    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                 10.358    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 5.091ns (55.048%)  route 4.157ns (44.952%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.812    14.242    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.299    14.541 r  histogram/histogram/reg17/ram_name_reg_i_19/O
                         net (fo=1, routed)           0.531    15.072    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[2]
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    25.301    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.725    
                         clock uncertainty           -0.035    25.690    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    25.449    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.449    
                         arrival time                         -15.072    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 5.091ns (54.682%)  route 4.219ns (45.318%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.869    14.299    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.299    14.598 r  histogram/histogram/reg17/ram_name_reg_i_18__5/O
                         net (fo=1, routed)           0.536    15.134    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 10.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.287%)  route 0.248ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y5          FDRE                                         r  histogram/histogram/reg4/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[10]/Q
                         net (fo=4, routed)           0.248     2.070    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[2]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.941    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.625%)  route 0.212ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[62]/Q
                         net (fo=4, routed)           0.212     2.057    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/Q[6]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.923    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.156%)  route 0.216ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[54]/Q
                         net (fo=4, routed)           0.216     2.061    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.923    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 histogram/control/read_pic_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/control/read_picture_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.588     1.674    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y18         FDRE                                         r  histogram/control/read_pic_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  histogram/control/read_pic_temp_reg/Q
                         net (fo=1, routed)           0.087     1.902    histogram/control/read_pic_temp
    SLICE_X20Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  histogram/control/read_picture_i_1/O
                         net (fo=1, routed)           0.000     1.947    histogram/control/read_picture_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.855     2.197    histogram/control/clk_IBUF_BUFG
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/C
                         clock pessimism             -0.510     1.687    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.120     1.807    histogram/control/read_picture_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 histogram/histogram/hist_count/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/reg6/output_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.581     1.667    histogram/histogram/hist_count/clk_IBUF_BUFG
    SLICE_X27Y21         FDRE                                         r  histogram/histogram/hist_count/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  histogram/histogram/hist_count/out_signal_reg/Q
                         net (fo=2, routed)           0.127     1.935    histogram/histogram/reg6/out_signal
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.844     2.186    histogram/histogram/reg6/clk_IBUF_BUFG
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/CLK
                         clock pessimism             -0.508     1.678    
    SLICE_X26Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.795    histogram/histogram/reg6/output_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.726%)  route 0.220ns (57.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[49]/Q
                         net (fo=4, routed)           0.220     2.065    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[1]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.923    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/inkrementers/counter[2].brojac/reg2/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/Q
                         net (fo=1, routed)           0.102     1.925    histogram/histogram/inkrementers/counter[2].brojac/reg2_n_3
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.865     2.207    histogram/histogram/inkrementers/counter[2].brojac/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/C
                         clock pessimism             -0.509     1.698    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.075     1.773    histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/tx_clk_gen.counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.560     1.646    uart/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  uart/tx_clk_gen.counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  uart/tx_clk_gen.counter_reg[4]/Q
                         net (fo=5, routed)           0.101     1.888    uart/tx_clk_gen.counter_reg_n_0_[4]
    SLICE_X32Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  uart/tx_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.933    uart/tx_clk_en
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.825     2.167    uart/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/C
                         clock pessimism             -0.508     1.659    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.120     1.779    uart/tx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  histogram/histogram/hist19/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/hist19/output_reg[8]/Q
                         net (fo=16, routed)          0.274     2.095    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.902     2.245    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.756    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.939    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[15]/Q
                         net (fo=4, routed)           0.275     2.097    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[7]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.941    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2   histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y2   histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3   histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4   histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y5   histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3   histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y0   histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y1   histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y15  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y12  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y18  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y23  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y18  histogram/control/read_pic_temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 5.091ns (54.382%)  route 4.270ns (45.618%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.800    14.230    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.299    14.529 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.656    15.185    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    15.301    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.690    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    15.449    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 5.091ns (53.932%)  route 4.349ns (46.068%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.794    14.224    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.523 r  histogram/histogram/reg17/ram_name_reg_i_15__5/O
                         net (fo=1, routed)           0.740    15.263    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 5.091ns (53.965%)  route 4.343ns (46.035%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.039    14.468    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    14.767 r  histogram/histogram/reg17/ram_name_reg_i_21__6/O
                         net (fo=1, routed)           0.490    15.258    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[0]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.258    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 5.091ns (54.213%)  route 4.300ns (45.787%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.818    14.248    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.299    14.547 r  histogram/histogram/reg17/ram_name_reg_i_19__6/O
                         net (fo=1, routed)           0.667    15.214    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[2]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 5.091ns (54.267%)  route 4.290ns (45.733%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 15.384 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.886    14.316    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.615 r  histogram/histogram/reg17/ram_name_reg_i_17__0/O
                         net (fo=1, routed)           0.590    15.205    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/dina[4]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.620    15.384    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.808    
                         clock uncertainty           -0.035    15.773    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    15.532    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.532    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 5.091ns (54.272%)  route 4.289ns (45.728%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    14.464    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    14.763 r  histogram/histogram/reg17/ram_name_reg_i_16__5/O
                         net (fo=1, routed)           0.441    15.204    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[5]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 5.091ns (54.326%)  route 4.280ns (45.674%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.797    14.227    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.526 r  histogram/histogram/reg17/ram_name_reg_i_18__6/O
                         net (fo=1, routed)           0.669    15.195    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[3]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.195    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 5.091ns (54.443%)  route 4.260ns (45.557%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.813    14.243    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    14.542 r  histogram/histogram/reg17/ram_name_reg_i_21__5/O
                         net (fo=1, routed)           0.633    15.175    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 5.091ns (55.048%)  route 4.157ns (44.952%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.812    14.242    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.299    14.541 r  histogram/histogram/reg17/ram_name_reg_i_19/O
                         net (fo=1, routed)           0.531    15.072    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[2]
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    15.301    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.690    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    15.449    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -15.072    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 5.091ns (54.682%)  route 4.219ns (45.318%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 15.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456     6.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583     6.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000     6.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784     8.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303     8.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000     8.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    10.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    11.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    11.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    12.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    12.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    12.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.869    14.299    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.299    14.598 r  histogram/histogram/reg17/ram_name_reg_i_18__5/O
                         net (fo=1, routed)           0.536    15.134    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    15.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.809    
                         clock uncertainty           -0.035    15.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    15.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.287%)  route 0.248ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y5          FDRE                                         r  histogram/histogram/reg4/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[10]/Q
                         net (fo=4, routed)           0.248     2.070    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[2]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
                         clock uncertainty            0.035     1.793    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.976    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.625%)  route 0.212ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[62]/Q
                         net (fo=4, routed)           0.212     2.057    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/Q[6]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
                         clock uncertainty            0.035     1.775    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.958    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.156%)  route 0.216ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[54]/Q
                         net (fo=4, routed)           0.216     2.061    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
                         clock uncertainty            0.035     1.775    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.958    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 histogram/control/read_pic_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/control/read_picture_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.588     1.674    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y18         FDRE                                         r  histogram/control/read_pic_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  histogram/control/read_pic_temp_reg/Q
                         net (fo=1, routed)           0.087     1.902    histogram/control/read_pic_temp
    SLICE_X20Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  histogram/control/read_picture_i_1/O
                         net (fo=1, routed)           0.000     1.947    histogram/control/read_picture_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.855     2.197    histogram/control/clk_IBUF_BUFG
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/C
                         clock pessimism             -0.510     1.687    
                         clock uncertainty            0.035     1.722    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.120     1.842    histogram/control/read_picture_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 histogram/histogram/hist_count/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/reg6/output_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.581     1.667    histogram/histogram/hist_count/clk_IBUF_BUFG
    SLICE_X27Y21         FDRE                                         r  histogram/histogram/hist_count/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  histogram/histogram/hist_count/out_signal_reg/Q
                         net (fo=2, routed)           0.127     1.935    histogram/histogram/reg6/out_signal
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.844     2.186    histogram/histogram/reg6/clk_IBUF_BUFG
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/CLK
                         clock pessimism             -0.508     1.678    
                         clock uncertainty            0.035     1.713    
    SLICE_X26Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.830    histogram/histogram/reg6/output_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.726%)  route 0.220ns (57.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[49]/Q
                         net (fo=4, routed)           0.220     2.065    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[1]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
                         clock uncertainty            0.035     1.775    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.958    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/inkrementers/counter[2].brojac/reg2/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/Q
                         net (fo=1, routed)           0.102     1.925    histogram/histogram/inkrementers/counter[2].brojac/reg2_n_3
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.865     2.207    histogram/histogram/inkrementers/counter[2].brojac/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/C
                         clock pessimism             -0.509     1.698    
                         clock uncertainty            0.035     1.733    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.075     1.808    histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart/tx_clk_gen.counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.560     1.646    uart/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  uart/tx_clk_gen.counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  uart/tx_clk_gen.counter_reg[4]/Q
                         net (fo=5, routed)           0.101     1.888    uart/tx_clk_gen.counter_reg_n_0_[4]
    SLICE_X32Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  uart/tx_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.933    uart/tx_clk_en
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.825     2.167    uart/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/C
                         clock pessimism             -0.508     1.659    
                         clock uncertainty            0.035     1.694    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.120     1.814    uart/tx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  histogram/histogram/hist19/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/hist19/output_reg[8]/Q
                         net (fo=16, routed)          0.274     2.095    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.902     2.245    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.756    
                         clock uncertainty            0.035     1.791    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.974    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[15]/Q
                         net (fo=4, routed)           0.275     2.097    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[7]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
                         clock uncertainty            0.035     1.793    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.976    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.361ns  (logic 5.091ns (54.382%)  route 4.270ns (45.618%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.800    24.230    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.299    24.529 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.656    25.185    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    25.301    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y3          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.725    
                         clock uncertainty           -0.035    25.690    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    25.449    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.449    
                         arrival time                         -25.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.440ns  (logic 5.091ns (53.932%)  route 4.349ns (46.068%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.794    24.224    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    24.523 r  histogram/histogram/reg17/ram_name_reg_i_15__5/O
                         net (fo=1, routed)           0.740    25.263    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -25.263    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.434ns  (logic 5.091ns (53.965%)  route 4.343ns (46.035%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.039    24.468    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    24.767 r  histogram/histogram/reg17/ram_name_reg_i_21__6/O
                         net (fo=1, routed)           0.490    25.258    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[0]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -25.258    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.391ns  (logic 5.091ns (54.213%)  route 4.300ns (45.787%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.818    24.248    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.299    24.547 r  histogram/histogram/reg17/ram_name_reg_i_19__6/O
                         net (fo=1, routed)           0.667    25.214    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[2]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -25.214    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.381ns  (logic 5.091ns (54.267%)  route 4.290ns (45.733%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.886    24.316    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.299    24.615 r  histogram/histogram/reg17/ram_name_reg_i_17__0/O
                         net (fo=1, routed)           0.590    25.205    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/dina[4]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.620    25.384    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.808    
                         clock uncertainty           -0.035    25.773    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    25.532    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.532    
                         arrival time                         -25.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.380ns  (logic 5.091ns (54.272%)  route 4.289ns (45.728%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    24.464    histogram/histogram/reg17/izlaz0[8]
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.299    24.763 r  histogram/histogram/reg17/ram_name_reg_i_16__5/O
                         net (fo=1, routed)           0.441    25.204    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[5]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -25.204    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.371ns  (logic 5.091ns (54.326%)  route 4.280ns (45.674%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.797    24.227    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    24.526 r  histogram/histogram/reg17/ram_name_reg_i_18__6/O
                         net (fo=1, routed)           0.669    25.195    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/dina[3]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -25.195    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.351ns  (logic 5.091ns (54.443%)  route 4.260ns (45.557%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.813    24.243    histogram/histogram/reg17/izlaz0[8]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.299    24.542 r  histogram/histogram/reg17/ram_name_reg_i_21__5/O
                         net (fo=1, routed)           0.633    25.175    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[0]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -25.175    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.248ns  (logic 5.091ns (55.048%)  route 4.157ns (44.952%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 25.301 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.812    24.242    histogram/histogram/reg17/izlaz0[8]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.299    24.541 r  histogram/histogram/reg17/ram_name_reg_i_19/O
                         net (fo=1, routed)           0.531    25.072    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[2]
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.537    25.301    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.725    
                         clock uncertainty           -0.035    25.690    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    25.449    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.449    
                         arrival time                         -25.072    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.310ns  (logic 5.091ns (54.682%)  route 4.219ns (45.318%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 15.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750    15.824    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/clk_IBUF_BUFG
    SLICE_X27Y0          FDRE                                         r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.456    16.280 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39_psbram_1/Q
                         net (fo=4, routed)           0.583    16.863    histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output_signal[9]
    SLICE_X25Y0          LUT2 (Prop_lut2_I0_O)        0.124    16.987 r  histogram/histogram/sabiraci_kumul/sabiraci1[3].sabirac1/output[3]_i_39/O
                         net (fo=1, routed)           0.000    16.987    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output[3]_i_20[1]
    SLICE_X25Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.537 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.537    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[3]_i_33_n_0
    SLICE_X25Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.871 r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/output_reg[7]_i_33/O[1]
                         net (fo=2, routed)           0.784    18.655    histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output_reg[7]_i_15[1]
    SLICE_X24Y1          LUT3 (Prop_lut3_I0_O)        0.303    18.958 r  histogram/histogram/sabiraci_kumul/sabiraci2[1].sabirac2/output[7]_i_23/O
                         net (fo=1, routed)           0.000    18.958    histogram/histogram/reg17/output[7]_i_14_0[1]
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.508 r  histogram/histogram/reg17/output_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.508    histogram/histogram/reg17/output_reg[7]_i_15_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.842 r  histogram/histogram/reg17/output_reg[11]_i_15/O[1]
                         net (fo=2, routed)           0.866    20.708    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6[1]
    SLICE_X24Y6          LUT3 (Prop_lut3_I0_O)        0.303    21.011 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    21.011    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.561 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.561    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.783 r  histogram/histogram/reg17/output_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.581    22.364    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][0]
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.299    22.663 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_5/O
                         net (fo=1, routed)           0.000    22.663    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[0]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.195 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.195    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.430 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.869    24.299    histogram/histogram/reg17/izlaz0[8]
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.299    24.598 r  histogram/histogram/reg17/ram_name_reg_i_18__5/O
                         net (fo=1, routed)           0.536    25.134    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.621    25.385    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.809    
                         clock uncertainty           -0.035    25.774    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    25.533    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.533    
                         arrival time                         -25.134    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.287%)  route 0.248ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y5          FDRE                                         r  histogram/histogram/reg4/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[10]/Q
                         net (fo=4, routed)           0.248     2.070    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[2]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
                         clock uncertainty            0.035     1.793    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.976    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.625%)  route 0.212ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[62]/Q
                         net (fo=4, routed)           0.212     2.057    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/Q[6]
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
                         clock uncertainty            0.035     1.775    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.958    histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.156%)  route 0.216ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[54]/Q
                         net (fo=4, routed)           0.216     2.061    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[6]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
                         clock uncertainty            0.035     1.775    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.958    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 histogram/control/read_pic_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/control/read_picture_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.588     1.674    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y18         FDRE                                         r  histogram/control/read_pic_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  histogram/control/read_pic_temp_reg/Q
                         net (fo=1, routed)           0.087     1.902    histogram/control/read_pic_temp
    SLICE_X20Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  histogram/control/read_picture_i_1/O
                         net (fo=1, routed)           0.000     1.947    histogram/control/read_picture_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.855     2.197    histogram/control/clk_IBUF_BUFG
    SLICE_X20Y18         FDRE                                         r  histogram/control/read_picture_reg/C
                         clock pessimism             -0.510     1.687    
                         clock uncertainty            0.035     1.722    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.120     1.842    histogram/control/read_picture_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 histogram/histogram/hist_count/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/reg6/output_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.581     1.667    histogram/histogram/hist_count/clk_IBUF_BUFG
    SLICE_X27Y21         FDRE                                         r  histogram/histogram/hist_count/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  histogram/histogram/hist_count/out_signal_reg/Q
                         net (fo=2, routed)           0.127     1.935    histogram/histogram/reg6/out_signal
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.844     2.186    histogram/histogram/reg6/clk_IBUF_BUFG
    SLICE_X26Y23         SRL16E                                       r  histogram/histogram/reg6/output_reg_srl3/CLK
                         clock pessimism             -0.508     1.678    
                         clock uncertainty            0.035     1.713    
    SLICE_X26Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.830    histogram/histogram/reg6/output_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.726%)  route 0.220ns (57.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X22Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.164     1.845 r  histogram/histogram/reg4/output_reg[49]/Q
                         net (fo=4, routed)           0.220     2.065    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/Q[1]
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.905     2.248    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.740    
                         clock uncertainty            0.035     1.775    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.958    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/inkrementers/counter[2].brojac/reg2/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/inkrementers/counter[2].brojac/reg2/output_reg[4]/Q
                         net (fo=1, routed)           0.102     1.925    histogram/histogram/inkrementers/counter[2].brojac/reg2_n_3
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.865     2.207    histogram/histogram/inkrementers/counter[2].brojac/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]/C
                         clock pessimism             -0.509     1.698    
                         clock uncertainty            0.035     1.733    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.075     1.808    histogram/histogram/inkrementers/counter[2].brojac/read4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart/tx_clk_gen.counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.560     1.646    uart/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  uart/tx_clk_gen.counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  uart/tx_clk_gen.counter_reg[4]/Q
                         net (fo=5, routed)           0.101     1.888    uart/tx_clk_gen.counter_reg_n_0_[4]
    SLICE_X32Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  uart/tx_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.933    uart/tx_clk_en
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.825     2.167    uart/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  uart/tx_clk_en_reg/C
                         clock pessimism             -0.508     1.659    
                         clock uncertainty            0.035     1.694    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.120     1.814    uart/tx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  histogram/histogram/hist19/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/hist19/output_reg[8]/Q
                         net (fo=16, routed)          0.274     2.095    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.902     2.245    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.756    
                         clock uncertainty            0.035     1.791    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.974    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.595     1.681    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X21Y6          FDRE                                         r  histogram/histogram/reg4/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.822 r  histogram/histogram/reg4/output_reg[15]/Q
                         net (fo=4, routed)           0.275     2.097    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/Q[7]
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.904     2.247    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.758    
                         clock uncertainty            0.035     1.793    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.976    histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.121    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 0.916ns (20.342%)  route 3.587ns (79.658%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     4.503    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 0.916ns (20.342%)  route 3.587ns (79.658%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     4.503    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 0.916ns (20.342%)  route 3.587ns (79.658%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     4.503    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 0.916ns (20.342%)  route 3.587ns (79.658%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     4.503    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.356ns  (logic 0.916ns (21.030%)  route 3.440ns (78.970%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.804     4.356    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.356ns  (logic 0.916ns (21.030%)  route 3.440ns (78.970%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.804     4.356    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.356ns  (logic 0.916ns (21.030%)  route 3.440ns (78.970%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.804     4.356    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.356ns  (logic 0.916ns (21.030%)  route 3.440ns (78.970%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.804     4.356    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.351ns  (logic 0.916ns (21.054%)  route 3.435ns (78.946%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.799     4.351    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.351ns  (logic 0.916ns (21.054%)  route 3.435ns (78.946%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.959     1.477    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X15Y8          LUT4 (Prop_lut4_I3_O)        0.124     1.601 f  histogram/histogram/citac/counter[12]_i_4/O
                         net (fo=1, routed)           0.806     2.407    histogram/histogram/citac/counter[12]_i_4_n_0
    SLICE_X15Y7          LUT5 (Prop_lut5_I1_O)        0.124     2.531 r  histogram/histogram/citac/counter[12]_i_2/O
                         net (fo=6, routed)           0.870     3.402    histogram/histogram/citac/counter[12]_i_2_n_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.150     3.552 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.799     4.351    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.212%)  route 0.108ns (39.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[3]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  histogram/histogram/citac/counter_reg[3]/Q
                         net (fo=3, routed)           0.108     0.272    histogram/histogram/citac/counter_reg_n_0_[3]
    SLICE_X13Y7          FDRE                                         r  histogram/histogram/citac/adresa_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/ram_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[1]/C
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/memorija_reg[1]/Q
                         net (fo=4, routed)           0.132     0.273    histogram/histogram/citac/memorija_reg_n_0_[1]
    SLICE_X16Y8          FDRE                                         r  histogram/histogram/citac/ram_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[8]/C
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  histogram/histogram/citac/counter_reg[8]/Q
                         net (fo=3, routed)           0.113     0.277    histogram/histogram/citac/counter_reg_n_0_[8]
    SLICE_X13Y8          FDRE                                         r  histogram/histogram/citac/adresa_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/ram_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.151%)  route 0.162ns (55.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[2]/C
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  histogram/histogram/citac/memorija_reg[2]/Q
                         net (fo=3, routed)           0.162     0.290    histogram/histogram/citac/memorija_reg_n_0_[2]
    SLICE_X17Y8          FDRE                                         r  histogram/histogram/citac/ram_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.200%)  route 0.133ns (44.800%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[11]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  histogram/histogram/citac/counter_reg[11]/Q
                         net (fo=3, routed)           0.133     0.297    histogram/histogram/citac/counter_reg_n_0_[11]
    SLICE_X14Y10         FDRE                                         r  histogram/histogram/citac/adresa_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.848%)  route 0.135ns (45.152%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[7]/C
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  histogram/histogram/citac/counter_reg[7]/Q
                         net (fo=3, routed)           0.135     0.299    histogram/histogram/citac/counter_reg_n_0_[7]
    SLICE_X15Y8          FDRE                                         r  histogram/histogram/citac/adresa_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.600%)  route 0.175ns (55.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           0.175     0.316    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X13Y7          FDRE                                         r  histogram/histogram/citac/adresa_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.190%)  route 0.156ns (48.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[2]/C
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  histogram/histogram/citac/counter_reg[2]/Q
                         net (fo=3, routed)           0.156     0.320    histogram/histogram/citac/counter_reg_n_0_[2]
    SLICE_X13Y7          FDRE                                         r  histogram/histogram/citac/adresa_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/ram_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.128ns (39.424%)  route 0.197ns (60.576%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[0]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  histogram/histogram/citac/memorija_reg[0]/Q
                         net (fo=5, routed)           0.197     0.325    histogram/histogram/citac/memorija_reg_n_0_[0]
    SLICE_X17Y8          FDRE                                         r  histogram/histogram/citac/ram_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.164ns (48.687%)  route 0.173ns (51.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[10]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  histogram/histogram/citac/counter_reg[10]/Q
                         net (fo=3, routed)           0.173     0.337    histogram/histogram/citac/counter_reg_n_0_[10]
    SLICE_X13Y8          FDRE                                         r  histogram/histogram/citac/adresa_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/adresa/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.295ns  (logic 4.400ns (35.784%)  route 7.896ns (64.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.751     5.825    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X18Y13         FDRE                                         r  histogram/histogram/adresa/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.518     6.343 r  histogram/histogram/adresa/out_signal_reg/Q
                         net (fo=20, routed)          1.663     8.005    histogram/histogram/reg12/led0
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.150     8.155 r  histogram/histogram/reg12/led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.233    14.388    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.732    18.120 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    18.120    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 4.044ns (63.678%)  route 2.307ns (36.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    uart/clk_IBUF_BUFG
    SLICE_X17Y10         FDRE                                         r  uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.456     6.284 r  uart/tx_reg/Q
                         net (fo=1, routed)           2.307     8.590    tx_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    12.178 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.178    tx
    Y11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/ram_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 0.642ns (25.518%)  route 1.874ns (74.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.778     8.344    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  histogram/histogram/citac/ram_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/ram_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 0.642ns (25.518%)  route 1.874ns (74.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.778     8.344    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  histogram/histogram/citac/ram_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/adresa_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.464ns  (logic 0.642ns (26.060%)  route 1.822ns (73.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.726     8.291    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  histogram/histogram/citac/adresa_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/adresa_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.464ns  (logic 0.642ns (26.060%)  route 1.822ns (73.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.726     8.291    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  histogram/histogram/citac/adresa_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/memorija_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.119     1.963    histogram/histogram/citac/load_reg_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I1_O)        0.045     2.008 r  histogram/histogram/citac/memorija[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    histogram/histogram/citac/memorija[1]_i_1_n_0
    SLICE_X17Y9          FDRE                                         r  histogram/histogram/citac/memorija_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/memorija_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.212ns (64.131%)  route 0.119ns (35.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.119     1.963    histogram/histogram/citac/load_reg_0
    SLICE_X17Y9          LUT5 (Prop_lut5_I2_O)        0.048     2.011 r  histogram/histogram/citac/memorija[2]_i_1/O
                         net (fo=1, routed)           0.000     2.011    histogram/histogram/citac/memorija[2]_i_1_n_0
    SLICE_X17Y9          FDRE                                         r  histogram/histogram/citac/memorija_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/counter_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/adresa/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.295ns  (logic 4.400ns (35.784%)  route 7.896ns (64.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.751     5.825    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X18Y13         FDRE                                         r  histogram/histogram/adresa/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.518     6.343 r  histogram/histogram/adresa/out_signal_reg/Q
                         net (fo=20, routed)          1.663     8.005    histogram/histogram/reg12/led0
    SLICE_X27Y19         LUT3 (Prop_lut3_I2_O)        0.150     8.155 r  histogram/histogram/reg12/led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.233    14.388    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.732    18.120 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    18.120    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 4.044ns (63.678%)  route 2.307ns (36.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    uart/clk_IBUF_BUFG
    SLICE_X17Y10         FDRE                                         r  uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.456     6.284 r  uart/tx_reg/Q
                         net (fo=1, routed)           2.307     8.590    tx_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    12.178 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.178    tx
    Y11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/ram_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 0.642ns (25.518%)  route 1.874ns (74.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.778     8.344    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  histogram/histogram/citac/ram_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/ram_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.516ns  (logic 0.642ns (25.518%)  route 1.874ns (74.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.778     8.344    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  histogram/histogram/citac/ram_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.670ns (26.744%)  route 1.835ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.884     7.230    histogram/histogram/citac/load_reg_0
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.382 r  histogram/histogram/citac/counter[12]_i_1/O
                         net (fo=12, routed)          0.951     8.333    histogram/histogram/citac/counter[12]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  histogram/histogram/citac/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/adresa_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.464ns  (logic 0.642ns (26.060%)  route 1.822ns (73.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.726     8.291    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  histogram/histogram/citac/adresa_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/adresa_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.464ns  (logic 0.642ns (26.060%)  route 1.822ns (73.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.754     5.828    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     6.346 f  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          1.096     7.441    histogram/histogram/citac/load_reg_0
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.565 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.726     8.291    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  histogram/histogram/citac/adresa_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/memorija_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.803%)  route 0.119ns (36.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.119     1.963    histogram/histogram/citac/load_reg_0
    SLICE_X17Y9          LUT4 (Prop_lut4_I1_O)        0.045     2.008 r  histogram/histogram/citac/memorija[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    histogram/histogram/citac/memorija[1]_i_1_n_0
    SLICE_X17Y9          FDRE                                         r  histogram/histogram/citac/memorija_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/memorija_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.212ns (64.131%)  route 0.119ns (35.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.119     1.963    histogram/histogram/citac/load_reg_0
    SLICE_X17Y9          LUT5 (Prop_lut5_I2_O)        0.048     2.011 r  histogram/histogram/citac/memorija[2]_i_1/O
                         net (fo=1, routed)           0.000     2.011    histogram/histogram/citac/memorija[2]_i_1_n_0
    SLICE_X17Y9          FDRE                                         r  histogram/histogram/citac/memorija_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.164ns (39.627%)  route 0.250ns (60.373%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.250     2.094    histogram/histogram/citac/load_reg_0
    SLICE_X14Y8          FDRE                                         r  histogram/histogram/citac/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/counter_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.164ns (33.400%)  route 0.327ns (66.600%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.844 r  histogram/histogram/citac/load_reg/Q
                         net (fo=38, routed)          0.327     2.171    histogram/histogram/citac/load_reg_0
    SLICE_X14Y9          FDRE                                         r  histogram/histogram/citac/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           251 Endpoints
Min Delay           251 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.824ns  (logic 1.588ns (17.995%)  route 7.236ns (82.005%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.659     8.824    histogram/histogram/adresa/SR[0]
    SLICE_X15Y13         FDRE                                         r  histogram/histogram/adresa/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.575     5.340    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  histogram/histogram/adresa/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[1]/C
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  histogram/histogram/citac/memorija_reg[1]/Q
                         net (fo=4, routed)           0.110     0.251    histogram/histogram/citac/memorija_reg_n_0_[1]
    SLICE_X16Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  histogram/histogram/citac/load_i_1/O
                         net (fo=1, routed)           0.000     0.296    histogram/histogram/citac/load_i_1_n_0
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.923%)  route 0.179ns (49.077%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.179     0.320    uart/Q[0]
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  uart/tx_data_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    uart/tx_data_tmp[0]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[0]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.830%)  route 0.211ns (53.170%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.211     0.352    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[2]
    SLICE_X17Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.397 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    uart/tx_data_tmp_reg[7]_0[0]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[2]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.364%)  route 0.233ns (55.636%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.233     0.374    uart/Q[0]
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.419 r  uart/tx_data_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.419    uart/tx_data_tmp[3]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[3]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.946%)  route 0.268ns (59.054%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.268     0.409    uart/Q[0]
    SLICE_X18Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.454 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.454    uart/tx_data_tmp[6]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[6]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.959%)  route 0.317ns (63.041%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.317     0.458    uart/Q[0]
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.503 r  uart/tx_data_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.503    uart/tx_data_tmp[1]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[1]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.740%)  route 0.320ns (63.260%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.320     0.461    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[2]
    SLICE_X18Y7          LUT5 (Prop_lut5_I1_O)        0.045     0.506 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     0.506    uart/tx_data_tmp_reg[7]_0[1]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[7]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.290%)  route 0.328ns (58.710%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[0]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[0]
    SLICE_X18Y9          LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[5]_i_2/O
                         net (fo=1, routed)           0.152     0.514    uart/tx_data_tmp_reg[5]_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.559 r  uart/tx_data_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.559    uart/tx_data_tmp[5]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[5]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.843%)  route 0.380ns (67.157%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.380     0.521    uart/Q[0]
    SLICE_X18Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.566 r  uart/tx_data_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.566    uart/tx_data_tmp[4]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[4]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/adresa_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.565%)  route 0.423ns (69.435%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/adresa_reg[10]/C
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/adresa_reg[10]/Q
                         net (fo=1, routed)           0.156     0.297    histogram/histogram/citac/adresa[10]
    SLICE_X13Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  histogram/histogram/citac/ram_name_reg_0_i_4/O
                         net (fo=16, routed)          0.266     0.609    histogram/histogram/slika/IM_MEMS[0].IM_MEMi/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.907     2.250    histogram/histogram/slika/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           251 Endpoints
Min Delay           251 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.240ns  (logic 1.588ns (17.185%)  route 7.652ns (82.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          1.074     9.240    histogram/histogram/adresa/SR[0]
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.577     5.342    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.588ns (17.451%)  route 7.511ns (82.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.933     9.099    histogram/histogram/adresa/SR[0]
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.576     5.341    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.824ns  (logic 1.588ns (17.995%)  route 7.236ns (82.005%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          6.578     8.042    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X18Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.166 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.659     8.824    histogram/histogram/adresa/SR[0]
    SLICE_X15Y13         FDRE                                         r  histogram/histogram/adresa/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.575     5.340    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  histogram/histogram/adresa/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[1]/C
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  histogram/histogram/citac/memorija_reg[1]/Q
                         net (fo=4, routed)           0.110     0.251    histogram/histogram/citac/memorija_reg_n_0_[1]
    SLICE_X16Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  histogram/histogram/citac/load_i_1/O
                         net (fo=1, routed)           0.000     0.296    histogram/histogram/citac/load_i_1_n_0
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    histogram/histogram/citac/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  histogram/histogram/citac/load_reg/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.923%)  route 0.179ns (49.077%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.179     0.320    uart/Q[0]
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  uart/tx_data_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    uart/tx_data_tmp[0]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[0]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.830%)  route 0.211ns (53.170%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.211     0.352    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[2]
    SLICE_X17Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.397 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    uart/tx_data_tmp_reg[7]_0[0]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[2]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.364%)  route 0.233ns (55.636%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.233     0.374    uart/Q[0]
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.419 r  uart/tx_data_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.419    uart/tx_data_tmp[3]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[3]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.946%)  route 0.268ns (59.054%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.268     0.409    uart/Q[0]
    SLICE_X18Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.454 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.454    uart/tx_data_tmp[6]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[6]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.959%)  route 0.317ns (63.041%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.317     0.458    uart/Q[0]
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.503 r  uart/tx_data_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.503    uart/tx_data_tmp[1]
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X17Y7          FDRE                                         r  uart/tx_data_tmp_reg[1]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.740%)  route 0.320ns (63.260%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.320     0.461    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[2]
    SLICE_X18Y7          LUT5 (Prop_lut5_I1_O)        0.045     0.506 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     0.506    uart/tx_data_tmp_reg[7]_0[1]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[7]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.290%)  route 0.328ns (58.710%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[0]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[0]
    SLICE_X18Y9          LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[5]_i_2/O
                         net (fo=1, routed)           0.152     0.514    uart/tx_data_tmp_reg[5]_0
    SLICE_X18Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.559 r  uart/tx_data_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.559    uart/tx_data_tmp[5]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[5]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.843%)  route 0.380ns (67.157%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.380     0.521    uart/Q[0]
    SLICE_X18Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.566 r  uart/tx_data_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.566    uart/tx_data_tmp[4]
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.864     2.206    uart/clk_IBUF_BUFG
    SLICE_X18Y7          FDRE                                         r  uart/tx_data_tmp_reg[4]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/adresa_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.565%)  route 0.423ns (69.435%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE                         0.000     0.000 r  histogram/histogram/citac/adresa_reg[10]/C
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  histogram/histogram/citac/adresa_reg[10]/Q
                         net (fo=1, routed)           0.156     0.297    histogram/histogram/citac/adresa[10]
    SLICE_X13Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  histogram/histogram/citac/ram_name_reg_0_i_4/O
                         net (fo=16, routed)          0.266     0.609    histogram/histogram/slika/IM_MEMS[0].IM_MEMi/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.907     2.250    histogram/histogram/slika/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKBWRCLK





