
;; Function TIM_DMAErrorCCxN (TIM_DMAErrorCCxN, funcdef_no=396, decl_uid=9990, cgraph_uid=400, symbol_order=399)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


TIM_DMAErrorCCxN

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r116={1d,12u} r117={1d,4u} r118={1d,1u} r119={1d,2u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} 
;;    total ref usage 184{121d,63u,0e} in 40{39 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 107, 108, 109
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,103] 101[104,104] 102[105,105] 103[106,106] 104[107,107] 105[108,108] 106[109,109] 116[110,110] 117[111,111] 118[112,112] 119[113,113] 123[114,114] 124[115,115] 126[116,116] 128[117,117] 129[118,118] 131[119,119] 133[120,120] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[105],103[106]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[105],103[106]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d105(bb 0 insn -1) }u3(103){ d106(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 116 117 118
;; live  kill	
;; rd  in  	(5) 0[2],7[9],13[12],102[105],103[106]
;; rd  gen 	(4) 100[103],116[110],117[111],118[112]
;; rd  kill	(7) 100[100,101,102,103],116[110],117[111],118[112]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; rd  out 	(6) 7[9],13[12],102[105],103[106],116[110],117[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d9(bb 0 insn -1) }u12(13){ d12(bb 0 insn -1) }u13(102){ d105(bb 0 insn -1) }u14(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 119
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[105],103[106],116[110],117[111]
;; rd  gen 	(1) 119[113]
;; rd  kill	(1) 119[113]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[9],13[12],102[105],103[106],116[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d9(bb 0 insn -1) }u20(13){ d12(bb 0 insn -1) }u21(102){ d105(bb 0 insn -1) }u22(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  gen 	 100 [cc] 123
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[105],103[106],116[110],117[111]
;; rd  gen 	(2) 100[102],123[114]
;; rd  kill	(5) 100[100,101,102,103],123[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; rd  out 	(6) 7[9],13[12],102[105],103[106],116[110],117[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 4 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ d9(bb 0 insn -1) }u28(13){ d12(bb 0 insn -1) }u29(102){ d105(bb 0 insn -1) }u30(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 124 126
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[105],103[106],116[110],117[111]
;; rd  gen 	(2) 124[115],126[116]
;; rd  kill	(2) 124[115],126[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[9],13[12],102[105],103[106],116[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ d9(bb 0 insn -1) }u36(13){ d12(bb 0 insn -1) }u37(102){ d105(bb 0 insn -1) }u38(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 100 [cc] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  gen 	 100 [cc] 128
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[105],103[106],116[110],117[111]
;; rd  gen 	(2) 100[101],128[117]
;; rd  kill	(5) 100[100,101,102,103],128[117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[9],13[12],102[105],103[106],116[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ d9(bb 0 insn -1) }u44(13){ d12(bb 0 insn -1) }u45(102){ d105(bb 0 insn -1) }u46(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 129 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 129 131
;; live  kill	
;; rd  in  	(5) 7[9],13[12],102[105],103[106],116[110]
;; rd  gen 	(2) 129[118],131[119]
;; rd  kill	(2) 129[118],131[119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[9],13[12],102[105],103[106],116[110]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 3 5 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ d9(bb 0 insn -1) }u52(13){ d12(bb 0 insn -1) }u53(102){ d105(bb 0 insn -1) }u54(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 0 [r0] 133
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[9],13[12],102[105],103[106],116[110]
;; rd  gen 	(1) 133[120]
;; rd  kill	(3) 14[13,14],133[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u60(7){ d9(bb 0 insn -1) }u61(13){ d12(bb 0 insn -1) }u62(102){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[105],103[106]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 29 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 46 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 61:
Processing use of (reg 0 r0) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 116 [ htim ]) in insn 60:
  Adding insn 7 to worklist
Processing use of (reg 117 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 116 [ htim ]) in insn 65:
Processing use of (subreg (reg 133) 0) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 116 [ htim ]) in insn 51:
Processing use of (subreg (reg 129) 0) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 116 [ htim ]) in insn 55:
Processing use of (subreg (reg 131) 0) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 117 [ hdma ]) in insn 45:
Processing use of (reg 128 [ htim_7->hdma[3] ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 116 [ htim ]) in insn 44:
Processing use of (reg 116 [ htim ]) in insn 34:
Processing use of (subreg (reg 124) 0) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 116 [ htim ]) in insn 38:
Processing use of (subreg (reg 126) 0) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 117 [ hdma ]) in insn 28:
Processing use of (reg 123 [ htim_7->hdma[2] ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 116 [ htim ]) in insn 27:
Processing use of (reg 116 [ htim ]) in insn 17:
Processing use of (subreg (reg 119) 0) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 116 [ htim ]) in insn 21:
Processing use of (subreg (reg 119) 0) in insn 21:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 117 [ hdma ]) in insn 11:
Processing use of (reg 118 [ htim_7->hdma[1] ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 116 [ htim ]) in insn 10:
starting the processing of deferred insns
ending the processing of deferred insns


TIM_DMAErrorCCxN

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r116={1d,12u} r117={1d,4u} r118={1d,1u} r119={1d,2u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} 
;;    total ref usage 184{121d,63u,0e} in 40{39 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3633:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 116 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_6(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 116 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3634:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 118 [ htim_7->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 36 [0x24])) [5 htim_7->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ htim_7->hdma[1] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ htim_7->hdma[1] ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3636:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 24)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:5 -1
     (nil))
(insn 15 14 17 3 (set (reg:SI 119)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 3 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3638:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 -1
     (nil))
(insn 21 18 24 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 68 [0x44])) [0 htim_7->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3639:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
      ; pc falls through to BB 8
(code_label 24 21 25 4 2 (nil) [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:8 -1
     (nil))
(insn 27 26 28 4 (set (reg/f:SI 123 [ htim_7->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 40 [0x28])) [5 htim_7->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_7->hdma[2] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_7->hdma[2] ])
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3641:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 41)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:5 -1
     (nil))
(insn 32 31 34 5 (set (reg:SI 124)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 32 35 5 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3643:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 -1
     (nil))
(insn 36 35 38 5 (set (reg:SI 126)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 36 41 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 69 [0x45])) [0 htim_7->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3644:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
      ; pc falls through to BB 8
(code_label 41 38 42 6 4 (nil) [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:8 -1
     (nil))
(insn 44 43 45 6 (set (reg/f:SI 128 [ htim_7->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 44 [0x2c])) [5 htim_7->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ htim_7->hdma[3] ])
            (reg/v/f:SI 117 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 128 [ htim_7->hdma[3] ])
        (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
            (nil))))
(jump_insn 46 45 47 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3646:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 56)
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:5 -1
     (nil))
(insn 49 48 51 7 (set (reg:SI 129)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 49 52 7 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3648:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 52 51 53 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 -1
     (nil))
(insn 53 52 55 7 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 56 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 70 [0x46])) [0 htim_7->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3649:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(code_label 56 55 57 8 3 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3654:3 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 -1
     (nil))
(insn 60 59 61 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 116 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 61 60 62 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>) [0 HAL_TIM_ErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3659:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ErrorCallback") [flags 0x41]  <function_decl 0000000006bc6000 HAL_TIM_ErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 62 61 63 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:3 -1
     (nil))
(insn 63 62 65 8 (set (reg:SI 133)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 0 8 (set (mem:QI (plus:SI (reg/v/f:SI 116 [ htim ])
                (const_int 28 [0x1c])) [0 htim_7->Channel+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3662:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ htim ])
            (nil))))

;; Function TIM_DMADelayPulseNCplt (TIM_DMADelayPulseNCplt, funcdef_no=395, decl_uid=9988, cgraph_uid=399, symbol_order=398)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 22 count 15 (    1)


TIM_DMADelayPulseNCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={9d,8u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r121={1d,15u} r122={1d,5u} r123={1d,2u} r124={1d,2u} r126={1d,1u} r129={1d,2u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,2u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} 
;;    total ref usage 240{133d,107u,0e} in 66{65 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 112, 113, 114
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,108] 101[109,109] 102[110,110] 103[111,111] 104[112,112] 105[113,113] 106[114,114] 121[115,115] 122[116,116] 123[117,117] 124[118,118] 126[119,119] 129[120,120] 130[121,121] 132[122,122] 133[123,123] 135[124,124] 136[125,125] 138[126,126] 139[127,127] 141[128,128] 142[129,129] 144[130,130] 145[131,131] 147[132,132] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[110],103[111]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[110],103[111]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[110],103[111]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d110(bb 0 insn -1) }u3(103){ d111(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 122 123
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121 122 123
;; live  kill	
;; rd  in  	(5) 0[2],7[9],13[12],102[110],103[111]
;; rd  gen 	(4) 100[108],121[115],122[116],123[117]
;; rd  kill	(12) 100[100,101,102,103,104,105,106,107,108],121[115],122[116],123[117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123
;; rd  out 	(7) 7[9],13[12],102[110],103[111],121[115],122[116],123[117]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[3]->( 4 14 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d9(bb 0 insn -1) }u12(13){ d12(bb 0 insn -1) }u13(102){ d110(bb 0 insn -1) }u14(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; lr  def 	 100 [cc] 124 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123
;; live  gen 	 100 [cc] 124 126
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[110],103[111],121[115],122[116],123[117]
;; rd  gen 	(3) 100[107],124[118],126[119]
;; rd  kill	(11) 100[100,101,102,103,104,105,106,107,108],124[118],126[119]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; rd  out 	(6) 7[9],13[12],102[110],103[111],121[115],124[118]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 3 )->[4]->( 14 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d9(bb 0 insn -1) }u21(13){ d12(bb 0 insn -1) }u22(102){ d110(bb 0 insn -1) }u23(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[110],103[111],121[115],124[118]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[9],13[12],102[110],103[111],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ d9(bb 0 insn -1) }u27(13){ d12(bb 0 insn -1) }u28(102){ d110(bb 0 insn -1) }u29(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  def 	 100 [cc] 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; live  gen 	 100 [cc] 129
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[110],103[111],121[115],122[116],123[117]
;; rd  gen 	(2) 100[106],129[120]
;; rd  kill	(10) 100[100,101,102,103,104,105,106,107,108],129[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 129
;; rd  out 	(7) 7[9],13[12],102[110],103[111],121[115],122[116],129[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 5 )->[6]->( 7 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d9(bb 0 insn -1) }u35(13){ d12(bb 0 insn -1) }u36(102){ d110(bb 0 insn -1) }u37(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129
;; lr  def 	 100 [cc] 130 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 129
;; live  gen 	 100 [cc] 130 132
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[110],103[111],121[115],122[116],129[120]
;; rd  gen 	(3) 100[105],130[121],132[122]
;; rd  kill	(11) 100[100,101,102,103,104,105,106,107,108],130[121],132[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[9],13[12],102[110],103[111],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 6 )->[7]->( 14 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ d9(bb 0 insn -1) }u44(13){ d12(bb 0 insn -1) }u45(102){ d110(bb 0 insn -1) }u46(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 133
;; live  kill	
;; rd  in  	(5) 7[9],13[12],102[110],103[111],121[115]
;; rd  gen 	(1) 133[123]
;; rd  kill	(1) 133[123]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[9],13[12],102[110],103[111],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 5 )->[8]->( 9 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ d9(bb 0 insn -1) }u50(13){ d12(bb 0 insn -1) }u51(102){ d110(bb 0 insn -1) }u52(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; live  gen 	 100 [cc] 135
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[110],103[111],121[115],122[116],129[120]
;; rd  gen 	(2) 100[104],135[124]
;; rd  kill	(10) 100[100,101,102,103,104,105,106,107,108],135[124]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 135
;; rd  out 	(7) 7[9],13[12],102[110],103[111],121[115],122[116],135[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 8 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(7){ d9(bb 0 insn -1) }u58(13){ d12(bb 0 insn -1) }u59(102){ d110(bb 0 insn -1) }u60(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135
;; lr  def 	 100 [cc] 136 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 135
;; live  gen 	 100 [cc] 136 138
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[110],103[111],121[115],122[116],135[124]
;; rd  gen 	(3) 100[103],136[125],138[126]
;; rd  kill	(11) 100[100,101,102,103,104,105,106,107,108],136[125],138[126]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[9],13[12],102[110],103[111],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 9 )->[10]->( 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ d9(bb 0 insn -1) }u67(13){ d12(bb 0 insn -1) }u68(102){ d110(bb 0 insn -1) }u69(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 139
;; live  kill	
;; rd  in  	(5) 7[9],13[12],102[110],103[111],121[115]
;; rd  gen 	(1) 139[127]
;; rd  kill	(1) 139[127]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[9],13[12],102[110],103[111],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 8 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(7){ d9(bb 0 insn -1) }u73(13){ d12(bb 0 insn -1) }u74(102){ d110(bb 0 insn -1) }u75(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; lr  def 	 100 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122
;; live  gen 	 100 [cc] 141
;; live  kill	
;; rd  in  	(7) 7[9],13[12],102[110],103[111],121[115],122[116],135[124]
;; rd  gen 	(2) 100[102],141[128]
;; rd  kill	(10) 100[100,101,102,103,104,105,106,107,108],141[128]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; rd  out 	(6) 7[9],13[12],102[110],103[111],121[115],141[128]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u80(7){ d9(bb 0 insn -1) }u81(13){ d12(bb 0 insn -1) }u82(102){ d110(bb 0 insn -1) }u83(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; lr  def 	 100 [cc] 142 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 141
;; live  gen 	 100 [cc] 142 144
;; live  kill	
;; rd  in  	(6) 7[9],13[12],102[110],103[111],121[115],141[128]
;; rd  gen 	(3) 100[101],142[129],144[130]
;; rd  kill	(11) 100[100,101,102,103,104,105,106,107,108],142[129],144[130]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[9],13[12],102[110],103[111],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(7){ d9(bb 0 insn -1) }u90(13){ d12(bb 0 insn -1) }u91(102){ d110(bb 0 insn -1) }u92(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 145
;; live  kill	
;; rd  in  	(5) 7[9],13[12],102[110],103[111],121[115]
;; rd  gen 	(1) 145[131]
;; rd  kill	(1) 145[131]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[9],13[12],102[110],103[111],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 4 7 10 3 13 6 9 11 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u95(7){ d9(bb 0 insn -1) }u96(13){ d12(bb 0 insn -1) }u97(102){ d110(bb 0 insn -1) }u98(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0] 147
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[9],13[12],102[110],103[111],121[115],124[118],141[128]
;; rd  gen 	(1) 147[132]
;; rd  kill	(3) 14[13,14],147[132]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[110],103[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u104(7){ d9(bb 0 insn -1) }u105(13){ d12(bb 0 insn -1) }u106(102){ d110(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[110],103[111]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 30 to worklist
  Adding insn 38 to worklist
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 53 to worklist
  Adding insn 61 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 75 to worklist
  Adding insn 83 to worklist
  Adding insn 92 to worklist
  Adding insn 88 to worklist
  Adding insn 97 to worklist
  Adding insn 107 to worklist
  Adding insn 103 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 103:
Processing use of (reg 0 r0) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 121 [ htim ]) in insn 102:
  Adding insn 7 to worklist
Processing use of (reg 122 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 121 [ htim ]) in insn 107:
Processing use of (subreg (reg 147) 0) in insn 107:
  Adding insn 105 to worklist
Processing use of (reg 121 [ htim ]) in insn 97:
Processing use of (subreg (reg 145) 0) in insn 97:
  Adding insn 95 to worklist
Processing use of (reg 121 [ htim ]) in insn 88:
Processing use of (subreg (reg 142) 0) in insn 88:
  Adding insn 86 to worklist
Processing use of (reg 100 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 144 [ hdma_11(D)->Init.Mode ]) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 141 [ htim_12->hdma[4] ]) in insn 90:
  Adding insn 81 to worklist
Processing use of (reg 121 [ htim ]) in insn 81:
Processing use of (reg 100 cc) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 122 [ hdma ]) in insn 82:
Processing use of (reg 141 [ htim_12->hdma[4] ]) in insn 82:
Processing use of (reg 121 [ htim ]) in insn 75:
Processing use of (subreg (reg 139) 0) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 121 [ htim ]) in insn 66:
Processing use of (subreg (reg 136) 0) in insn 66:
  Adding insn 64 to worklist
Processing use of (reg 100 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 138 [ hdma_11(D)->Init.Mode ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 135 [ htim_12->hdma[3] ]) in insn 68:
  Adding insn 59 to worklist
Processing use of (reg 121 [ htim ]) in insn 59:
Processing use of (reg 100 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 122 [ hdma ]) in insn 60:
Processing use of (reg 135 [ htim_12->hdma[3] ]) in insn 60:
Processing use of (reg 121 [ htim ]) in insn 53:
Processing use of (subreg (reg 133) 0) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 121 [ htim ]) in insn 43:
Processing use of (subreg (reg 130) 0) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 100 cc) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 132 [ hdma_11(D)->Init.Mode ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 129 [ htim_12->hdma[2] ]) in insn 46:
  Adding insn 36 to worklist
Processing use of (reg 121 [ htim ]) in insn 36:
Processing use of (reg 100 cc) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 122 [ hdma ]) in insn 37:
Processing use of (reg 129 [ htim_12->hdma[2] ]) in insn 37:
Processing use of (reg 121 [ htim ]) in insn 30:
Processing use of (subreg (reg 124) 0) in insn 30:
  Adding insn 15 to worklist
Processing use of (reg 121 [ htim ]) in insn 17:
Processing use of (subreg (reg 124) 0) in insn 17:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 126 [ hdma_11(D)->Init.Mode ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 123 [ htim_12->hdma[1] ]) in insn 19:
  Adding insn 10 to worklist
Processing use of (reg 121 [ htim ]) in insn 10:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 122 [ hdma ]) in insn 11:
Processing use of (reg 123 [ htim_12->hdma[1] ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


TIM_DMADelayPulseNCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={9d,8u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r121={1d,15u} r122={1d,5u} r123={1d,2u} r124={1d,2u} r126={1d,1u} r129={1d,2u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,2u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} 
;;    total ref usage 240{133d,107u,0e} in 66{65 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 122 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 121 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 122 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_11(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3575:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 123 [ htim_12->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 36 [0x24])) [5 htim_12->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_12->hdma[1] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3577:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 33)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:5 -1
     (nil))
(insn 15 14 17 3 (set (reg:SI 124)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 15 18 3 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3579:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 126 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 123 [ htim_12->hdma[1] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_12->hdma[1] ])
        (nil)))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ hdma_11(D)->Init.Mode ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ hdma_11(D)->Init.Mode ])
        (nil)))
(jump_insn 21 20 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3581:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 25)
      ; pc falls through to BB 14
(code_label 25 21 26 4 12 (nil) [1 uses])
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 -1
     (nil))
(insn 30 27 33 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 68 [0x44])) [0 htim_12->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 124) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3583:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
      ; pc falls through to BB 14
(code_label 33 30 34 5 11 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:8 -1
     (nil))
(insn 36 35 37 5 (set (reg/f:SI 129 [ htim_12->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 40 [0x28])) [5 htim_12->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 129 [ htim_12->hdma[2] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3586:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 56)
(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:5 -1
     (nil))
(insn 41 40 43 6 (set (reg:SI 130)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 6 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3588:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 44 43 46 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:5 -1
     (nil))
(insn 46 44 47 6 (set (reg:SI 132 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 129 [ htim_12->hdma[2] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ htim_12->hdma[2] ])
        (nil)))
(insn 47 46 48 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ hdma_11(D)->Init.Mode ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ hdma_11(D)->Init.Mode ])
        (nil)))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3590:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 98)
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 -1
     (nil))
(insn 51 50 53 7 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 56 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 69 [0x45])) [0 htim_12->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3592:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
      ; pc falls through to BB 14
(code_label 56 53 57 8 14 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:8 -1
     (nil))
(insn 59 58 60 8 (set (reg/f:SI 135 [ htim_12->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 44 [0x2c])) [5 htim_12->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 135 [ htim_12->hdma[3] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 61 60 62 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3595:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 78)
(note 62 61 63 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:5 -1
     (nil))
(insn 64 63 66 9 (set (reg:SI 136)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 64 67 9 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3597:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 67 66 68 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:5 -1
     (nil))
(insn 68 67 69 9 (set (reg:SI 138 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 135 [ htim_12->hdma[3] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ htim_12->hdma[3] ])
        (nil)))
(insn 69 68 70 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ hdma_11(D)->Init.Mode ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ hdma_11(D)->Init.Mode ])
        (nil)))
(jump_insn 70 69 71 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3599:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 98)
(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 -1
     (nil))
(insn 73 72 75 10 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 78 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 70 [0x46])) [0 htim_12->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3601:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
      ; pc falls through to BB 14
(code_label 78 75 79 11 16 (nil) [1 uses])
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:8 -1
     (nil))
(insn 81 80 82 11 (set (reg/f:SI 141 [ htim_12->hdma[4] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 48 [0x30])) [5 htim_12->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 141 [ htim_12->hdma[4] ])
            (reg/v/f:SI 122 [ hdma ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ hdma ])
        (nil)))
(jump_insn 83 82 84 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3604:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 98)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:5 -1
     (nil))
(insn 86 85 88 12 (set (reg:SI 142)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 86 89 12 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 142) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3606:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(debug_insn 89 88 90 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:5 -1
     (nil))
(insn 90 89 91 12 (set (reg:SI 144 [ hdma_11(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/f:SI 141 [ htim_12->hdma[4] ])
                (const_int 28 [0x1c])) [1 hdma_11(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141 [ htim_12->hdma[4] ])
        (nil)))
(insn 91 90 92 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144 [ hdma_11(D)->Init.Mode ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ hdma_11(D)->Init.Mode ])
        (nil)))
(jump_insn 92 91 93 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3608:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 98)
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 -1
     (nil))
(insn 95 94 97 13 (set (reg:SI 145)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 71 [0x47])) [0 htim_12->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 145) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3610:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(code_label 98 97 99 14 13 (nil) [4 uses])
(note 99 98 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3616:3 -1
     (nil))
(debug_insn 101 100 102 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 -1
     (nil))
(insn 102 101 103 14 (set (reg:SI 0 r0)
        (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 103 102 104 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>) [0 HAL_TIM_PWM_PulseFinishedCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3621:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_PulseFinishedCallback") [flags 0x41]  <function_decl 0000000006bc3c00 HAL_TIM_PWM_PulseFinishedCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 104 103 105 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:3 -1
     (nil))
(insn 105 104 107 14 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 105 0 14 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 28 [0x1c])) [0 htim_12->Channel+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3624:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 121 [ htim ])
            (nil))))

;; Function HAL_TIMEx_HallSensor_MspInit (HAL_TIMEx_HallSensor_MspInit, funcdef_no=331, decl_uid=9445, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_HallSensor_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_Init (HAL_TIMEx_HallSensor_Init, funcdef_no=329, decl_uid=9441, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_TIMEx_HallSensor_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={6d,1u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d,2u} r101={4d} r102={1d,15u,1e} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r119={1d,15u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u,1e} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u,1e} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,4u} r137={1d,1u,1e} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,14u} r143={1d,4u} r146={1d,1u} r149={1d,1u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,6u} r161={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,6u} 
;;    total ref usage 545{402d,139u,4e} in 122{118 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35, 36, 37, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359
;;  reg->defs[] map:	0[0,8] 1[9,16] 2[17,22] 3[23,28] 7[29,29] 12[30,37] 13[38,38] 14[39,43] 15[44,47] 16[48,52] 17[53,57] 18[58,62] 19[63,67] 20[68,72] 21[73,77] 22[78,82] 23[83,87] 24[88,92] 25[93,97] 26[98,102] 27[103,107] 28[108,112] 29[113,117] 30[118,122] 31[123,127] 48[128,131] 49[132,135] 50[136,139] 51[140,143] 52[144,147] 53[148,151] 54[152,155] 55[156,159] 56[160,163] 57[164,167] 58[168,171] 59[172,175] 60[176,179] 61[180,183] 62[184,187] 63[188,191] 64[192,195] 65[196,199] 66[200,203] 67[204,207] 68[208,211] 69[212,215] 70[216,219] 71[220,223] 72[224,227] 73[228,231] 74[232,235] 75[236,239] 76[240,243] 77[244,247] 78[248,251] 79[252,255] 80[256,259] 81[260,263] 82[264,267] 83[268,271] 84[272,275] 85[276,279] 86[280,283] 87[284,287] 88[288,291] 89[292,295] 90[296,299] 91[300,303] 92[304,307] 93[308,311] 94[312,315] 95[316,319] 96[320,323] 97[324,327] 98[328,331] 99[332,335] 100[336,341] 101[342,345] 102[346,346] 103[347,347] 104[348,351] 105[352,355] 106[356,359] 113[360,360] 119[361,361] 120[362,362] 121[363,363] 122[364,364] 124[365,365] 125[366,366] 126[367,367] 127[368,368] 128[369,369] 129[370,370] 130[371,371] 131[372,372] 132[373,373] 133[374,374] 134[375,375] 136[376,376] 137[377,377] 138[378,378] 139[379,379] 140[380,380] 141[381,382] 142[383,383] 143[384,384] 146[385,385] 149[386,386] 151[387,388] 152[389,389] 153[390,390] 154[391,391] 155[392,392] 156[393,393] 157[394,394] 158[395,395] 159[396,396] 161[397,397] 165[398,398] 166[399,399] 167[400,400] 168[401,401] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d16(1){ }d22(2){ }d28(3){ }d29(7){ }d38(13){ }d43(14){ }d52(16){ }d57(17){ }d62(18){ }d67(19){ }d72(20){ }d77(21){ }d82(22){ }d87(23){ }d92(24){ }d97(25){ }d102(26){ }d107(27){ }d112(28){ }d117(29){ }d122(30){ }d127(31){ }d346(102){ }d347(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[8],1[16],2[22],3[28],7[29],13[38],14[43],16[52],17[57],18[62],19[67],20[72],21[77],22[82],23[87],24[92],25[97],26[102],27[107],28[112],29[117],30[122],31[127],102[346],103[347]
;; rd  kill	(118) 0[0,1,2,3,4,5,6,7,8],1[9,10,11,12,13,14,15,16],2[17,18,19,20,21,22],3[23,24,25,26,27,28],7[29],13[38],14[39,40,41,42,43],16[48,49,50,51,52],17[53,54,55,56,57],18[58,59,60,61,62],19[63,64,65,66,67],20[68,69,70,71,72],21[73,74,75,76,77],22[78,79,80,81,82],23[83,84,85,86,87],24[88,89,90,91,92],25[93,94,95,96,97],26[98,99,100,101,102],27[103,104,105,106,107],28[108,109,110,111,112],29[113,114,115,116,117],30[118,119,120,121,122],31[123,124,125,126,127],102[346],103[347]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[8],1[16],7[29],13[38],102[346],103[347]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d29(bb 0 insn -1) }u1(13){ d38(bb 0 insn -1) }u2(102){ d346(bb 0 insn -1) }u3(103){ d347(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 142 143
;; live  kill	
;; rd  in  	(6) 0[8],1[16],7[29],13[38],102[346],103[347]
;; rd  gen 	(3) 100[341],142[383],143[384]
;; rd  kill	(8) 100[336,337,338,339,340,341],142[383],143[384]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; rd  out 	(7) 0[8],7[29],13[38],102[346],103[347],142[383],143[384]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d29(bb 0 insn -1) }
;;   reg 13 { d38(bb 0 insn -1) }
;;   reg 102 { d346(bb 0 insn -1) }
;;   reg 103 { d347(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d29(bb 0 insn -1) }u9(13){ d38(bb 0 insn -1) }u10(102){ d346(bb 0 insn -1) }u11(103){ d347(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 113 146
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 100 [cc] 113 146
;; live  kill	
;; rd  in  	(7) 0[8],7[29],13[38],102[346],103[347],142[383],143[384]
;; rd  gen 	(3) 100[340],113[360],146[385]
;; rd  kill	(8) 100[336,337,338,339,340,341],113[360],146[385]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; rd  out 	(8) 0[8],7[29],13[38],102[346],103[347],113[360],142[383],143[384]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d29(bb 0 insn -1) }
;;   reg 13 { d38(bb 0 insn -1) }
;;   reg 102 { d346(bb 0 insn -1) }
;;   reg 103 { d347(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d29(bb 0 insn -1) }u17(13){ d38(bb 0 insn -1) }u18(102){ d346(bb 0 insn -1) }u19(103){ d347(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 0[8],7[29],13[38],102[346],103[347],113[360],142[383],143[384]
;; rd  gen 	(0) 
;; rd  kill	(5) 14[39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; rd  out 	(6) 7[29],13[38],102[346],103[347],142[383],143[384]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d29(bb 0 insn -1) }
;;   reg 13 { d38(bb 0 insn -1) }
;;   reg 102 { d346(bb 0 insn -1) }
;;   reg 103 { d347(bb 0 insn -1) }

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d29(bb 0 insn -1) }u25(13){ d38(bb 0 insn -1) }u26(102){ d346(bb 0 insn -1) }u27(103){ d347(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 120 121 122 124 125 126 127 128 129 130 131 132 133 134 136 137 138 139 140 141 149 151 152 153 154 155 156 157 158 159 161 165 166 167 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 119 120 121 122 124 125 126 127 128 129 130 131 132 133 134 136 137 138 139 140 141 149 151 152 153 154 155 156 157 158 159 161 165 166 167 168
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 0[8],7[29],13[38],102[346],103[347],113[360],142[383],143[384]
;; rd  gen 	(36) 119[361],120[362],121[363],122[364],124[365],125[366],126[367],127[368],128[369],129[370],130[371],131[372],132[373],133[374],134[375],136[376],137[377],138[378],139[379],140[380],141[381],149[386],151[388],152[389],153[390],154[391],155[392],156[393],157[394],158[395],159[396],161[397],165[398],166[399],167[400],168[401]
;; rd  kill	(43) 14[39,40,41,42,43],119[361],120[362],121[363],122[364],124[365],125[366],126[367],127[368],128[369],129[370],130[371],131[372],132[373],133[374],134[375],136[376],137[377],138[378],139[379],140[380],141[381,382],149[386],151[387,388],152[389],153[390],154[391],155[392],156[393],157[394],158[395],159[396],161[397],165[398],166[399],167[400],168[401]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; rd  out 	(5) 7[29],13[38],102[346],103[347],141[381]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d29(bb 0 insn -1) }
;;   reg 13 { d38(bb 0 insn -1) }
;;   reg 102 { d346(bb 0 insn -1) }
;;   reg 103 { d347(bb 0 insn -1) }

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u129(7){ d29(bb 0 insn -1) }u130(13){ d38(bb 0 insn -1) }u131(102){ d346(bb 0 insn -1) }u132(103){ d347(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; rd  in  	(7) 0[8],7[29],13[38],102[346],103[347],142[383],143[384]
;; rd  gen 	(1) 141[382]
;; rd  kill	(2) 141[381,382]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; rd  out 	(5) 7[29],13[38],102[346],103[347],141[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d29(bb 0 insn -1) }
;;   reg 13 { d38(bb 0 insn -1) }
;;   reg 102 { d346(bb 0 insn -1) }
;;   reg 103 { d347(bb 0 insn -1) }

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u133(7){ d29(bb 0 insn -1) }u134(13){ d38(bb 0 insn -1) }u135(102){ d346(bb 0 insn -1) }u136(103){ d347(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[29],13[38],102[346],103[347],141[381,382]
;; rd  gen 	(1) 0[0]
;; rd  kill	(9) 0[0,1,2,3,4,5,6,7,8]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[29],13[38],102[346],103[347]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d29(bb 0 insn -1) }
;;   reg 13 { d38(bb 0 insn -1) }
;;   reg 102 { d346(bb 0 insn -1) }
;;   reg 103 { d347(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u139(0){ d0(bb 7 insn 156) }u140(7){ d29(bb 0 insn -1) }u141(13){ d38(bb 0 insn -1) }u142(102){ d346(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[29],13[38],102[346],103[347]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 7 insn 156) }
;;   reg 7 { d29(bb 0 insn -1) }
;;   reg 13 { d38(bb 0 insn -1) }
;;   reg 102 { d346(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 148 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 157 to worklist
Finished finding needed instructions:
  Adding insn 156 to worklist
Processing use of (reg 141 [ <retval> ]) in insn 156:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 159) in insn 5:
  Adding insn 90 to worklist
Processing use of (reg 0 r0) in insn 157:
Processing use of (reg 142 [ htim ]) in insn 41:
  Adding insn 2 to worklist
Processing use of (subreg (reg 149) 0) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 47:
Processing use of (reg 0 r0) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 1 r1) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 151) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 151) in insn 44:
  Adding insn 164 to worklist
Processing use of (reg 142 [ htim ]) in insn 164:
Processing use of (reg 152 [ htim_32(D)->Instance ]) in insn 46:
Processing use of (reg 13 sp) in insn 56:
Processing use of (reg 0 r0) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 1 r1) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 2 r2) in insn 56:
  Adding insn 53 to worklist
Processing use of (reg 3 r3) in insn 56:
  Adding insn 52 to worklist
Processing use of (reg 153 [ sConfig_38(D)->IC1Filter ]) in insn 52:
  Adding insn 49 to worklist
Processing use of (reg 143 [ sConfig ]) in insn 49:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 154 [ sConfig_38(D)->IC1Polarity ]) in insn 54:
  Adding insn 50 to worklist
Processing use of (reg 143 [ sConfig ]) in insn 50:
Processing use of (reg 155 [ htim_32(D)->Instance ]) in insn 55:
  Adding insn 51 to worklist
Processing use of (reg 142 [ htim ]) in insn 51:
Processing use of (reg 119 [ _7 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 142 [ htim ]) in insn 58:
Processing use of (reg 119 [ _7 ]) in insn 61:
Processing use of (reg 121 [ _9 ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 120 [ _8 ]) in insn 60:
Processing use of (reg 119 [ _7 ]) in insn 63:
Processing use of (reg 119 [ _7 ]) in insn 66:
Processing use of (reg 124 [ _12 ]) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 122 [ _10 ]) in insn 65:
Processing use of (reg 156 [ sConfig_38(D)->IC1Prescaler ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 143 [ sConfig ]) in insn 64:
Processing use of (reg 119 [ _7 ]) in insn 68:
Processing use of (reg 119 [ _7 ]) in insn 70:
Processing use of (reg 126 [ _14 ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 125 [ _13 ]) in insn 69:
Processing use of (reg 119 [ _7 ]) in insn 72:
Processing use of (reg 119 [ _7 ]) in insn 75:
Processing use of (reg 128 [ _16 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 127 [ _15 ]) in insn 74:
Processing use of (reg 157) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 119 [ _7 ]) in insn 77:
Processing use of (reg 119 [ _7 ]) in insn 79:
Processing use of (reg 130 [ _18 ]) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 129 [ _17 ]) in insn 78:
Processing use of (reg 119 [ _7 ]) in insn 81:
Processing use of (reg 119 [ _7 ]) in insn 84:
Processing use of (reg 132 [ _20 ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 131 [ _19 ]) in insn 83:
Processing use of (reg 158) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 119 [ _7 ]) in insn 86:
Processing use of (reg 119 [ _7 ]) in insn 88:
Processing use of (reg 134 [ _22 ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 133 [ _21 ]) in insn 87:
Processing use of (reg 102 sfp) in insn 91:
Processing use of (reg 159) in insn 91:
Processing use of (reg 102 sfp) in insn 94:
Processing use of (reg 159) in insn 94:
Processing use of (reg 102 sfp) in insn 97:
Processing use of (reg 161) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 102 sfp) in insn 100:
Processing use of (reg 159) in insn 100:
Processing use of (reg 102 sfp) in insn 103:
Processing use of (reg 159) in insn 103:
Processing use of (reg 102 sfp) in insn 106:
Processing use of (reg 159) in insn 106:
Processing use of (reg 102 sfp) in insn 109:
Processing use of (reg 165 [ sConfig_38(D)->Commutation_Delay ]) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 143 [ sConfig ]) in insn 108:
Processing use of (reg 13 sp) in insn 114:
Processing use of (reg 0 r0) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 1 r1) in insn 114:
  Adding insn 112 to worklist
Processing use of (reg 166) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 102 sfp) in insn 111:
Processing use of (reg 119 [ _7 ]) in insn 113:
Processing use of (reg 136 [ _24 ]) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 142 [ htim ]) in insn 116:
Processing use of (reg 136 [ _24 ]) in insn 120:
Processing use of (reg 138 [ _26 ]) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 137 [ _25 ]) in insn 119:
Processing use of (reg 167) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 136 [ _24 ]) in insn 122:
Processing use of (reg 136 [ _24 ]) in insn 124:
Processing use of (reg 140 [ _28 ]) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 139 [ _27 ]) in insn 123:
Processing use of (reg 142 [ htim ]) in insn 128:
Processing use of (subreg (reg 168) 0) in insn 128:
  Adding insn 126 to worklist
Processing use of (reg 142 [ htim ]) in insn 132:
Processing use of (subreg (reg 168) 0) in insn 132:
Processing use of (reg 142 [ htim ]) in insn 136:
Processing use of (subreg (reg 168) 0) in insn 136:
Processing use of (reg 142 [ htim ]) in insn 140:
Processing use of (subreg (reg 168) 0) in insn 140:
Processing use of (reg 142 [ htim ]) in insn 144:
Processing use of (subreg (reg 168) 0) in insn 144:
Processing use of (reg 142 [ htim ]) in insn 148:
Processing use of (subreg (reg 168) 0) in insn 148:
Processing use of (subreg (reg 113 [ _1 ]) 0) in insn 32:
  Adding insn 25 to worklist
Processing use of (reg 142 [ htim ]) in insn 32:
Processing use of (subreg (reg 146 [ htim_32(D)->State ]) 0) in insn 25:
Processing use of (reg 13 sp) in insn 35:
Processing use of (reg 0 r0) in insn 35:
Processing use of (reg 142 [ htim ]) in insn 23:
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 113 [ _1 ]) in insn 26:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 142 [ htim ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={6d,1u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d,2u} r101={4d} r102={1d,15u,1e} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r119={1d,15u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u,1e} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u,1e} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,4u} r137={1d,1u,1e} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,14u} r143={1d,4u} r146={1d,1u} r149={1d,1u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,6u} r161={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,6u} 
;;    total ref usage 545{402d,139u,4e} in 122{118 regular + 4 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 142 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 143 [ sConfig ])
        (reg:SI 1 r1 [ sConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sConfig ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":159:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 142 [ htim ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":162:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 162)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":168:3 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":169:3 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":170:3 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":171:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":172:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":173:3 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":174:3 -1
     (nil))
(debug_insn 21 20 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:3 -1
     (nil))
(insn 23 21 25 3 (set (reg:SI 146 [ htim_32(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                    (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 25 23 26 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 146 [ htim_32(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:11 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_32(D)->State ])
        (nil)))
(insn 26 25 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":176:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 36)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:5 -1
     (nil))
(insn 32 29 33 4 (set (mem:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 60 [0x3c])) [0 htim_32(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":179:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 33 32 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 -1
     (nil))
(call_insn 35 33 36 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>) [0 HAL_TIMEx_HallSensor_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":193:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspInit") [flags 0x3]  <function_decl 0000000006be4b00 HAL_TIMEx_HallSensor_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 36 35 37 5 25 (nil) [1 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:3 -1
     (nil))
(insn 39 38 41 5 (set (reg:SI 149)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":198:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 42 41 164 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 -1
     (nil))
(insn 164 42 44 5 (set (reg/f:SI 151)
        (reg/v/f:SI 142 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 -1
     (nil))
(insn 44 164 45 5 (set (reg/f:SI 152 [ htim_32(D)->Instance ])
        (mem/f:SI (post_inc:SI (reg/f:SI 151)) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 151)
        (nil)))
(insn 45 44 46 5 (set (reg:SI 1 r1)
        (reg/f:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(insn 46 45 47 5 (set (reg:SI 0 r0)
        (reg/f:SI 152 [ htim_32(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152 [ htim_32(D)->Instance ])
        (nil)))
(call_insn 47 46 48 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>) [0 TIM_Base_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":201:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_Base_SetConfig") [flags 0x41]  <function_decl 0000000006bc6a00 TIM_Base_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 -1
     (nil))
(insn 49 48 50 5 (set (reg:SI 153 [ sConfig_38(D)->IC1Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 8 [0x8])) [1 sConfig_38(D)->IC1Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 5 (set (reg:SI 154 [ sConfig_38(D)->IC1Polarity ])
        (mem:SI (reg/v/f:SI 143 [ sConfig ]) [1 sConfig_38(D)->IC1Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 5 (set (reg/f:SI 155 [ htim_32(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 5 (set (reg:SI 3 r3)
        (reg:SI 153 [ sConfig_38(D)->IC1Filter ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ sConfig_38(D)->IC1Filter ])
        (nil)))
(insn 53 52 54 5 (set (reg:SI 2 r2)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 5 (set (reg:SI 1 r1)
        (reg:SI 154 [ sConfig_38(D)->IC1Polarity ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ sConfig_38(D)->IC1Polarity ])
        (nil)))
(insn 55 54 56 5 (set (reg:SI 0 r0)
        (reg/f:SI 155 [ htim_32(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155 [ htim_32(D)->Instance ])
        (nil)))
(call_insn 56 55 57 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>) [0 TIM_TI1_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":204:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_TI1_SetConfig") [flags 0x41]  <function_decl 0000000006bc6b00 TIM_TI1_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:3 -1
     (nil))
(insn 58 57 59 5 (set (reg/f:SI 119 [ _7 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 5 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 61 60 62 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":207:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:3 -1
     (nil))
(insn 63 62 64 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 5 (set (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 4 [0x4])) [1 sConfig_38(D)->IC1Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 5 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ sConfig_38(D)->IC1Prescaler ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 66 65 67 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 24 [0x18])) [1 _7->CCMR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":209:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:3 -1
     (nil))
(insn 68 67 69 5 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 5 (set (reg:SI 126 [ _14 ])
        (ior:SI (reg:SI 125 [ _13 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 70 69 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 4 [0x4])) [1 _7->CR2+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":212:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(debug_insn 71 70 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:3 -1
     (nil))
(insn 72 71 73 5 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 5 (set (reg:SI 157)
        (const_int -3145841 [0xffffffffffcfff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 5 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 127 [ _15 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 127 [ _15 ])
                    (const_int -3145841 [0xffffffffffcfff8f]))
                (nil)))))
(insn 75 74 76 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":215:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 76 75 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:3 -1
     (nil))
(insn 77 76 78 5 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 5 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 79 78 80 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":216:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(debug_insn 80 79 81 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:3 -1
     (nil))
(insn 81 80 82 5 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 5 (set (reg:SI 158)
        (const_int -65544 [0xfffffffffffefff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 5 (set (reg:SI 132 [ _20 ])
        (and:SI (reg:SI 131 [ _19 ])
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 131 [ _19 ])
                    (const_int -65544 [0xfffffffffffefff8]))
                (nil)))))
(insn 84 83 85 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":219:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 85 84 86 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:3 -1
     (nil))
(insn 86 85 87 5 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 5 (set (reg:SI 134 [ _22 ])
        (ior:SI (reg:SI 133 [ _21 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 88 87 89 5 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 8 [0x8])) [1 _7->SMCR+0 S4 A32])
        (reg:SI 134 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":220:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(debug_insn 89 88 90 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:3 -1
     (nil))
(insn 90 89 91 5 (set (reg:SI 159)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 OC_Config.OCFastMode+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":223:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 92 91 94 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":224:3 -1
     (nil))
(insn 94 92 95 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 OC_Config.OCIdleState+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":224:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:3 -1
     (nil))
(insn 96 95 97 5 (set (reg:SI 161)
        (const_int 112 [0x70])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 OC_Config.OCMode+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":225:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 98 97 100 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:3 -1
     (nil))
(insn 100 98 101 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 OC_Config.OCNIdleState+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":226:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 101 100 103 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":227:3 -1
     (nil))
(insn 103 101 104 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 OC_Config.OCNPolarity+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":227:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 106 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":228:3 -1
     (nil))
(insn 106 104 107 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 OC_Config.OCPolarity+0 S4 A32])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":228:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 107 106 108 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:3 -1
     (nil))
(insn 108 107 109 5 (set (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ sConfig ])
                (const_int 12 [0xc])) [1 sConfig_38(D)->Commutation_Delay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ sConfig ])
        (nil)))
(insn 109 108 110 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 OC_Config.Pulse+0 S4 A32])
        (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":229:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ sConfig_38(D)->Commutation_Delay ])
        (nil)))
(debug_insn 110 109 111 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 -1
     (nil))
(insn 111 110 112 5 (set (reg/f:SI 166)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -28 [0xffffffffffffffe4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 7 {*arm_addsi3}
     (nil))
(insn 112 111 113 5 (set (reg:SI 1 r1)
        (reg/f:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 166)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4]))
            (nil))))
(insn 113 112 114 5 (set (reg:SI 0 r0)
        (reg/f:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
        (nil)))
(call_insn 114 113 115 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>) [0 TIM_OC2_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":231:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_OC2_SetConfig") [flags 0x41]  <function_decl 0000000006bc6c00 TIM_OC2_SetConfig>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 115 114 116 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:3 -1
     (nil))
(insn 116 115 117 5 (set (reg/f:SI 136 [ _24 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 5 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 5 (set (reg:SI 167)
        (const_int -33554545 [0xfffffffffdffff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 5 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 137 [ _25 ])
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ _25 ])
                    (const_int -33554545 [0xfffffffffdffff8f]))
                (nil)))))
(insn 120 119 121 5 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":235:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (nil)))
(debug_insn 121 120 122 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:3 -1
     (nil))
(insn 122 121 123 5 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 5 (set (reg:SI 140 [ _28 ])
        (ior:SI (reg:SI 139 [ _27 ])
            (const_int 80 [0x50]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 124 123 125 5 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _24 ])
                (const_int 4 [0x4])) [1 _24->CR2+0 S4 A32])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":236:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _24 ])
            (nil))))
(debug_insn 125 124 126 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:3 -1
     (nil))
(insn 126 125 128 5 (set (reg:SI 168)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 126 129 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 72 [0x48])) [0 htim_32(D)->DMABurstState+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":239:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 129 128 132 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 -1
     (nil))
(insn 132 129 133 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 62 [0x3e])) [0 htim_32(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":242:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 133 132 136 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 -1
     (nil))
(insn 136 133 137 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 63 [0x3f])) [0 htim_32(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":243:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 137 136 140 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 -1
     (nil))
(insn 140 137 141 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 68 [0x44])) [0 htim_32(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":244:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 141 140 144 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 -1
     (nil))
(insn 144 141 145 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 69 [0x45])) [0 htim_32(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":245:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 145 144 148 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:3 -1
     (nil))
(insn 148 145 149 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ htim ])
                (const_int 61 [0x3d])) [0 htim_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 168) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":248:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg/v/f:SI 142 [ htim ])
            (nil))))
(debug_insn 149 148 5 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:3 -1
     (nil))
(insn 5 149 162 5 (set (reg:SI 141 [ <retval> ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":250:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 7
(code_label 162 5 161 6 26 (nil) [1 uses])
(note 161 162 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 161 150 6 (set (reg:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":164:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 150 6 151 7 24 (nil) [0 uses])
(note 151 150 156 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 157 7 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ <retval> ])
        (nil)))
(insn 157 156 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":251:1 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_MspDeInit (HAL_TIMEx_HallSensor_MspDeInit, funcdef_no=399, decl_uid=9447, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_HallSensor_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_TIMEx_HallSensor_DeInit (HAL_TIMEx_HallSensor_DeInit, funcdef_no=330, decl_uid=9443, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,4u} r114={1d,1u,1e} r116={1d,1u,1e} r118={1d,1u} r119={1d,1u} r121={1d,10u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,8u} 
;;    total ref usage 181{122d,57u,2e} in 47{46 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 107, 108, 109
;;  reg->defs[] map:	0[0,3] 1[4,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,103] 101[104,104] 102[105,105] 103[106,106] 104[107,107] 105[108,108] 106[109,109] 113[110,110] 114[111,111] 116[112,112] 118[113,113] 119[114,114] 121[115,115] 122[116,116] 124[117,117] 125[118,118] 126[119,119] 127[120,120] 128[121,121] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[105],103[106]
;; rd  kill	(48) 0[0,1,2,3],1[4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[105],103[106]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[10],13[13],102[105],103[106]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d105(bb 0 insn -1) }u3(103){ d106(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 121 122 124 125
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 121 122 124 125
;; live  kill	
;; rd  in  	(5) 0[3],7[10],13[13],102[105],103[106]
;; rd  gen 	(7) 100[103],113[110],114[111],121[115],122[116],124[117],125[118]
;; rd  kill	(9) 100[101,102,103],113[110],114[111],121[115],122[116],124[117],125[118]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; rd  out 	(6) 7[10],13[13],102[105],103[106],113[110],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d10(bb 0 insn -1) }u15(13){ d13(bb 0 insn -1) }u16(102){ d105(bb 0 insn -1) }u17(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 116 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; live  gen 	 100 [cc] 116 126 127
;; live  kill	
;; rd  in  	(6) 7[10],13[13],102[105],103[106],113[110],121[115]
;; rd  gen 	(4) 100[102],116[112],126[119],127[120]
;; rd  kill	(6) 100[101,102,103],116[112],126[119],127[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; rd  out 	(6) 7[10],13[13],102[105],103[106],113[110],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(7){ d10(bb 0 insn -1) }u25(13){ d13(bb 0 insn -1) }u26(102){ d105(bb 0 insn -1) }u27(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121
;; live  gen 	 118 119
;; live  kill	
;; rd  in  	(6) 7[10],13[13],102[105],103[106],113[110],121[115]
;; rd  gen 	(2) 118[113],119[114]
;; rd  kill	(2) 118[113],119[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[10],13[13],102[105],103[106],121[115]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ d10(bb 0 insn -1) }u33(13){ d13(bb 0 insn -1) }u34(102){ d105(bb 0 insn -1) }u35(103){ d106(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0] 128
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[10],13[13],102[105],103[106],113[110],121[115]
;; rd  gen 	(2) 0[0],128[121]
;; rd  kill	(7) 0[0,1,2,3],14[14,15],128[121]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[10],13[13],102[105],103[106]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }
;;   reg 103 { d106(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u55(0){ d0(bb 5 insn 72) }u56(7){ d10(bb 0 insn -1) }u57(13){ d13(bb 0 insn -1) }u58(102){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[10],13[13],102[105],103[106]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 72) }
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d105(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 73 to worklist
  Adding insn 65 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
  Adding insn 72 to worklist
Processing use of (reg 128) in insn 72:
  Adding insn 38 to worklist
Processing use of (reg 13 sp) in insn 36:
Processing use of (reg 0 r0) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 121 [ htim ]) in insn 35:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 121 [ htim ]) in insn 40:
Processing use of (subreg (reg 128) 0) in insn 40:
Processing use of (reg 121 [ htim ]) in insn 44:
Processing use of (subreg (reg 128) 0) in insn 44:
Processing use of (reg 121 [ htim ]) in insn 48:
Processing use of (subreg (reg 128) 0) in insn 48:
Processing use of (reg 121 [ htim ]) in insn 52:
Processing use of (subreg (reg 128) 0) in insn 52:
Processing use of (reg 121 [ htim ]) in insn 56:
Processing use of (subreg (reg 128) 0) in insn 56:
Processing use of (reg 121 [ htim ]) in insn 60:
Processing use of (subreg (reg 128) 0) in insn 60:
Processing use of (reg 121 [ htim ]) in insn 65:
Processing use of (subreg (reg 128) 0) in insn 65:
Processing use of (reg 0 r0) in insn 73:
Processing use of (reg 113 [ _1 ]) in insn 28:
  Adding insn 13 to worklist
Processing use of (reg 121 [ htim ]) in insn 13:
Processing use of (reg 113 [ _1 ]) in insn 30:
Processing use of (reg 119 [ _7 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 118 [ _6 ]) in insn 29:
Processing use of (reg 113 [ _1 ]) in insn 21:
Processing use of (reg 100 cc) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 127) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 116 [ _4 ]) in insn 23:
Processing use of (reg 126) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 121 [ htim ]) in insn 10:
Processing use of (subreg (reg 122) 0) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 113 [ _1 ]) in insn 14:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 125) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 114 [ _2 ]) in insn 16:
Processing use of (reg 124) in insn 16:
  Adding insn 15 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,4u} r114={1d,1u,1e} r116={1d,1u,1e} r118={1d,1u} r119={1d,1u} r121={1d,10u} r122={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,8u} 
;;    total ref usage 181{122d,57u,2e} in 47{46 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 121 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":259:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":261:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:3 -1
     (nil))
(insn 8 7 10 2 (set (reg:SI 122)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 8 11 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 122) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":263:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 121 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 124)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 125)
        (and:SI (reg:SI 114 [ _2 ])
            (reg:SI 124))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 114 [ _2 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 126)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 3 (set (reg:SI 127)
        (and:SI (reg:SI 116 [ _4 ])
            (reg:SI 126))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 116 [ _4 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 24 23 25 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 30 29 31 4 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 31 30 32 5 34 (nil) [2 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":266:3 -1
     (nil))
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 -1
     (nil))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg/v/f:SI 121 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 37 5 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>) [0 HAL_TIMEx_HallSensor_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":277:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_HallSensor_MspDeInit") [flags 0x3]  <function_decl 0000000006be4c00 HAL_TIMEx_HallSensor_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:3 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 128)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 72 [0x48])) [0 htim_10(D)->DMABurstState+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":281:23 263 {*arm_movqi_insn}
     (nil))
(debug_insn 41 40 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 -1
     (nil))
(insn 44 41 45 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":284:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 45 44 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 -1
     (nil))
(insn 48 45 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":285:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 -1
     (nil))
(insn 52 49 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":286:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 53 52 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 -1
     (nil))
(insn 56 53 57 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":287:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 57 56 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:3 -1
     (nil))
(insn 60 57 61 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":290:15 263 {*arm_movqi_insn}
     (nil))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 62 61 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(insn 65 62 66 5 (set (mem:QI (plus:SI (reg/v/f:SI 121 [ htim ])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ htim ])
        (nil)))
(debug_insn 66 65 67 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":293:3 -1
     (nil))
(debug_insn 67 66 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":295:3 -1
     (nil))
(insn 72 67 73 5 (set (reg/i:SI 0 r0)
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 73 72 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":296:1 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_Start (HAL_TIMEx_HallSensor_Start, funcdef_no=333, decl_uid=9449, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 35 count 22 (    1)


HAL_TIMEx_HallSensor_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r114={1d,13u,7e} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r121={1d,2u} r122={1d,3u} r123={1d,3u} r124={6d,3u} r125={1d,10u} r128={1d,1u} r131={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,4u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} 
;;    total ref usage 325{155d,162u,8e} in 93{92 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 121, 122, 123
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,117] 101[118,118] 102[119,119] 103[120,120] 104[121,121] 105[122,122] 106[123,123] 114[124,124] 115[125,125] 116[126,126] 117[127,127] 118[128,128] 119[129,129] 120[130,130] 121[131,131] 122[132,132] 123[133,133] 124[134,139] 125[140,140] 128[141,141] 131[142,142] 134[143,143] 137[144,144] 138[145,145] 146[146,146] 147[147,147] 148[148,148] 149[149,149] 150[150,150] 151[151,151] 152[152,152] 153[153,153] 154[154,154] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d119(102){ }d120(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[119],103[120]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[119],103[120]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[12],13[15],102[119],103[120]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 18 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d119(bb 0 insn -1) }u3(103){ d120(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 121 122 124 125 128 131 134 137
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 120 121 122 124 125 128 131 134 137
;; live  kill	
;; rd  in  	(5) 0[3],7[12],13[15],102[119],103[120]
;; rd  gen 	(10) 100[117],120[130],121[131],122[132],124[134],125[140],128[141],131[142],134[143],137[144]
;; rd  kill	(29) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],120[130],121[131],122[132],124[134,135,136,137,138,139],125[140],128[141],131[142],134[143],137[144]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
;; rd  out 	(9) 7[12],13[15],102[119],103[120],120[130],121[131],122[132],124[134],125[140]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 2 )->[3]->( 21 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(7){ d12(bb 0 insn -1) }u20(13){ d15(bb 0 insn -1) }u21(102){ d119(bb 0 insn -1) }u22(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121 122 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[12],13[15],102[119],103[120],120[130],121[131],122[132],124[134],125[140]
;; rd  gen 	(1) 100[116]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
;; rd  out 	(8) 7[12],13[15],102[119],103[120],121[131],122[132],124[134],125[140]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 3 )->[4]->( 21 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ d12(bb 0 insn -1) }u26(13){ d15(bb 0 insn -1) }u27(102){ d119(bb 0 insn -1) }u28(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[12],13[15],102[119],103[120],121[131],122[132],124[134],125[140]
;; rd  gen 	(1) 100[115]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; rd  out 	(7) 7[12],13[15],102[119],103[120],122[132],124[134],125[140]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 4 )->[5]->( 21 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ d12(bb 0 insn -1) }u32(13){ d15(bb 0 insn -1) }u33(102){ d119(bb 0 insn -1) }u34(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[12],13[15],102[119],103[120],122[132],124[134],125[140]
;; rd  gen 	(1) 100[114]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 124 125
;; rd  out 	(7) 7[12],13[15],102[119],103[120],122[132],124[134],125[140]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 5 )->[6]->( 14 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ d12(bb 0 insn -1) }u38(13){ d15(bb 0 insn -1) }u39(102){ d119(bb 0 insn -1) }u40(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 138 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 114 138 146 147
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[12],13[15],102[119],103[120],122[132],124[134],125[140]
;; rd  gen 	(5) 100[112],114[124],138[145],146[146],147[147]
;; rd  kill	(21) 14[16,17],100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],114[124],138[145],146[146],147[147]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 6 )->[7]->( 14 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(7){ d12(bb 0 insn -1) }u62(13){ d15(bb 0 insn -1) }u63(102){ d119(bb 0 insn -1) }u64(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(1) 100[111]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 7 )->[8]->( 14 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u67(7){ d12(bb 0 insn -1) }u68(13){ d15(bb 0 insn -1) }u69(102){ d119(bb 0 insn -1) }u70(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 148
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(2) 100[110],148[148]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],148[148]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u75(7){ d12(bb 0 insn -1) }u76(13){ d15(bb 0 insn -1) }u77(102){ d119(bb 0 insn -1) }u78(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 149
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(2) 100[109],149[149]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],149[149]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 9 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u83(7){ d12(bb 0 insn -1) }u84(13){ d15(bb 0 insn -1) }u85(102){ d119(bb 0 insn -1) }u86(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 150
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(2) 100[108],150[150]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],150[150]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 10 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(7){ d12(bb 0 insn -1) }u92(13){ d15(bb 0 insn -1) }u93(102){ d119(bb 0 insn -1) }u94(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 151
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(2) 100[107],151[151]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],151[151]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 11 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(7){ d12(bb 0 insn -1) }u100(13){ d15(bb 0 insn -1) }u101(102){ d119(bb 0 insn -1) }u102(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 152
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(2) 100[106],152[152]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],152[152]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 12 )->[13]->( 14 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ d12(bb 0 insn -1) }u108(13){ d15(bb 0 insn -1) }u109(102){ d119(bb 0 insn -1) }u110(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 153
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(2) 100[105],153[153]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],153[153]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 12 10 11 9 8 7 6 13 )->[14]->( 15 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u115(7){ d12(bb 0 insn -1) }u116(13){ d15(bb 0 insn -1) }u117(102){ d119(bb 0 insn -1) }u118(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 115 123 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 115 123 154
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(4) 100[104],115[125],123[133],154[154]
;; rd  kill	(18) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],115[125],123[133],154[154]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; rd  out 	(6) 7[12],13[15],102[119],103[120],114[124],123[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 14 )->[15]->( 16 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ d12(bb 0 insn -1) }u127(13){ d15(bb 0 insn -1) }u128(102){ d119(bb 0 insn -1) }u129(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 123
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[119],103[120],114[124],123[133]
;; rd  gen 	(1) 100[103]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[12],13[15],102[119],103[120],114[124]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u132(7){ d12(bb 0 insn -1) }u133(13){ d15(bb 0 insn -1) }u134(102){ d119(bb 0 insn -1) }u135(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 116 117 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 116 117 124
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(3) 116[126],117[127],124[139]
;; rd  kill	(8) 116[126],117[127],124[134,135,136,137,138,139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[12],13[15],102[119],103[120],124[139]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 13 )->[17]->( 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u140(7){ d12(bb 0 insn -1) }u141(13){ d15(bb 0 insn -1) }u142(102){ d119(bb 0 insn -1) }u143(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 118 119 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 118 119 124
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(3) 118[128],119[129],124[138]
;; rd  kill	(8) 118[128],119[129],124[134,135,136,137,138,139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[12],13[15],102[119],103[120],124[138]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 2 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u148(7){ d12(bb 0 insn -1) }u149(13){ d15(bb 0 insn -1) }u150(102){ d119(bb 0 insn -1) }u151(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124
;; live  kill	
;; rd  in  	(9) 7[12],13[15],102[119],103[120],120[130],121[131],122[132],124[134],125[140]
;; rd  gen 	(1) 124[137]
;; rd  kill	(6) 124[134,135,136,137,138,139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[12],13[15],102[119],103[120],124[137]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 14 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u152(7){ d12(bb 0 insn -1) }u153(13){ d15(bb 0 insn -1) }u154(102){ d119(bb 0 insn -1) }u155(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[119],103[120],114[124],123[133]
;; rd  gen 	(1) 124[136]
;; rd  kill	(6) 124[134,135,136,137,138,139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[12],13[15],102[119],103[120],124[136]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 15 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u156(7){ d12(bb 0 insn -1) }u157(13){ d15(bb 0 insn -1) }u158(102){ d119(bb 0 insn -1) }u159(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],114[124]
;; rd  gen 	(1) 124[135]
;; rd  kill	(6) 124[134,135,136,137,138,139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[12],13[15],102[119],103[120],124[135]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 5 20 4 16 3 18 17 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u160(7){ d12(bb 0 insn -1) }u161(13){ d15(bb 0 insn -1) }u162(102){ d119(bb 0 insn -1) }u163(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(13) 7[12],13[15],102[119],103[120],121[131],122[132],124[134,135,136,137,138,139],125[140]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[119],103[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u166(0){ d0(bb 21 insn 138) }u167(7){ d12(bb 0 insn -1) }u168(13){ d15(bb 0 insn -1) }u169(102){ d119(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[119],103[120]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 21 insn 138) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 44 to worklist
  Adding insn 47 to worklist
  Adding insn 50 to worklist
  Adding insn 78 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 81 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 93 to worklist
  Adding insn 97 to worklist
  Adding insn 101 to worklist
  Adding insn 105 to worklist
  Adding insn 115 to worklist
  Adding insn 109 to worklist
  Adding insn 118 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 139 to worklist
Finished finding needed instructions:
  Adding insn 138 to worklist
Processing use of (reg 124 [ <retval> ]) in insn 138:
  Adding insn 7 to worklist
  Adding insn 5 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 10 to worklist
  Adding insn 18 to worklist
Processing use of (subreg (reg 128 [ htim_11(D)->ChannelState[0] ]) 0) in insn 18:
Processing use of (reg 0 r0) in insn 139:
Processing use of (reg 114 [ _2 ]) in insn 129:
  Adding insn 75 to worklist
Processing use of (reg 125 [ htim ]) in insn 75:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 131:
Processing use of (reg 119 [ _7 ]) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 118 [ _6 ]) in insn 130:
Processing use of (reg 114 [ _2 ]) in insn 121:
Processing use of (reg 114 [ _2 ]) in insn 123:
Processing use of (reg 117 [ _5 ]) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 116 [ _4 ]) in insn 122:
Processing use of (reg 100 cc) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 123 [ tmpsmcr ]) in insn 117:
  Adding insn 111 to worklist
Processing use of (reg 115 [ _3 ]) in insn 111:
Processing use of (reg 154) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 114 [ _2 ]) in insn 109:
Processing use of (reg 100 cc) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 123 [ tmpsmcr ]) in insn 114:
Processing use of (reg 100 cc) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 114 [ _2 ]) in insn 104:
Processing use of (reg 153) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 100 cc) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 114 [ _2 ]) in insn 100:
Processing use of (reg 152) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 114 [ _2 ]) in insn 96:
Processing use of (reg 151) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 100 cc) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 114 [ _2 ]) in insn 92:
Processing use of (reg 150) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 114 [ _2 ]) in insn 88:
Processing use of (reg 149) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 100 cc) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 114 [ _2 ]) in insn 84:
Processing use of (reg 148) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 100 cc) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 114 [ _2 ]) in insn 80:
Processing use of (reg 125 [ htim ]) in insn 55:
Processing use of (subreg (reg 138) 0) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 125 [ htim ]) in insn 59:
Processing use of (subreg (reg 138) 0) in insn 59:
Processing use of (reg 125 [ htim ]) in insn 63:
Processing use of (subreg (reg 138) 0) in insn 63:
Processing use of (reg 125 [ htim ]) in insn 67:
Processing use of (subreg (reg 138) 0) in insn 67:
Processing use of (reg 13 sp) in insn 73:
Processing use of (reg 0 r0) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 1 r1) in insn 73:
  Adding insn 71 to worklist
Processing use of (reg 2 r2) in insn 73:
  Adding insn 70 to worklist
Processing use of (reg 122 [ complementary_channel_2_state ]) in insn 70:
  Adding insn 36 to worklist
Processing use of (subreg (reg 137 [ htim_11(D)->ChannelNState[1] ]) 0) in insn 36:
Processing use of (reg 146 [ htim_11(D)->Instance ]) in insn 72:
  Adding insn 69 to worklist
Processing use of (reg 125 [ htim ]) in insn 69:
Processing use of (reg 100 cc) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 114 [ _2 ]) in insn 77:
Processing use of (reg 147) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 100 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 122 [ complementary_channel_2_state ]) in insn 49:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 121 [ complementary_channel_1_state ]) in insn 46:
  Adding insn 30 to worklist
Processing use of (subreg (reg 134 [ htim_11(D)->ChannelNState[0] ]) 0) in insn 30:
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 120 [ channel_2_state ]) in insn 43:
  Adding insn 24 to worklist
Processing use of (subreg (reg 131 [ htim_11(D)->ChannelState[1] ]) 0) in insn 24:
Processing use of (reg 125 [ htim ]) in insn 16:
Processing use of (reg 125 [ htim ]) in insn 22:
Processing use of (reg 125 [ htim ]) in insn 28:
Processing use of (reg 125 [ htim ]) in insn 34:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 124 [ <retval> ]) in insn 40:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r114={1d,13u,7e} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r121={1d,2u} r122={1d,3u} r123={1d,3u} r124={6d,3u} r125={1d,10u} r128={1d,1u} r131={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,4u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} 
;;    total ref usage 325{155d,162u,8e} in 93{92 regular + 1 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 125 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":334:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":335:3 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:3 -1
     (nil))
(insn 16 14 18 2 (set (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 19 2 (set (reg/v:SI 124 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 128 [ htim_11(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128 [ htim_11(D)->ChannelState[0] ])
        (nil)))
(debug_insn 19 18 20 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 124 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":336:31 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:3 -1
     (nil))
(insn 22 20 24 2 (set (reg:SI 131 [ htim_11(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 25 2 (set (reg/v:SI 120 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 131 [ htim_11(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 131 [ htim_11(D)->ChannelState[1] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 120 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":337:31 -1
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:3 -1
     (nil))
(insn 28 26 30 2 (set (reg:SI 134 [ htim_11(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 28 31 2 (set (reg/v:SI 121 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 134 [ htim_11(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_11(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 121 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":338:31 -1
     (nil))
(debug_insn 32 31 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:3 -1
     (nil))
(insn 34 32 36 2 (set (reg:SI 137 [ htim_11(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                    (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 34 37 2 (set (reg/v:SI 122 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 137 [ htim_11(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137 [ htim_11(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 122 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":339:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":342:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":345:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 144)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ channel_2_state ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":346:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 47 46 48 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":347:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 132)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":348:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 132)
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 -1
     (nil))
(insn 53 52 55 6 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 56 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":354:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 -1
     (nil))
(insn 59 56 60 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":355:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 -1
     (nil))
(insn 63 60 64 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":356:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 -1
     (nil))
(insn 67 64 68 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 125 [ htim ])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":357:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 -1
     (nil))
(insn 69 68 70 6 (set (reg/f:SI 146 [ htim_11(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 125 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:SI 2 r2)
        (reg/v:SI 122 [ complementary_channel_2_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ complementary_channel_2_state ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 71 70 72 6 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 0 r0)
        (reg/f:SI 146 [ htim_11(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146 [ htim_11(D)->Instance ])
        (nil)))
(call_insn 73 72 74 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":362:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 125 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ htim ])
        (nil)))
(insn 76 75 77 6 (set (reg:SI 147)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 78 77 79 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 79 78 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 8 (set (reg:SI 148)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 85 84 86 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 86 85 87 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 9 (set (reg:SI 149)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 89 88 90 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 90 89 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 10 (set (reg:SI 150)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 93 92 94 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 94 93 95 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 11 (set (reg:SI 151)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 97 96 98 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 98 97 99 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 12 (set (reg:SI 152)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 101 100 102 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 106)
(note 102 101 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 13 (set (reg:SI 153)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 105 104 106 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":365:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 126)
(code_label 106 105 107 14 38 (nil) [7 uses])
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 109 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:5 -1
     (nil))
(insn 109 108 110 14 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 14 (set (reg:SI 154)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 112 14 (set (reg/v:SI 123 [ tmpsmcr ])
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 115 [ _3 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 112 111 113 14 (var_location:SI tmpsmcr (reg/v:SI 123 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":367:13 -1
     (nil))
(debug_insn 113 112 114 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:5 -1
     (nil))
(insn 114 113 115 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 116 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 156)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 156)
(note 116 115 117 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ tmpsmcr ])
        (nil)))
(jump_insn 118 117 119 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":368:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 160)
(note 119 118 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 -1
     (nil))
(insn 121 120 122 16 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 16 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 123 122 7 16 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":370:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(insn 7 123 126 16 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 126 7 127 17 39 (nil) [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 -1
     (nil))
(insn 129 128 130 17 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 17 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 131 130 5 17 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":375:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(insn 5 131 144 17 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 144 5 143 18 40 (nil) [1 uses])
(note 143 144 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 143 156 18 (set (reg/v:SI 124 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":350:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 156 9 155 19 43 (nil) [1 uses])
(note 155 156 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 155 160 19 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 160 6 159 20 44 (nil) [1 uses])
(note 159 160 10 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 10 159 132 20 (set (reg/v:SI 124 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":379:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 132 10 133 21 37 (nil) [3 uses])
(note 133 132 138 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 138 133 139 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 124 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ <retval> ])
        (nil)))
(insn 139 138 0 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":380:1 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_Stop (HAL_TIMEx_HallSensor_Stop, funcdef_no=334, decl_uid=9451, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,4u} r115={1d,1u,1e} r117={1d,1u,1e} r119={1d,1u} r120={1d,1u} r122={1d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} 
;;    total ref usage 178{124d,52u,2e} in 39{38 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 109, 110, 111
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,105] 101[106,106] 102[107,107] 103[108,108] 104[109,109] 105[110,110] 106[111,111] 114[112,112] 115[113,113] 117[114,114] 119[115,115] 120[116,116] 122[117,117] 123[118,118] 124[119,119] 125[120,120] 126[121,121] 127[122,122] 128[123,123] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d107(102){ }d108(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[107],103[108]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[107],103[108]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[12],13[15],102[107],103[108]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d107(bb 0 insn -1) }u3(103){ d108(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 122 123 124 125
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 114 115 122 123 124 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[3],7[12],13[15],102[107],103[108]
;; rd  gen 	(7) 100[104],114[112],115[113],122[117],123[118],124[119],125[120]
;; rd  kill	(11) 14[16,17],100[103,104,105],114[112],115[113],122[117],123[118],124[119],125[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; rd  out 	(6) 7[12],13[15],102[107],103[108],114[112],122[117]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(7){ d12(bb 0 insn -1) }u20(13){ d15(bb 0 insn -1) }u21(102){ d107(bb 0 insn -1) }u22(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 117 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  gen 	 100 [cc] 117 126 127
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[107],103[108],114[112],122[117]
;; rd  gen 	(4) 100[103],117[114],126[121],127[122]
;; rd  kill	(6) 100[103,104,105],117[114],126[121],127[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; rd  out 	(6) 7[12],13[15],102[107],103[108],114[112],122[117]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(7){ d12(bb 0 insn -1) }u30(13){ d15(bb 0 insn -1) }u31(102){ d107(bb 0 insn -1) }u32(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 122
;; live  gen 	 119 120
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[107],103[108],114[112],122[117]
;; rd  gen 	(2) 119[115],120[116]
;; rd  kill	(2) 119[115],120[116]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; rd  out 	(5) 7[12],13[15],102[107],103[108],122[117]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(7){ d12(bb 0 insn -1) }u38(13){ d15(bb 0 insn -1) }u39(102){ d107(bb 0 insn -1) }u40(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 0 [r0] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 0 [r0] 128
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[107],103[108],114[112],122[117]
;; rd  gen 	(2) 0[0],128[123]
;; rd  kill	(5) 0[0,1,2,3],128[123]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[107],103[108]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(0){ d0(bb 5 insn 57) }u51(7){ d12(bb 0 insn -1) }u52(13){ d15(bb 0 insn -1) }u53(102){ d107(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[107],103[108]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 57) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 58 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
  Adding insn 57 to worklist
Processing use of (reg 122 [ htim ]) in insn 39:
  Adding insn 2 to worklist
Processing use of (subreg (reg 128) 0) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122 [ htim ]) in insn 43:
Processing use of (subreg (reg 128) 0) in insn 43:
Processing use of (reg 122 [ htim ]) in insn 47:
Processing use of (subreg (reg 128) 0) in insn 47:
Processing use of (reg 122 [ htim ]) in insn 51:
Processing use of (subreg (reg 128) 0) in insn 51:
Processing use of (reg 0 r0) in insn 58:
Processing use of (reg 114 [ _2 ]) in insn 30:
  Adding insn 15 to worklist
Processing use of (reg 122 [ htim ]) in insn 15:
Processing use of (reg 114 [ _2 ]) in insn 32:
Processing use of (reg 120 [ _8 ]) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 119 [ _7 ]) in insn 31:
Processing use of (reg 114 [ _2 ]) in insn 23:
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 127) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 117 [ _5 ]) in insn 25:
Processing use of (reg 126) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 13 sp) in insn 12:
Processing use of (reg 0 r0) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 2 r2) in insn 12:
  Adding insn 9 to worklist
Processing use of (reg 2 r2) in insn 10:
Processing use of (reg 123 [ htim_11(D)->Instance ]) in insn 11:
  Adding insn 8 to worklist
Processing use of (reg 122 [ htim ]) in insn 8:
Processing use of (reg 114 [ _2 ]) in insn 16:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 125) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 115 [ _3 ]) in insn 18:
Processing use of (reg 124) in insn 18:
  Adding insn 17 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,4u} r115={1d,1u,1e} r117={1d,1u,1e} r119={1d,1u} r120={1d,1u} r122={1d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} 
;;    total ref usage 178{124d,52u,2e} in 39{38 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 122 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":388:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":390:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 123 [ htim_11(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (reg/f:SI 123 [ htim_11(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_11(D)->Instance ])
        (nil)))
(call_insn 12 11 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":395:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 124)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SI 125)
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 124))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 115 [ _3 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 126)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 127)
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 126))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 117 [ _5 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 26 25 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 32 31 33 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 33 32 34 5 56 (nil) [2 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":398:3 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 -1
     (nil))
(insn 37 36 39 5 (set (reg:SI 128)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 62 [0x3e])) [0 htim_11(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":401:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 40 39 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 -1
     (nil))
(insn 43 40 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 63 [0x3f])) [0 htim_11(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":402:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 -1
     (nil))
(insn 47 44 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 68 [0x44])) [0 htim_11(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":403:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 69 [0x45])) [0 htim_11(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":404:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ htim ])
            (nil))))
(debug_insn 52 51 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":407:3 -1
     (nil))
(insn 57 52 58 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":408:1 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_Start_IT (HAL_TIMEx_HallSensor_Start_IT, funcdef_no=335, decl_uid=9453, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 35 count 22 (    1)


HAL_TIMEx_HallSensor_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,13u,7e} r117={1d,1u,1e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,2u} r124={1d,3u} r125={1d,3u} r126={6d,3u} r127={1d,10u} r130={1d,1u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 331{157d,166u,8e} in 97{96 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 121, 122, 123
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,117] 101[118,118] 102[119,119] 103[120,120] 104[121,121] 105[122,122] 106[123,123] 113[124,124] 114[125,125] 115[126,126] 116[127,127] 117[128,128] 118[129,129] 119[130,130] 120[131,131] 121[132,132] 122[133,133] 123[134,134] 124[135,135] 125[136,136] 126[137,142] 127[143,143] 130[144,144] 133[145,145] 136[146,146] 139[147,147] 140[148,148] 148[149,149] 149[150,150] 150[151,151] 151[152,152] 152[153,153] 153[154,154] 154[155,155] 155[156,156] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d119(102){ }d120(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[119],103[120]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[119],103[120]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[12],13[15],102[119],103[120]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 18 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d119(bb 0 insn -1) }u3(103){ d120(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 123 124 126 127 130 133 136 139
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 123 124 126 127 130 133 136 139
;; live  kill	
;; rd  in  	(5) 0[3],7[12],13[15],102[119],103[120]
;; rd  gen 	(10) 100[117],122[133],123[134],124[135],126[137],127[143],130[144],133[145],136[146],139[147]
;; rd  kill	(29) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],122[133],123[134],124[135],126[137,138,139,140,141,142],127[143],130[144],133[145],136[146],139[147]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
;; rd  out 	(9) 7[12],13[15],102[119],103[120],122[133],123[134],124[135],126[137],127[143]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 2 )->[3]->( 21 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u19(7){ d12(bb 0 insn -1) }u20(13){ d15(bb 0 insn -1) }u21(102){ d119(bb 0 insn -1) }u22(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[12],13[15],102[119],103[120],122[133],123[134],124[135],126[137],127[143]
;; rd  gen 	(1) 100[116]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
;; rd  out 	(8) 7[12],13[15],102[119],103[120],123[134],124[135],126[137],127[143]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 3 )->[4]->( 21 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ d12(bb 0 insn -1) }u26(13){ d15(bb 0 insn -1) }u27(102){ d119(bb 0 insn -1) }u28(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[12],13[15],102[119],103[120],123[134],124[135],126[137],127[143]
;; rd  gen 	(1) 100[115]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; rd  out 	(7) 7[12],13[15],102[119],103[120],124[135],126[137],127[143]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 4 )->[5]->( 21 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ d12(bb 0 insn -1) }u32(13){ d15(bb 0 insn -1) }u33(102){ d119(bb 0 insn -1) }u34(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[12],13[15],102[119],103[120],124[135],126[137],127[143]
;; rd  gen 	(1) 100[114]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127
;; rd  out 	(7) 7[12],13[15],102[119],103[120],124[135],126[137],127[143]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 5 )->[6]->( 14 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ d12(bb 0 insn -1) }u38(13){ d15(bb 0 insn -1) }u39(102){ d119(bb 0 insn -1) }u40(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 140 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 127
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 113 114 115 116 140 148
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[12],13[15],102[119],103[120],124[135],126[137],127[143]
;; rd  gen 	(7) 100[112],113[124],114[125],115[126],116[127],140[148],148[149]
;; rd  kill	(23) 14[16,17],100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],113[124],114[125],115[126],116[127],140[148],148[149]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 6 )->[7]->( 14 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(7){ d12(bb 0 insn -1) }u66(13){ d15(bb 0 insn -1) }u67(102){ d119(bb 0 insn -1) }u68(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(1) 100[111]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 7 )->[8]->( 14 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(7){ d12(bb 0 insn -1) }u72(13){ d15(bb 0 insn -1) }u73(102){ d119(bb 0 insn -1) }u74(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 149
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(2) 100[110],149[150]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],149[150]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(7){ d12(bb 0 insn -1) }u80(13){ d15(bb 0 insn -1) }u81(102){ d119(bb 0 insn -1) }u82(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 150
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(2) 100[109],150[151]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],150[151]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 9 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ d12(bb 0 insn -1) }u88(13){ d15(bb 0 insn -1) }u89(102){ d119(bb 0 insn -1) }u90(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 151
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(2) 100[108],151[152]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],151[152]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 10 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(7){ d12(bb 0 insn -1) }u96(13){ d15(bb 0 insn -1) }u97(102){ d119(bb 0 insn -1) }u98(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 152
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(2) 100[107],152[153]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],152[153]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 11 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(7){ d12(bb 0 insn -1) }u104(13){ d15(bb 0 insn -1) }u105(102){ d119(bb 0 insn -1) }u106(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 153
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(2) 100[106],153[154]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],153[154]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 12 )->[13]->( 14 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u111(7){ d12(bb 0 insn -1) }u112(13){ d15(bb 0 insn -1) }u113(102){ d119(bb 0 insn -1) }u114(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 154
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(2) 100[105],154[155]
;; rd  kill	(16) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],154[155]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 12 10 11 9 8 7 6 13 )->[14]->( 15 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u119(7){ d12(bb 0 insn -1) }u120(13){ d15(bb 0 insn -1) }u121(102){ d119(bb 0 insn -1) }u122(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 117 125 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc] 117 125 155
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(4) 100[104],117[128],125[136],155[156]
;; rd  kill	(18) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117],117[128],125[136],155[156]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; rd  out 	(6) 7[12],13[15],102[119],103[120],116[127],125[136]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 14 )->[15]->( 16 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u130(7){ d12(bb 0 insn -1) }u131(13){ d15(bb 0 insn -1) }u132(102){ d119(bb 0 insn -1) }u133(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[119],103[120],116[127],125[136]
;; rd  gen 	(1) 100[103]
;; rd  kill	(15) 100[103,104,105,106,107,108,109,110,111,112,113,114,115,116,117]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; rd  out 	(5) 7[12],13[15],102[119],103[120],116[127]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u136(7){ d12(bb 0 insn -1) }u137(13){ d15(bb 0 insn -1) }u138(102){ d119(bb 0 insn -1) }u139(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 118 119 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 118 119 126
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(3) 118[129],119[130],126[142]
;; rd  kill	(8) 118[129],119[130],126[137,138,139,140,141,142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[12],13[15],102[119],103[120],126[142]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 13 )->[17]->( 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u144(7){ d12(bb 0 insn -1) }u145(13){ d15(bb 0 insn -1) }u146(102){ d119(bb 0 insn -1) }u147(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 120 121 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 120 121 126
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(3) 120[131],121[132],126[141]
;; rd  kill	(8) 120[131],121[132],126[137,138,139,140,141,142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[12],13[15],102[119],103[120],126[141]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 2 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u152(7){ d12(bb 0 insn -1) }u153(13){ d15(bb 0 insn -1) }u154(102){ d119(bb 0 insn -1) }u155(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; rd  in  	(9) 7[12],13[15],102[119],103[120],122[133],123[134],124[135],126[137],127[143]
;; rd  gen 	(1) 126[140]
;; rd  kill	(6) 126[137,138,139,140,141,142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[12],13[15],102[119],103[120],126[140]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 14 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u156(7){ d12(bb 0 insn -1) }u157(13){ d15(bb 0 insn -1) }u158(102){ d119(bb 0 insn -1) }u159(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[119],103[120],116[127],125[136]
;; rd  gen 	(1) 126[139]
;; rd  kill	(6) 126[137,138,139,140,141,142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[12],13[15],102[119],103[120],126[139]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 15 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u160(7){ d12(bb 0 insn -1) }u161(13){ d15(bb 0 insn -1) }u162(102){ d119(bb 0 insn -1) }u163(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; rd  in  	(5) 7[12],13[15],102[119],103[120],116[127]
;; rd  gen 	(1) 126[138]
;; rd  kill	(6) 126[137,138,139,140,141,142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[12],13[15],102[119],103[120],126[138]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 5 20 4 16 3 18 17 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u164(7){ d12(bb 0 insn -1) }u165(13){ d15(bb 0 insn -1) }u166(102){ d119(bb 0 insn -1) }u167(103){ d120(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(13) 7[12],13[15],102[119],103[120],123[134],124[135],126[137,138,139,140,141,142],127[143]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[119],103[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }
;;   reg 103 { d120(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u170(0){ d0(bb 21 insn 142) }u171(7){ d12(bb 0 insn -1) }u172(13){ d15(bb 0 insn -1) }u173(102){ d119(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[119],103[120]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 21 insn 142) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d119(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 41 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 44 to worklist
  Adding insn 47 to worklist
  Adding insn 50 to worklist
  Adding insn 82 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 85 to worklist
  Adding insn 89 to worklist
  Adding insn 93 to worklist
  Adding insn 97 to worklist
  Adding insn 101 to worklist
  Adding insn 105 to worklist
  Adding insn 109 to worklist
  Adding insn 119 to worklist
  Adding insn 113 to worklist
  Adding insn 122 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 143 to worklist
Finished finding needed instructions:
  Adding insn 142 to worklist
Processing use of (reg 126 [ <retval> ]) in insn 142:
  Adding insn 7 to worklist
  Adding insn 5 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 10 to worklist
  Adding insn 18 to worklist
Processing use of (subreg (reg 130 [ htim_13(D)->ChannelState[0] ]) 0) in insn 18:
Processing use of (reg 0 r0) in insn 143:
Processing use of (reg 116 [ _4 ]) in insn 133:
  Adding insn 79 to worklist
Processing use of (reg 127 [ htim ]) in insn 79:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 116 [ _4 ]) in insn 135:
Processing use of (reg 121 [ _9 ]) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 120 [ _8 ]) in insn 134:
Processing use of (reg 116 [ _4 ]) in insn 125:
Processing use of (reg 116 [ _4 ]) in insn 127:
Processing use of (reg 119 [ _7 ]) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 118 [ _6 ]) in insn 126:
Processing use of (reg 100 cc) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 125 [ tmpsmcr ]) in insn 121:
  Adding insn 115 to worklist
Processing use of (reg 117 [ _5 ]) in insn 115:
Processing use of (reg 155) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 116 [ _4 ]) in insn 113:
Processing use of (reg 100 cc) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 125 [ tmpsmcr ]) in insn 118:
Processing use of (reg 100 cc) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 116 [ _4 ]) in insn 108:
Processing use of (reg 154) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 100 cc) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 116 [ _4 ]) in insn 104:
Processing use of (reg 153) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 100 cc) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 116 [ _4 ]) in insn 100:
Processing use of (reg 152) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 116 [ _4 ]) in insn 96:
Processing use of (reg 151) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 100 cc) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 116 [ _4 ]) in insn 92:
Processing use of (reg 150) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 116 [ _4 ]) in insn 88:
Processing use of (reg 149) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 100 cc) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 116 [ _4 ]) in insn 84:
Processing use of (reg 127 [ htim ]) in insn 55:
Processing use of (subreg (reg 140) 0) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 127 [ htim ]) in insn 59:
Processing use of (subreg (reg 140) 0) in insn 59:
Processing use of (reg 127 [ htim ]) in insn 63:
Processing use of (subreg (reg 140) 0) in insn 63:
Processing use of (reg 127 [ htim ]) in insn 67:
Processing use of (subreg (reg 140) 0) in insn 67:
Processing use of (reg 113 [ _1 ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 127 [ htim ]) in insn 69:
Processing use of (reg 113 [ _1 ]) in insn 72:
Processing use of (reg 115 [ _3 ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 114 [ _2 ]) in insn 71:
Processing use of (reg 13 sp) in insn 77:
Processing use of (reg 0 r0) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 1 r1) in insn 77:
  Adding insn 75 to worklist
Processing use of (reg 2 r2) in insn 77:
  Adding insn 74 to worklist
Processing use of (reg 124 [ complementary_channel_2_state ]) in insn 74:
  Adding insn 36 to worklist
Processing use of (subreg (reg 139 [ htim_13(D)->ChannelNState[1] ]) 0) in insn 36:
Processing use of (reg 113 [ _1 ]) in insn 76:
Processing use of (reg 100 cc) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 116 [ _4 ]) in insn 81:
Processing use of (reg 148) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 100 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 124 [ complementary_channel_2_state ]) in insn 49:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 123 [ complementary_channel_1_state ]) in insn 46:
  Adding insn 30 to worklist
Processing use of (subreg (reg 136 [ htim_13(D)->ChannelNState[0] ]) 0) in insn 30:
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 122 [ channel_2_state ]) in insn 43:
  Adding insn 24 to worklist
Processing use of (subreg (reg 133 [ htim_13(D)->ChannelState[1] ]) 0) in insn 24:
Processing use of (reg 127 [ htim ]) in insn 16:
Processing use of (reg 127 [ htim ]) in insn 22:
Processing use of (reg 127 [ htim ]) in insn 28:
Processing use of (reg 127 [ htim ]) in insn 34:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 126 [ <retval> ]) in insn 40:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,21u} r12={2d} r13={1d,22u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={15d,14u} r101={1d} r102={1d,21u} r103={1d,20u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,13u,7e} r117={1d,1u,1e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,2u} r124={1d,3u} r125={1d,3u} r126={6d,3u} r127={1d,10u} r130={1d,1u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 331{157d,166u,8e} in 97{96 regular + 1 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 127 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":417:3 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:3 -1
     (nil))
(insn 16 14 18 2 (set (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 19 2 (set (reg/v:SI 126 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 130 [ htim_13(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130 [ htim_13(D)->ChannelState[0] ])
        (nil)))
(debug_insn 19 18 20 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":418:31 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:3 -1
     (nil))
(insn 22 20 24 2 (set (reg:SI 133 [ htim_13(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 25 2 (set (reg/v:SI 122 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ htim_13(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ htim_13(D)->ChannelState[1] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 122 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":419:31 -1
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:3 -1
     (nil))
(insn 28 26 30 2 (set (reg:SI 136 [ htim_13(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 28 31 2 (set (reg/v:SI 123 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_13(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_13(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 123 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":420:31 -1
     (nil))
(debug_insn 32 31 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:3 -1
     (nil))
(insn 34 32 36 2 (set (reg:SI 139 [ htim_13(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                    (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 34 37 2 (set (reg/v:SI 124 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_13(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_13(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 124 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":421:31 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":424:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":427:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ channel_2_state ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":428:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 47 46 48 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":429:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 136)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":430:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 136)
(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 -1
     (nil))
(insn 53 52 55 6 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 56 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":436:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 56 55 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 -1
     (nil))
(insn 59 56 60 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":437:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 -1
     (nil))
(insn 63 60 64 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":438:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 64 63 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 -1
     (nil))
(insn 67 64 68 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 127 [ htim ])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":439:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 -1
     (nil))
(insn 69 68 70 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 127 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 6 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 72 71 73 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":442:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 -1
     (nil))
(insn 74 73 75 6 (set (reg:SI 2 r2)
        (reg/v:SI 124 [ complementary_channel_2_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ complementary_channel_2_state ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 75 74 76 6 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 77 76 78 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":447:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 78 77 79 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:3 -1
     (nil))
(insn 79 78 80 6 (set (reg/f:SI 116 [ _4 ])
        (mem/f:SI (reg/v/f:SI 127 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ htim ])
        (nil)))
(insn 80 79 81 6 (set (reg:SI 148)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 82 81 83 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 85 84 86 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 86 85 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 8 (set (reg:SI 149)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 89 88 90 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 90 89 91 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 9 (set (reg:SI 150)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 93 92 94 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 94 93 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 10 (set (reg:SI 151)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 97 96 98 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 11 (set (reg:SI 152)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 101 100 102 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 102 101 103 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 12 (set (reg:SI 153)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 105 104 106 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 106 105 107 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 13 (set (reg:SI 154)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _4 ])
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 116 [ _4 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 109 108 110 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":450:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 130)
(code_label 110 109 111 14 60 (nil) [7 uses])
(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:5 -1
     (nil))
(insn 113 112 114 14 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 116 [ _4 ])
                (const_int 8 [0x8])) [1 _4->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 14 (set (reg:SI 155)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 14 (set (reg/v:SI 125 [ tmpsmcr ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 117 [ _5 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 116 115 117 14 (var_location:SI tmpsmcr (reg/v:SI 125 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":452:13 -1
     (nil))
(debug_insn 117 116 118 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:5 -1
     (nil))
(insn 118 117 119 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 120 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 160)
(note 120 119 121 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ tmpsmcr ])
        (nil)))
(jump_insn 122 121 123 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":453:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 164)
(note 123 122 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 -1
     (nil))
(insn 125 124 126 16 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 16 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 127 126 7 16 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":455:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(insn 7 127 130 16 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 130 7 131 17 61 (nil) [1 uses])
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 -1
     (nil))
(insn 133 132 134 17 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 17 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 135 134 5 17 (set (mem/v:SI (reg/f:SI 116 [ _4 ]) [1 _4->CR1+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":460:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
(insn 5 135 148 17 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 148 5 147 18 62 (nil) [1 uses])
(note 147 148 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 147 160 18 (set (reg/v:SI 126 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":432:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 160 9 159 19 65 (nil) [1 uses])
(note 159 160 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 159 164 19 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 164 6 163 20 66 (nil) [1 uses])
(note 163 164 10 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 10 163 136 20 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":464:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 136 10 137 21 59 (nil) [3 uses])
(note 137 136 142 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 142 137 143 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 143 142 0 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":465:1 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_Stop_IT (HAL_TIMEx_HallSensor_Stop_IT, funcdef_no=336, decl_uid=9455, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,6u} r115={1d,1u} r116={1d,1u} r117={1d,1u,1e} r119={1d,1u,1e} r121={1d,1u} r122={1d,1u} r124={1d,6u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,4u} 
;;    total ref usage 184{126d,56u,2e} in 43{42 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 109, 110, 111
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,105] 101[106,106] 102[107,107] 103[108,108] 104[109,109] 105[110,110] 106[111,111] 114[112,112] 115[113,113] 116[114,114] 117[115,115] 119[116,116] 121[117,117] 122[118,118] 124[119,119] 125[120,120] 126[121,121] 127[122,122] 128[123,123] 129[124,124] 130[125,125] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d107(102){ }d108(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[107],103[108]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[107],103[108]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[12],13[15],102[107],103[108]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d107(bb 0 insn -1) }u3(103){ d108(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 116 117 124 125 126 127
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 114 115 116 117 124 125 126 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[3],7[12],13[15],102[107],103[108]
;; rd  gen 	(9) 100[104],114[112],115[113],116[114],117[115],124[119],125[120],126[121],127[122]
;; rd  kill	(13) 14[16,17],100[103,104,105],114[112],115[113],116[114],117[115],124[119],125[120],126[121],127[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; rd  out 	(6) 7[12],13[15],102[107],103[108],114[112],124[119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ d12(bb 0 insn -1) }u24(13){ d15(bb 0 insn -1) }u25(102){ d107(bb 0 insn -1) }u26(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 119 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; live  gen 	 100 [cc] 119 128 129
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[107],103[108],114[112],124[119]
;; rd  gen 	(4) 100[103],119[116],128[123],129[124]
;; rd  kill	(6) 100[103,104,105],119[116],128[123],129[124]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; rd  out 	(6) 7[12],13[15],102[107],103[108],114[112],124[119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(7){ d12(bb 0 insn -1) }u34(13){ d15(bb 0 insn -1) }u35(102){ d107(bb 0 insn -1) }u36(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 121 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124
;; live  gen 	 121 122
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[107],103[108],114[112],124[119]
;; rd  gen 	(2) 121[117],122[118]
;; rd  kill	(2) 121[117],122[118]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[12],13[15],102[107],103[108],124[119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(7){ d12(bb 0 insn -1) }u42(13){ d15(bb 0 insn -1) }u43(102){ d107(bb 0 insn -1) }u44(103){ d108(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 0 [r0] 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 0 [r0] 130
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[107],103[108],114[112],124[119]
;; rd  gen 	(2) 0[0],130[125]
;; rd  kill	(5) 0[0,1,2,3],130[125]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[107],103[108]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }
;;   reg 103 { d108(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u54(0){ d0(bb 5 insn 61) }u55(7){ d12(bb 0 insn -1) }u56(13){ d15(bb 0 insn -1) }u57(102){ d107(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[107],103[108]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 61) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d107(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 62 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
Finished finding needed instructions:
  Adding insn 61 to worklist
Processing use of (reg 124 [ htim ]) in insn 43:
  Adding insn 2 to worklist
Processing use of (subreg (reg 130) 0) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 124 [ htim ]) in insn 47:
Processing use of (subreg (reg 130) 0) in insn 47:
Processing use of (reg 124 [ htim ]) in insn 51:
Processing use of (subreg (reg 130) 0) in insn 51:
Processing use of (reg 124 [ htim ]) in insn 55:
Processing use of (subreg (reg 130) 0) in insn 55:
Processing use of (reg 0 r0) in insn 62:
Processing use of (reg 114 [ _2 ]) in insn 34:
  Adding insn 14 to worklist
Processing use of (reg 124 [ htim ]) in insn 14:
Processing use of (reg 114 [ _2 ]) in insn 36:
Processing use of (reg 122 [ _10 ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 121 [ _9 ]) in insn 35:
Processing use of (reg 114 [ _2 ]) in insn 27:
Processing use of (reg 100 cc) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 129) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 119 [ _7 ]) in insn 29:
Processing use of (reg 128) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 13 sp) in insn 12:
Processing use of (reg 0 r0) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 2 r2) in insn 12:
  Adding insn 9 to worklist
Processing use of (reg 2 r2) in insn 10:
Processing use of (reg 125 [ htim_13(D)->Instance ]) in insn 11:
  Adding insn 8 to worklist
Processing use of (reg 124 [ htim ]) in insn 8:
Processing use of (reg 114 [ _2 ]) in insn 15:
Processing use of (reg 114 [ _2 ]) in insn 17:
Processing use of (reg 116 [ _4 ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 115 [ _3 ]) in insn 16:
Processing use of (reg 114 [ _2 ]) in insn 20:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 127) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 117 [ _5 ]) in insn 22:
Processing use of (reg 126) in insn 22:
  Adding insn 21 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,2u} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r114={1d,6u} r115={1d,1u} r116={1d,1u} r117={1d,1u,1e} r119={1d,1u,1e} r121={1d,1u} r122={1d,1u} r124={1d,6u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,4u} 
;;    total ref usage 184{126d,56u,2e} in 43{42 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 124 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":473:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":475:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 125 [ htim_13(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (reg/f:SI 125 [ htim_13(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125 [ htim_13(D)->Instance ])
        (nil)))
(call_insn 12 11 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":480:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":483:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (reg:SI 126)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 127)
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 126))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 117 [ _5 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 128)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 129)
        (and:SI (reg:SI 119 [ _7 ])
            (reg:SI 128))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 119 [ _7 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 30 29 31 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 31 30 32 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 36 35 37 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 37 36 38 5 78 (nil) [2 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":486:3 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 -1
     (nil))
(insn 41 40 43 5 (set (reg:SI 130)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 62 [0x3e])) [0 htim_13(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":489:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 -1
     (nil))
(insn 47 44 48 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 63 [0x3f])) [0 htim_13(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":490:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 -1
     (nil))
(insn 51 48 52 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 68 [0x44])) [0 htim_13(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":491:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 52 51 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 -1
     (nil))
(insn 55 52 56 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 124 [ htim ])
                (const_int 69 [0x45])) [0 htim_13(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 130) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
            (nil))))
(debug_insn 56 55 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":495:3 -1
     (nil))
(insn 61 56 62 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":496:1 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_Start_DMA (HAL_TIMEx_HallSensor_Start_DMA, funcdef_no=337, decl_uid=9459, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 40 count 24 (    1)


HAL_TIMEx_HallSensor_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={5d,3u} r2={5d,3u} r3={4d,1u} r7={1d,23u} r12={4d} r13={1d,25u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={19d,17u} r101={2d} r102={1d,23u} r103={1d,22u} r104={2d} r105={2d} r106={2d} r114={1d,4u} r120={1d,15u,7e} r121={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,3u} r130={4d,5u} r131={1d,8u} r132={1d,2u} r133={1d,2u} r136={1d,1u} r139={1d,1u} r140={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} 
;;    total ref usage 446{247d,191u,8e} in 111{109 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 206, 207, 208, 209, 210, 211
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 3[16,19] 7[20,20] 12[21,24] 13[25,25] 14[26,28] 15[29,30] 16[31,33] 17[34,36] 18[37,39] 19[40,42] 20[43,45] 21[46,48] 22[49,51] 23[52,54] 24[55,57] 25[58,60] 26[61,63] 27[64,66] 28[67,69] 29[70,72] 30[73,75] 31[76,78] 48[79,80] 49[81,82] 50[83,84] 51[85,86] 52[87,88] 53[89,90] 54[91,92] 55[93,94] 56[95,96] 57[97,98] 58[99,100] 59[101,102] 60[103,104] 61[105,106] 62[107,108] 63[109,110] 64[111,112] 65[113,114] 66[115,116] 67[117,118] 68[119,120] 69[121,122] 70[123,124] 71[125,126] 72[127,128] 73[129,130] 74[131,132] 75[133,134] 76[135,136] 77[137,138] 78[139,140] 79[141,142] 80[143,144] 81[145,146] 82[147,148] 83[149,150] 84[151,152] 85[153,154] 86[155,156] 87[157,158] 88[159,160] 89[161,162] 90[163,164] 91[165,166] 92[167,168] 93[169,170] 94[171,172] 95[173,174] 96[175,176] 97[177,178] 98[179,180] 99[181,182] 100[183,201] 101[202,203] 102[204,204] 103[205,205] 104[206,207] 105[208,209] 106[210,211] 114[212,212] 120[213,213] 121[214,214] 122[215,215] 123[216,216] 124[217,217] 125[218,218] 126[219,219] 127[220,220] 128[221,221] 129[222,222] 130[223,226] 131[227,227] 132[228,228] 133[229,229] 136[230,230] 139[231,231] 140[232,232] 144[233,233] 145[234,234] 146[235,235] 147[236,236] 148[237,237] 149[238,238] 151[239,239] 152[240,240] 153[241,241] 154[242,242] 155[243,243] 156[244,244] 157[245,245] 158[246,246] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d19(3){ }d20(7){ }d25(13){ }d28(14){ }d33(16){ }d36(17){ }d39(18){ }d42(19){ }d45(20){ }d48(21){ }d51(22){ }d54(23){ }d57(24){ }d60(25){ }d63(26){ }d66(27){ }d69(28){ }d72(29){ }d75(30){ }d78(31){ }d204(102){ }d205(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[10],2[15],3[19],7[20],13[25],14[28],16[33],17[36],18[39],19[42],20[45],21[48],22[51],23[54],24[57],25[60],26[63],27[66],28[69],29[72],30[75],31[78],102[204],103[205]
;; rd  kill	(75) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],3[16,17,18,19],7[20],13[25],14[26,27,28],16[31,32,33],17[34,35,36],18[37,38,39],19[40,41,42],20[43,44,45],21[46,47,48],22[49,50,51],23[52,53,54],24[55,56,57],25[58,59,60],26[61,62,63],27[64,65,66],28[67,68,69],29[70,71,72],30[73,74,75],31[76,77,78],102[204],103[205]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[5],1[10],2[15],7[20],13[25],102[204],103[205]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 23 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d20(bb 0 insn -1) }u1(13){ d25(bb 0 insn -1) }u2(102){ d204(bb 0 insn -1) }u3(103){ d205(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 130 131 132 133 136 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 128 130 131 132 133 136 139
;; live  kill	
;; rd  in  	(7) 0[5],1[10],2[15],7[20],13[25],102[204],103[205]
;; rd  gen 	(8) 100[201],128[221],130[224],131[227],132[228],133[229],136[230],139[231]
;; rd  kill	(29) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],128[221],130[223,224,225,226],131[227],132[228],133[229],136[230],139[231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; rd  out 	(9) 7[20],13[25],102[204],103[205],128[221],130[224],131[227],132[228],133[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 2 )->[3]->( 22 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ d20(bb 0 insn -1) }u16(13){ d25(bb 0 insn -1) }u17(102){ d204(bb 0 insn -1) }u18(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[20],13[25],102[204],103[205],128[221],130[224],131[227],132[228],133[229]
;; rd  gen 	(1) 100[200]
;; rd  kill	(19) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; rd  out 	(9) 7[20],13[25],102[204],103[205],128[221],130[224],131[227],132[228],133[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d20(bb 0 insn -1) }u22(13){ d25(bb 0 insn -1) }u23(102){ d204(bb 0 insn -1) }u24(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 130 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[20],13[25],102[204],103[205],128[221],130[224],131[227],132[228],133[229]
;; rd  gen 	(1) 100[199]
;; rd  kill	(19) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
;; rd  out 	(8) 7[20],13[25],102[204],103[205],128[221],131[227],132[228],133[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 6 8 4 9 )->[5]->( 23 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ d20(bb 0 insn -1) }u28(13){ d25(bb 0 insn -1) }u29(102){ d204(bb 0 insn -1) }u30(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; rd  in  	(9) 7[20],13[25],102[204],103[205],128[221],130[225],131[227],132[228],133[229]
;; rd  gen 	(1) 130[226]
;; rd  kill	(4) 130[223,224,225,226]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[20],13[25],102[204],103[205],130[226]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 4 )->[6]->( 7 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ d20(bb 0 insn -1) }u32(13){ d25(bb 0 insn -1) }u33(102){ d204(bb 0 insn -1) }u34(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[20],13[25],102[204],103[205],128[221],131[227],132[228],133[229]
;; rd  gen 	(1) 100[198]
;; rd  kill	(19) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[20],13[25],102[204],103[205],131[227],132[228],133[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ d20(bb 0 insn -1) }u38(13){ d25(bb 0 insn -1) }u39(102){ d204(bb 0 insn -1) }u40(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[20],13[25],102[204],103[205],131[227],132[228],133[229]
;; rd  gen 	(1) 100[197]
;; rd  kill	(19) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[20],13[25],102[204],103[205],131[227],132[228],133[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 7 )->[8]->( 5 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ d20(bb 0 insn -1) }u44(13){ d25(bb 0 insn -1) }u45(102){ d204(bb 0 insn -1) }u46(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[20],13[25],102[204],103[205],131[227],132[228],133[229]
;; rd  gen 	(1) 100[196]
;; rd  kill	(19) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[20],13[25],102[204],103[205],131[227],132[228],133[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 7 8 )->[9]->( 5 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ d20(bb 0 insn -1) }u50(13){ d25(bb 0 insn -1) }u51(102){ d204(bb 0 insn -1) }u52(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 130 140 144 145 146 147 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 114 130 140 144 145 146 147 148 149
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[20],13[25],102[204],103[205],131[227],132[228],133[229]
;; rd  gen 	(11) 0[1],100[193],114[212],130[225],140[232],144[233],145[234],146[235],147[236],148[237],149[238]
;; rd  kill	(40) 0[0,1,2,3,4,5],14[26,27,28],100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],114[212],130[223,224,225,226],140[232],144[233],145[234],146[235],147[236],148[237],149[238]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; rd  out 	(6) 7[20],13[25],102[204],103[205],130[225],131[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 9 )->[10]->( 18 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(7){ d20(bb 0 insn -1) }u85(13){ d25(bb 0 insn -1) }u86(102){ d204(bb 0 insn -1) }u87(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc] 120 121 122 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  gen 	 100 [cc] 120 121 122 151
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],130[225],131[227]
;; rd  gen 	(5) 100[192],120[213],121[214],122[215],151[239]
;; rd  kill	(23) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],120[213],121[214],122[215],151[239]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 10 )->[11]->( 18 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u97(7){ d20(bb 0 insn -1) }u98(13){ d25(bb 0 insn -1) }u99(102){ d204(bb 0 insn -1) }u100(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(1) 100[191]
;; rd  kill	(19) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 11 )->[12]->( 18 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u103(7){ d20(bb 0 insn -1) }u104(13){ d25(bb 0 insn -1) }u105(102){ d204(bb 0 insn -1) }u106(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 152
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 100[190],152[240]
;; rd  kill	(20) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],152[240]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 12 )->[13]->( 18 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u111(7){ d20(bb 0 insn -1) }u112(13){ d25(bb 0 insn -1) }u113(102){ d204(bb 0 insn -1) }u114(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 153
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 100[189],153[241]
;; rd  kill	(20) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],153[241]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 13 )->[14]->( 18 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u119(7){ d20(bb 0 insn -1) }u120(13){ d25(bb 0 insn -1) }u121(102){ d204(bb 0 insn -1) }u122(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 154
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 100[188],154[242]
;; rd  kill	(20) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],154[242]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 14 )->[15]->( 18 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u127(7){ d20(bb 0 insn -1) }u128(13){ d25(bb 0 insn -1) }u129(102){ d204(bb 0 insn -1) }u130(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 155
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 100[187],155[243]
;; rd  kill	(20) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],155[243]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 15 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u135(7){ d20(bb 0 insn -1) }u136(13){ d25(bb 0 insn -1) }u137(102){ d204(bb 0 insn -1) }u138(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 156
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 100[186],156[244]
;; rd  kill	(20) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],156[244]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 16 )->[17]->( 18 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u143(7){ d20(bb 0 insn -1) }u144(13){ d25(bb 0 insn -1) }u145(102){ d204(bb 0 insn -1) }u146(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 157
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 100[185],157[245]
;; rd  kill	(20) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],157[245]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 16 14 15 13 12 11 10 17 )->[18]->( 19 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u151(7){ d20(bb 0 insn -1) }u152(13){ d25(bb 0 insn -1) }u153(102){ d204(bb 0 insn -1) }u154(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 123 129 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 100 [cc] 123 129 158
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(4) 100[184],123[216],129[222],158[246]
;; rd  kill	(22) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201],123[216],129[222],158[246]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
;; rd  out 	(7) 7[20],13[25],102[204],103[205],120[213],129[222],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 18 )->[19]->( 20 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u162(7){ d20(bb 0 insn -1) }u163(13){ d25(bb 0 insn -1) }u164(102){ d204(bb 0 insn -1) }u165(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[20],13[25],102[204],103[205],120[213],129[222],130[225]
;; rd  gen 	(1) 100[183]
;; rd  kill	(19) 100[183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; rd  out 	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ d20(bb 0 insn -1) }u169(13){ d25(bb 0 insn -1) }u170(102){ d204(bb 0 insn -1) }u171(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 124 125
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 124[217],125[218]
;; rd  kill	(2) 124[217],125[218]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[20],13[25],102[204],103[205],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 17 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u176(7){ d20(bb 0 insn -1) }u177(13){ d25(bb 0 insn -1) }u178(102){ d204(bb 0 insn -1) }u179(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 130
;; live  gen 	 126 127
;; live  kill	
;; rd  in  	(6) 7[20],13[25],102[204],103[205],120[213],130[225]
;; rd  gen 	(2) 126[219],127[220]
;; rd  kill	(2) 126[219],127[220]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[20],13[25],102[204],103[205],130[225]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 3 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u184(7){ d20(bb 0 insn -1) }u185(13){ d25(bb 0 insn -1) }u186(102){ d204(bb 0 insn -1) }u187(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 130
;; live  kill	
;; rd  in  	(9) 7[20],13[25],102[204],103[205],128[221],130[224],131[227],132[228],133[229]
;; rd  gen 	(1) 130[223]
;; rd  kill	(4) 130[223,224,225,226]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[20],13[25],102[204],103[205],130[223]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 2 18 5 20 19 22 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u189(7){ d20(bb 0 insn -1) }u190(13){ d25(bb 0 insn -1) }u191(102){ d204(bb 0 insn -1) }u192(103){ d205(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(14) 7[20],13[25],102[204],103[205],120[213],128[221],129[222],130[223,224,225,226],131[227],132[228],133[229]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[20],13[25],102[204],103[205]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }
;;   reg 103 { d205(bb 0 insn -1) }

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u195(0){ d0(bb 23 insn 156) }u196(7){ d20(bb 0 insn -1) }u197(13){ d25(bb 0 insn -1) }u198(102){ d204(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[20],13[25],102[204],103[205]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 23 insn 156) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d25(bb 0 insn -1) }
;;   reg 102 { d204(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 19 to worklist
  Adding insn 13 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 48 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 96 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 99 to worklist
  Adding insn 103 to worklist
  Adding insn 107 to worklist
  Adding insn 111 to worklist
  Adding insn 115 to worklist
  Adding insn 119 to worklist
  Adding insn 123 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 136 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 157 to worklist
Finished finding needed instructions:
  Adding insn 156 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 156:
  Adding insn 6 to worklist
  Adding insn 83 to worklist
  Adding insn 15 to worklist
  Adding insn 7 to worklist
Processing use of (reg 128 [ complementary_channel_1_state ]) in insn 7:
  Adding insn 21 to worklist
Processing use of (subreg (reg 139 [ htim_20(D)->ChannelNState[0] ]) 0) in insn 21:
Processing use of (subreg (reg 136 [ htim_20(D)->ChannelState[0] ]) 0) in insn 15:
Processing use of (reg 0 r0) in insn 83:
Processing use of (reg 0 r0) in insn 157:
Processing use of (reg 120 [ _9 ]) in insn 147:
  Adding insn 89 to worklist
Processing use of (reg 131 [ htim ]) in insn 89:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 120 [ _9 ]) in insn 149:
Processing use of (reg 127 [ _16 ]) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 126 [ _15 ]) in insn 148:
Processing use of (reg 120 [ _9 ]) in insn 139:
Processing use of (reg 120 [ _9 ]) in insn 141:
Processing use of (reg 125 [ _14 ]) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 124 [ _13 ]) in insn 140:
Processing use of (reg 100 cc) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 129 [ tmpsmcr ]) in insn 135:
  Adding insn 129 to worklist
Processing use of (reg 123 [ _12 ]) in insn 129:
Processing use of (reg 158) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 120 [ _9 ]) in insn 127:
Processing use of (reg 100 cc) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 129 [ tmpsmcr ]) in insn 132:
Processing use of (reg 100 cc) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 120 [ _9 ]) in insn 122:
Processing use of (reg 157) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 100 cc) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 120 [ _9 ]) in insn 118:
Processing use of (reg 156) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 100 cc) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 120 [ _9 ]) in insn 114:
Processing use of (reg 155) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 100 cc) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 120 [ _9 ]) in insn 110:
Processing use of (reg 154) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 100 cc) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 120 [ _9 ]) in insn 106:
Processing use of (reg 153) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 100 cc) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 120 [ _9 ]) in insn 102:
Processing use of (reg 152) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 100 cc) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 120 [ _9 ]) in insn 98:
Processing use of (reg 120 [ _9 ]) in insn 90:
Processing use of (reg 120 [ _9 ]) in insn 92:
Processing use of (reg 122 [ _11 ]) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 121 [ _10 ]) in insn 91:
Processing use of (reg 100 cc) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 120 [ _9 ]) in insn 95:
Processing use of (reg 151) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 131 [ htim ]) in insn 54:
Processing use of (subreg (reg 140) 0) in insn 54:
  Adding insn 52 to worklist
Processing use of (reg 131 [ htim ]) in insn 58:
Processing use of (subreg (reg 140) 0) in insn 58:
Processing use of (reg 13 sp) in insn 64:
Processing use of (reg 0 r0) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 1 r1) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 2 r2) in insn 64:
  Adding insn 61 to worklist
Processing use of (reg 144 [ htim_20(D)->Instance ]) in insn 63:
  Adding insn 60 to worklist
Processing use of (reg 131 [ htim ]) in insn 60:
Processing use of (reg 114 [ _2 ]) in insn 68:
  Adding insn 66 to worklist
Processing use of (reg 145) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 131 [ htim ]) in insn 66:
Processing use of (reg 114 [ _2 ]) in insn 71:
Processing use of (reg 146) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 114 [ _2 ]) in insn 74:
Processing use of (reg 147) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 13 sp) in insn 82:
Processing use of (reg 0 r0) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 1 r1) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 2 r2) in insn 82:
  Adding insn 79 to worklist
Processing use of (reg 3 r3) in insn 82:
  Adding insn 78 to worklist
Processing use of (reg 133 [ Length ]) in insn 78:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 132 [ pData ]) in insn 79:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 148) in insn 80:
  Adding insn 77 to worklist
Processing use of (reg 149 [ htim_20(D)->Instance ]) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 131 [ htim ]) in insn 76:
Processing use of (reg 114 [ _2 ]) in insn 81:
Processing use of (reg 100 cc) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 85:
Processing use of (reg 100 cc) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 133 [ Length ]) in insn 47:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 132 [ pData ]) in insn 44:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 128 [ complementary_channel_1_state ]) in insn 40:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 32:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 128 [ complementary_channel_1_state ]) in insn 28:
Processing use of (reg 131 [ htim ]) in insn 13:
Processing use of (reg 131 [ htim ]) in insn 19:
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 25:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={5d,3u} r2={5d,3u} r3={4d,1u} r7={1d,23u} r12={4d} r13={1d,25u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={19d,17u} r101={2d} r102={1d,23u} r103={1d,22u} r104={2d} r105={2d} r106={2d} r114={1d,4u} r120={1d,15u,7e} r121={1d,1u} r122={1d,1u} r123={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,3u} r130={4d,5u} r131={1d,8u} r132={1d,2u} r133={1d,2u} r136={1d,1u} r139={1d,1u} r140={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} 
;;    total ref usage 446{247d,191u,8e} in 111{109 regular + 2 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 132 [ pData ])
        (reg:SI 1 r1 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pData ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 133 [ Length ])
        (reg:SI 2 r2 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Length ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":507:3 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:3 -1
     (nil))
(insn 13 11 15 2 (set (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 13 16 2 (set (reg/v:SI 130 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_20(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_20(D)->ChannelState[0] ])
        (nil)))
(debug_insn 16 15 17 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 130 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":508:31 -1
     (nil))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:3 -1
     (nil))
(insn 19 17 21 2 (set (reg:SI 139 [ htim_20(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (reg/v:SI 128 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_20(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_20(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 22 21 23 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 128 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":509:31 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":512:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ <retval> ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":515:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 150)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ complementary_channel_1_state ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":516:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 162)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:8 -1
     (nil))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ <retval> ])
        (nil)))
(jump_insn 33 32 39 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":520:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(code_label 39 33 34 5 83 (nil) [3 uses])
(note 34 39 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 34 37 5 (set (reg/v:SI 130 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":535:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 37 6 38 6 82 (nil) [1 uses])
(note 38 37 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":521:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:5 -1
     (nil))
(insn 44 43 45 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 132 [ pData ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 45 44 46 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 574129756 (nil)))
 -> 49)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 133 [ Length ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 48 47 49 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":523:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 39)
(code_label 49 48 50 9 84 (nil) [1 uses])
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 -1
     (nil))
(insn 52 51 54 9 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":529:7 263 {*arm_movqi_insn}
     (nil))
(debug_insn 55 54 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 -1
     (nil))
(insn 58 55 59 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":530:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 59 58 60 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 -1
     (nil))
(insn 60 59 61 9 (set (reg/f:SI 144 [ htim_20(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 9 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 9 (set (reg:SI 0 r0)
        (reg/f:SI 144 [ htim_20(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144 [ htim_20(D)->Instance ])
        (nil)))
(call_insn 64 63 65 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":541:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 65 64 66 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:3 -1
     (nil))
(insn 66 65 67 9 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 36 [0x24])) [5 htim_20(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 9 (set (reg/f:SI 145)
        (symbol_ref:SI ("TIM_DMACaptureCplt") [flags 0x41]  <function_decl 0000000006c0d000 TIM_DMACaptureCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 44 [0x2c])) [10 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":544:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))
(debug_insn 69 68 70 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:3 -1
     (nil))
(insn 70 69 71 9 (set (reg/f:SI 146)
        (symbol_ref:SI ("TIM_DMACaptureHalfCplt") [flags 0x41]  <function_decl 0000000006c0d100 TIM_DMACaptureHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 48 [0x30])) [10 _2->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":545:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(debug_insn 72 71 73 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:3 -1
     (nil))
(insn 73 72 74 9 (set (reg/f:SI 147)
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 9 (set (mem/f:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 52 [0x34])) [10 _2->XferErrorCallback+0 S4 A32])
        (reg/f:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":547:49 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 75 74 76 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:3 -1
     (nil))
(insn 76 75 77 9 (set (reg/f:SI 149 [ htim_20(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:62 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 9 (set (reg/f:SI 148)
        (plus:SI (reg/f:SI 149 [ htim_20(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:62 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 149 [ htim_20(D)->Instance ])
        (nil)))
(insn 78 77 79 9 (set (reg:SI 3 r3)
        (reg/v:SI 133 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ Length ])
        (nil)))
(insn 79 78 80 9 (set (reg:SI 2 r2)
        (reg/v/f:SI 132 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ pData ])
        (nil)))
(insn 80 79 81 9 (set (reg:SI 1 r1)
        (reg/f:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(insn 81 80 82 9 (set (reg:SI 0 r0)
        (reg/f:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
        (nil)))
(call_insn 82 81 83 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 83 82 85 9 (set (reg/v:SI 130 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 85 83 86 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 86 85 87 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":550:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 39)
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 -1
     (nil))
(insn 89 88 90 10 (set (reg/f:SI 120 [ _9 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
        (nil)))
(insn 90 89 91 10 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 10 (set (reg:SI 122 [ _11 ])
        (ior:SI (reg:SI 121 [ _10 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 92 91 93 10 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":556:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 93 92 94 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:3 -1
     (nil))
(insn 94 93 95 10 (set (reg:SI 151)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 96 95 97 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 97 96 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 99 98 100 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 12 (set (reg:SI 152)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 103 102 104 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 13 (set (reg:SI 153)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 107 106 108 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 14 (set (reg:SI 154)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 111 110 112 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 15 (set (reg:SI 155)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 115 114 116 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 116 115 117 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 16 (set (reg:SI 156)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 119 118 120 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 124)
(note 120 119 121 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 17 (set (reg:SI 157)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 120 [ _9 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 120 [ _9 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 123 122 124 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":559:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 144)
(code_label 124 123 125 18 85 (nil) [7 uses])
(note 125 124 126 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 126 125 127 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:5 -1
     (nil))
(insn 127 126 128 18 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 8 [0x8])) [1 _9->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 18 (set (reg:SI 158)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 18 (set (reg/v:SI 129 [ tmpsmcr ])
        (and:SI (reg:SI 123 [ _12 ])
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 123 [ _12 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 130 129 131 18 (var_location:SI tmpsmcr (reg/v:SI 129 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":561:13 -1
     (nil))
(debug_insn 131 130 132 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:5 -1
     (nil))
(insn 132 131 133 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 133 132 134 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 150)
(note 134 133 135 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 129 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ tmpsmcr ])
        (nil)))
(jump_insn 136 135 137 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":562:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 150)
(note 137 136 138 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 -1
     (nil))
(insn 139 138 140 20 (set (reg:SI 124 [ _13 ])
        (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 20 (set (reg:SI 125 [ _14 ])
        (ior:SI (reg:SI 124 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(insn 141 140 144 20 (set (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])
        (reg:SI 125 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":564:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
            (nil))))
      ; pc falls through to BB 23
(code_label 144 141 145 21 86 (nil) [1 uses])
(note 145 144 146 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 -1
     (nil))
(insn 147 146 148 21 (set (reg:SI 126 [ _15 ])
        (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 21 (set (reg:SI 127 [ _16 ])
        (ior:SI (reg:SI 126 [ _15 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 149 148 162 21 (set (mem/v:SI (reg/f:SI 120 [ _9 ]) [1 _9->CR1+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":569:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
            (nil))))
      ; pc falls through to BB 23
(code_label 162 149 161 22 87 (nil) [1 uses])
(note 161 162 7 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 7 161 150 22 (set (reg/v:SI 130 [ <retval> ])
        (reg/v:SI 128 [ complementary_channel_1_state ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":518:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ complementary_channel_1_state ])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))
(code_label 150 7 151 23 81 (nil) [3 uses])
(note 151 150 156 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 157 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ <retval> ])
        (nil)))
(insn 157 156 0 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":574:1 -1
     (nil))

;; Function HAL_TIMEx_HallSensor_Stop_DMA (HAL_TIMEx_HallSensor_Stop_DMA, funcdef_no=338, decl_uid=9461, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_TIMEx_HallSensor_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,5u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,5u} r12={4d} r13={1d,7u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,5u} r103={1d,4u} r104={2d} r105={2d} r106={2d} r114={1d,2u} r115={1d,1u} r116={1d,1u} r118={1d,4u} r119={1d,1u,1e} r121={1d,1u,1e} r123={1d,1u} r124={1d,1u} r126={1d,6u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,2u} 
;;    total ref usage 269{210d,57u,2e} in 44{42 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 188, 189, 190, 191, 192, 193
;;  reg->defs[] map:	0[0,5] 1[6,9] 2[10,13] 3[14,16] 7[17,17] 12[18,21] 13[22,22] 14[23,25] 15[26,27] 16[28,30] 17[31,33] 18[34,36] 19[37,39] 20[40,42] 21[43,45] 22[46,48] 23[49,51] 24[52,54] 25[55,57] 26[58,60] 27[61,63] 28[64,66] 29[67,69] 30[70,72] 31[73,75] 48[76,77] 49[78,79] 50[80,81] 51[82,83] 52[84,85] 53[86,87] 54[88,89] 55[90,91] 56[92,93] 57[94,95] 58[96,97] 59[98,99] 60[100,101] 61[102,103] 62[104,105] 63[106,107] 64[108,109] 65[110,111] 66[112,113] 67[114,115] 68[116,117] 69[118,119] 70[120,121] 71[122,123] 72[124,125] 73[126,127] 74[128,129] 75[130,131] 76[132,133] 77[134,135] 78[136,137] 79[138,139] 80[140,141] 81[142,143] 82[144,145] 83[146,147] 84[148,149] 85[150,151] 86[152,153] 87[154,155] 88[156,157] 89[158,159] 90[160,161] 91[162,163] 92[164,165] 93[166,167] 94[168,169] 95[170,171] 96[172,173] 97[174,175] 98[176,177] 99[178,179] 100[180,183] 101[184,185] 102[186,186] 103[187,187] 104[188,189] 105[190,191] 106[192,193] 114[194,194] 115[195,195] 116[196,196] 118[197,197] 119[198,198] 121[199,199] 123[200,200] 124[201,201] 126[202,202] 127[203,203] 128[204,204] 129[205,205] 130[206,206] 131[207,207] 132[208,208] 133[209,209] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d9(1){ }d13(2){ }d16(3){ }d17(7){ }d22(13){ }d25(14){ }d30(16){ }d33(17){ }d36(18){ }d39(19){ }d42(20){ }d45(21){ }d48(22){ }d51(23){ }d54(24){ }d57(25){ }d60(26){ }d63(27){ }d66(28){ }d69(29){ }d72(30){ }d75(31){ }d186(102){ }d187(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[9],2[13],3[16],7[17],13[22],14[25],16[30],17[33],18[36],19[39],20[42],21[45],22[48],23[51],24[54],25[57],26[60],27[63],28[66],29[69],30[72],31[75],102[186],103[187]
;; rd  kill	(72) 0[0,1,2,3,4,5],1[6,7,8,9],2[10,11,12,13],3[14,15,16],7[17],13[22],14[23,24,25],16[28,29,30],17[31,32,33],18[34,35,36],19[37,38,39],20[40,41,42],21[43,44,45],22[46,47,48],23[49,50,51],24[52,53,54],25[55,56,57],26[58,59,60],27[61,62,63],28[64,65,66],29[67,68,69],30[70,71,72],31[73,74,75],102[186],103[187]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[5],7[17],13[22],102[186],103[187]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d17(bb 0 insn -1) }u1(13){ d22(bb 0 insn -1) }u2(102){ d186(bb 0 insn -1) }u3(103){ d187(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 115 116 118 119 126 127 128 129 130
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 114 115 116 118 119 126 127 128 129 130
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[5],7[17],13[22],102[186],103[187]
;; rd  gen 	(12) 0[1],100[181],114[194],115[195],116[196],118[197],119[198],126[202],127[203],128[204],129[205],130[206]
;; rd  kill	(23) 0[0,1,2,3,4,5],14[23,24,25],100[180,181,182,183],114[194],115[195],116[196],118[197],119[198],126[202],127[203],128[204],129[205],130[206]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; rd  out 	(6) 7[17],13[22],102[186],103[187],118[197],126[202]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d22(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u28(7){ d17(bb 0 insn -1) }u29(13){ d22(bb 0 insn -1) }u30(102){ d186(bb 0 insn -1) }u31(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 121 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; live  gen 	 100 [cc] 121 131 132
;; live  kill	
;; rd  in  	(6) 7[17],13[22],102[186],103[187],118[197],126[202]
;; rd  gen 	(4) 100[180],121[199],131[207],132[208]
;; rd  kill	(7) 100[180,181,182,183],121[199],131[207],132[208]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; rd  out 	(6) 7[17],13[22],102[186],103[187],118[197],126[202]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d22(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(7){ d17(bb 0 insn -1) }u39(13){ d22(bb 0 insn -1) }u40(102){ d186(bb 0 insn -1) }u41(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 126
;; live  gen 	 123 124
;; live  kill	
;; rd  in  	(6) 7[17],13[22],102[186],103[187],118[197],126[202]
;; rd  gen 	(2) 123[200],124[201]
;; rd  kill	(2) 123[200],124[201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[17],13[22],102[186],103[187],126[202]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d22(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(7){ d17(bb 0 insn -1) }u47(13){ d22(bb 0 insn -1) }u48(102){ d186(bb 0 insn -1) }u49(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0] 133
;; live  kill	
;; rd  in  	(6) 7[17],13[22],102[186],103[187],118[197],126[202]
;; rd  gen 	(2) 0[0],133[209]
;; rd  kill	(7) 0[0,1,2,3,4,5],133[209]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[17],13[22],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d22(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u55(0){ d0(bb 5 insn 58) }u56(7){ d17(bb 0 insn -1) }u57(13){ d22(bb 0 insn -1) }u58(102){ d186(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[17],13[22],102[186],103[187]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 58) }
;;   reg 7 { d17(bb 0 insn -1) }
;;   reg 13 { d22(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 59 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
  Adding insn 58 to worklist
Processing use of (reg 126 [ htim ]) in insn 48:
  Adding insn 2 to worklist
Processing use of (subreg (reg 133) 0) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 126 [ htim ]) in insn 52:
Processing use of (subreg (reg 133) 0) in insn 52:
Processing use of (reg 0 r0) in insn 59:
Processing use of (reg 118 [ _6 ]) in insn 39:
  Adding insn 24 to worklist
Processing use of (reg 126 [ htim ]) in insn 24:
Processing use of (reg 118 [ _6 ]) in insn 41:
Processing use of (reg 124 [ _12 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 123 [ _11 ]) in insn 40:
Processing use of (reg 118 [ _6 ]) in insn 32:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 132) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 121 [ _9 ]) in insn 34:
Processing use of (reg 131) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 13 sp) in insn 12:
Processing use of (reg 0 r0) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 2 r2) in insn 12:
  Adding insn 9 to worklist
Processing use of (reg 2 r2) in insn 10:
Processing use of (reg 127 [ htim_15(D)->Instance ]) in insn 11:
  Adding insn 8 to worklist
Processing use of (reg 126 [ htim ]) in insn 8:
Processing use of (reg 114 [ _2 ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 126 [ htim ]) in insn 14:
Processing use of (reg 114 [ _2 ]) in insn 17:
Processing use of (reg 116 [ _4 ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 115 [ _3 ]) in insn 16:
Processing use of (reg 13 sp) in insn 21:
Processing use of (reg 0 r0) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 128 [ htim_15(D)->hdma[1] ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 126 [ htim ]) in insn 19:
Processing use of (reg 118 [ _6 ]) in insn 25:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 130) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 119 [ _7 ]) in insn 27:
Processing use of (reg 129) in insn 27:
  Adding insn 26 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,5u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,5u} r12={4d} r13={1d,7u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,5u} r103={1d,4u} r104={2d} r105={2d} r106={2d} r114={1d,2u} r115={1d,1u} r116={1d,1u} r118={1d,4u} r119={1d,1u,1e} r121={1d,1u,1e} r123={1d,1u} r124={1d,1u} r126={1d,6u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,2u} 
;;    total ref usage 269{210d,57u,2e} in 44{42 regular + 2 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 126 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":582:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":584:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 127 [ htim_15(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (reg/f:SI 127 [ htim_15(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127 [ htim_15(D)->Instance ])
        (nil)))
(call_insn 12 11 13 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":589:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 _2->DIER+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":593:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:3 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 128 [ htim_15(D)->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 36 [0x24])) [5 htim_15(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 0 r0)
        (reg/f:SI 128 [ htim_15(D)->hdma[1] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ htim_15(D)->hdma[1] ])
        (nil)))
(call_insn 21 20 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":595:9 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 126 [ htim ]) [3 htim_15(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 2 (set (reg:SI 129)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (reg:SI 130)
        (and:SI (reg:SI 119 [ _7 ])
            (reg:SI 129))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 119 [ _7 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 28 27 29 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 131)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 3 (set (reg:SI 132)
        (and:SI (reg:SI 121 [ _9 ])
            (reg:SI 131))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 121 [ _9 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 35 34 36 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 124 [ _12 ])
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(code_label 42 41 43 5 105 (nil) [2 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":598:3 -1
     (nil))
(debug_insn 45 44 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 -1
     (nil))
(insn 46 45 48 5 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 46 49 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 62 [0x3e])) [0 htim_15(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":601:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 49 48 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 -1
     (nil))
(insn 52 49 53 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ htim ])
                (const_int 68 [0x44])) [0 htim_15(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":602:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ htim ])
            (nil))))
(debug_insn 53 52 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":605:3 -1
     (nil))
(insn 58 53 59 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":606:1 -1
     (nil))

;; Function HAL_TIMEx_OCN_Start (HAL_TIMEx_OCN_Start, funcdef_no=339, decl_uid=9464, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 32 n_edges 48 count 32 (    1)


HAL_TIMEx_OCN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,31u} r13={1d,31u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,17u} r102={1d,31u} r103={1d,30u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,20u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r127={1d,3u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,9u} r135={1d,5u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 318{90d,219u,9e} in 117{117 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,40] 102[41,41] 103[42,42] 113[43,43] 114[44,44] 115[45,45] 116[46,46] 117[47,47] 118[48,48] 119[49,49] 120[50,50] 121[51,51] 122[52,52] 123[53,53] 124[54,54] 125[55,55] 127[56,56] 128[57,57] 130[58,58] 131[59,59] 132[60,60] 133[61,68] 134[69,69] 135[70,70] 138[71,71] 141[72,72] 144[73,73] 147[74,74] 148[75,75] 150[76,76] 152[77,77] 154[78,78] 156[79,79] 157[80,80] 158[81,81] 159[82,82] 160[83,83] 161[84,84] 162[85,85] 163[86,86] 164[87,87] 165[88,88] 166[89,89] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d41(102){ }d42(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[41],103[42]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[41],103[42]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[41],103[42]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d41(bb 0 insn -1) }u3(103){ d42(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 135
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[41],103[42]
;; rd  gen 	(3) 100[40],134[69],135[70]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],134[69],135[70]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 2 )->[3]->( 25 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d41(bb 0 insn -1) }u11(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 113 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 113 138
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[39],113[43],138[71]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],113[43],138[71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d41(bb 0 insn -1) }u19(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 100[38]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 4 )->[5]->( 26 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ d5(bb 0 insn -1) }u23(13){ d6(bb 0 insn -1) }u24(102){ d41(bb 0 insn -1) }u25(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 114 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 114 141
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[37],114[44],141[72]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],114[44],141[72]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d41(bb 0 insn -1) }u33(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 100[36]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 6 )->[7]->( 27 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u36(7){ d5(bb 0 insn -1) }u37(13){ d6(bb 0 insn -1) }u38(102){ d41(bb 0 insn -1) }u39(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 115 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 115 144
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[35],115[45],144[73]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],115[45],144[73]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 6 )->[8]->( 28 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(7){ d5(bb 0 insn -1) }u45(13){ d6(bb 0 insn -1) }u46(102){ d41(bb 0 insn -1) }u47(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 116 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 116 147
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[34],116[46],147[74]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],116[46],147[74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 3 )->[9]->( 13 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d41(bb 0 insn -1) }u55(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 148
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 148[75]
;; rd  kill	(1) 148[75]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 5 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ d5(bb 0 insn -1) }u59(13){ d6(bb 0 insn -1) }u60(102){ d41(bb 0 insn -1) }u61(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 150
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 150[76]
;; rd  kill	(1) 150[76]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 8 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u64(7){ d5(bb 0 insn -1) }u65(13){ d6(bb 0 insn -1) }u66(102){ d41(bb 0 insn -1) }u67(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 154
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 154[78]
;; rd  kill	(1) 154[78]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 7 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d41(bb 0 insn -1) }u73(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 152
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 152[77]
;; rd  kill	(1) 152[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 9 11 10 12 )->[13]->( 21 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u76(7){ d5(bb 0 insn -1) }u77(13){ d6(bb 0 insn -1) }u78(102){ d41(bb 0 insn -1) }u79(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 100 [cc] 117 118 119 127 128 130 131 132 156 157 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 117 118 119 127 128 130 131 132 156 157 158 159
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(13) 100[33],117[47],118[48],119[49],127[56],128[57],130[58],131[59],132[60],156[79],157[80],158[81],159[82]
;; rd  kill	(29) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],117[47],118[48],119[49],127[56],128[57],130[58],131[59],132[60],156[79],157[80],158[81],159[82]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 13 )->[14]->( 21 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u107(7){ d5(bb 0 insn -1) }u108(13){ d6(bb 0 insn -1) }u109(102){ d41(bb 0 insn -1) }u110(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(1) 100[32]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 14 )->[15]->( 21 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(7){ d5(bb 0 insn -1) }u114(13){ d6(bb 0 insn -1) }u115(102){ d41(bb 0 insn -1) }u116(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 160
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[31],160[83]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],160[83]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 15 )->[16]->( 21 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u121(7){ d5(bb 0 insn -1) }u122(13){ d6(bb 0 insn -1) }u123(102){ d41(bb 0 insn -1) }u124(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 161
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[30],161[84]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],161[84]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 16 )->[17]->( 21 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u129(7){ d5(bb 0 insn -1) }u130(13){ d6(bb 0 insn -1) }u131(102){ d41(bb 0 insn -1) }u132(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 162
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[29],162[85]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],162[85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 17 )->[18]->( 21 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u137(7){ d5(bb 0 insn -1) }u138(13){ d6(bb 0 insn -1) }u139(102){ d41(bb 0 insn -1) }u140(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 163
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[28],163[86]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],163[86]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 18 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u145(7){ d5(bb 0 insn -1) }u146(13){ d6(bb 0 insn -1) }u147(102){ d41(bb 0 insn -1) }u148(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 164
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[27],164[87]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],164[87]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 19 )->[20]->( 21 24 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u153(7){ d5(bb 0 insn -1) }u154(13){ d6(bb 0 insn -1) }u155(102){ d41(bb 0 insn -1) }u156(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 165
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[26],165[88]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],165[88]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 18 19 17 16 15 14 13 20 )->[21]->( 22 29 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u161(7){ d5(bb 0 insn -1) }u162(13){ d6(bb 0 insn -1) }u163(102){ d41(bb 0 insn -1) }u164(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 120 125 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 120 125 166
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(4) 100[25],120[50],125[55],166[89]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],120[50],125[55],166[89]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
;; rd  out 	(6) 7[5],13[6],102[41],103[42],117[47],125[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 21 )->[22]->( 23 30 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u172(7){ d5(bb 0 insn -1) }u173(13){ d6(bb 0 insn -1) }u174(102){ d41(bb 0 insn -1) }u175(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],117[47],125[55]
;; rd  gen 	(1) 100[24]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 22 )->[23]->( 31 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u178(7){ d5(bb 0 insn -1) }u179(13){ d6(bb 0 insn -1) }u180(102){ d41(bb 0 insn -1) }u181(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 121 122 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 121 122 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(3) 121[51],122[52],133[68]
;; rd  kill	(10) 121[51],122[52],133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[68]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 20 )->[24]->( 31 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u186(7){ d5(bb 0 insn -1) }u187(13){ d6(bb 0 insn -1) }u188(102){ d41(bb 0 insn -1) }u189(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 123 124 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 123 124 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(3) 123[53],124[54],133[67]
;; rd  kill	(10) 123[53],124[54],133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 3 )->[25]->( 31 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u194(7){ d5(bb 0 insn -1) }u195(13){ d6(bb 0 insn -1) }u196(102){ d41(bb 0 insn -1) }u197(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[66]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[66]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 5 )->[26]->( 31 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u198(7){ d5(bb 0 insn -1) }u199(13){ d6(bb 0 insn -1) }u200(102){ d41(bb 0 insn -1) }u201(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[65]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 7 )->[27]->( 31 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u202(7){ d5(bb 0 insn -1) }u203(13){ d6(bb 0 insn -1) }u204(102){ d41(bb 0 insn -1) }u205(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[64]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 8 )->[28]->( 31 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u206(7){ d5(bb 0 insn -1) }u207(13){ d6(bb 0 insn -1) }u208(102){ d41(bb 0 insn -1) }u209(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[63]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[63]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 21 )->[29]->( 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u210(7){ d5(bb 0 insn -1) }u211(13){ d6(bb 0 insn -1) }u212(102){ d41(bb 0 insn -1) }u213(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],117[47],125[55]
;; rd  gen 	(1) 133[62]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[62]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 22 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u214(7){ d5(bb 0 insn -1) }u215(13){ d6(bb 0 insn -1) }u216(102){ d41(bb 0 insn -1) }u217(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(1) 133[61]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 25 30 27 23 24 28 26 29 )->[31]->( 1 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u218(7){ d5(bb 0 insn -1) }u219(13){ d6(bb 0 insn -1) }u220(102){ d41(bb 0 insn -1) }u221(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(12) 7[5],13[6],102[41],103[42],133[61,62,63,64,65,66,67,68]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[41],103[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 31 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u224(0){ d0(bb 31 insn 194) }u225(7){ d5(bb 0 insn -1) }u226(13){ d6(bb 0 insn -1) }u227(102){ d41(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[41],103[42]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 31 insn 194) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 33 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 47 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 73 to worklist
  Adding insn 80 to worklist
  Adding insn 99 to worklist
  Adding insn 92 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 137 to worklist
  Adding insn 141 to worklist
  Adding insn 145 to worklist
  Adding insn 149 to worklist
  Adding insn 153 to worklist
  Adding insn 157 to worklist
  Adding insn 161 to worklist
  Adding insn 171 to worklist
  Adding insn 165 to worklist
  Adding insn 174 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 187 to worklist
  Adding insn 185 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
  Adding insn 194 to worklist
Processing use of (reg 133 [ <retval> ]) in insn 194:
  Adding insn 8 to worklist
  Adding insn 6 to worklist
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 10 to worklist
  Adding insn 12 to worklist
Processing use of (reg 0 r0) in insn 195:
Processing use of (reg 117 [ _5 ]) in insn 185:
  Adding insn 103 to worklist
Processing use of (reg 134 [ htim ]) in insn 103:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 117 [ _5 ]) in insn 187:
Processing use of (reg 124 [ _12 ]) in insn 187:
  Adding insn 186 to worklist
Processing use of (reg 123 [ _11 ]) in insn 186:
Processing use of (reg 117 [ _5 ]) in insn 177:
Processing use of (reg 117 [ _5 ]) in insn 179:
Processing use of (reg 122 [ _10 ]) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 121 [ _9 ]) in insn 178:
Processing use of (reg 100 cc) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 125 [ tmpsmcr ]) in insn 173:
  Adding insn 167 to worklist
Processing use of (reg 120 [ _8 ]) in insn 167:
Processing use of (reg 166) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 117 [ _5 ]) in insn 165:
Processing use of (reg 100 cc) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 125 [ tmpsmcr ]) in insn 170:
Processing use of (reg 100 cc) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 117 [ _5 ]) in insn 160:
Processing use of (reg 165) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 100 cc) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 117 [ _5 ]) in insn 156:
Processing use of (reg 164) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 100 cc) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 117 [ _5 ]) in insn 152:
Processing use of (reg 163) in insn 152:
  Adding insn 151 to worklist
Processing use of (reg 100 cc) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 117 [ _5 ]) in insn 148:
Processing use of (reg 162) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 100 cc) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 117 [ _5 ]) in insn 144:
Processing use of (reg 161) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 100 cc) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 117 [ _5 ]) in insn 140:
Processing use of (reg 160) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 100 cc) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 117 [ _5 ]) in insn 136:
Processing use of (reg 117 [ _5 ]) in insn 115:
Processing use of (reg 117 [ _5 ]) in insn 118:
Processing use of (reg 130 [ _36 ]) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 128 [ _34 ]) in insn 117:
Processing use of (reg 158) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 127 [ tmp ]) in insn 116:
  Adding insn 112 to worklist
Processing use of (reg 156) in insn 112:
  Adding insn 110 to worklist
Processing use of (reg 157) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 135 [ Channel ]) in insn 110:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 117 [ _5 ]) in insn 120:
Processing use of (reg 117 [ _5 ]) in insn 122:
Processing use of (reg 132 [ _38 ]) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 127 [ tmp ]) in insn 121:
Processing use of (reg 131 [ _37 ]) in insn 121:
Processing use of (reg 117 [ _5 ]) in insn 128:
Processing use of (reg 117 [ _5 ]) in insn 130:
Processing use of (reg 119 [ _7 ]) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 118 [ _6 ]) in insn 129:
Processing use of (reg 100 cc) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 117 [ _5 ]) in insn 133:
Processing use of (reg 159) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 134 [ htim ]) in insn 92:
Processing use of (subreg (reg 152) 0) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 134 [ htim ]) in insn 99:
Processing use of (subreg (reg 154) 0) in insn 99:
  Adding insn 97 to worklist
Processing use of (reg 134 [ htim ]) in insn 80:
Processing use of (subreg (reg 150) 0) in insn 80:
  Adding insn 78 to worklist
Processing use of (reg 134 [ htim ]) in insn 73:
Processing use of (subreg (reg 148) 0) in insn 73:
  Adding insn 71 to worklist
Processing use of (reg 134 [ htim ]) in insn 61:
Processing use of (reg 100 cc) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 116 [ _4 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (subreg (reg 147 [ htim_19(D)->ChannelNState[3] ]) 0) in insn 63:
Processing use of (reg 134 [ htim ]) in insn 50:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 115 [ _3 ]) in insn 53:
  Adding insn 52 to worklist
Processing use of (subreg (reg 144 [ htim_19(D)->ChannelNState[2] ]) 0) in insn 52:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 135 [ Channel ]) in insn 46:
Processing use of (reg 134 [ htim ]) in insn 36:
Processing use of (reg 100 cc) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 114 [ _2 ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (subreg (reg 141 [ htim_19(D)->ChannelNState[1] ]) 0) in insn 38:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 135 [ Channel ]) in insn 32:
Processing use of (reg 134 [ htim ]) in insn 22:
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 113 [ _1 ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (subreg (reg 138 [ htim_19(D)->ChannelNState[0] ]) 0) in insn 24:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 135 [ Channel ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,31u} r13={1d,31u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,17u} r102={1d,31u} r103={1d,30u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,20u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r127={1d,3u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,9u} r135={1d,5u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 318{90d,219u,9e} in 117{117 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v/f:SI 134 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":645:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 30)
(note 20 19 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 20 24 3 (set (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 25 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 138 [ htim_19(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_19(D)->ChannelNState[0] ])
        (nil)))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 26 25 30 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 200)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 200)
      ; pc falls through to BB 9
(code_label 30 26 31 4 108 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 34 33 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 34 38 5 (set (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 38 36 39 5 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 141 [ htim_19(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 141 [ htim_19(D)->ChannelNState[1] ])
        (nil)))
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 40 39 44 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 204)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 204)
      ; pc falls through to BB 10
(code_label 44 40 45 6 111 (nil) [1 uses])
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 58)
(note 48 47 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 48 52 7 (set (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 52 50 53 7 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 144 [ htim_19(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 144 [ htim_19(D)->ChannelNState[2] ])
        (nil)))
(insn 53 52 54 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 54 53 58 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 208)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 208)
      ; pc falls through to BB 12
(code_label 58 54 59 8 113 (nil) [1 uses])
(note 59 58 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 61 59 63 8 (set (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 63 61 64 8 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 147 [ htim_19(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147 [ htim_19(D)->ChannelNState[3] ])
        (nil)))
(insn 64 63 65 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 65 64 70 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 212)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 212)
      ; pc falls through to BB 11
(note 70 65 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 73 9 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 71 77 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 68 [0x44])) [0 htim_19(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 148) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
      ; pc falls through to BB 13
(note 77 73 78 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 80 10 (set (reg:SI 150)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 78 84 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 69 [0x45])) [0 htim_19(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
      ; pc falls through to BB 13
(note 84 80 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 97 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 97 85 99 11 (set (reg:SI 154)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 97 89 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 71 [0x47])) [0 htim_19(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
      ; pc falls through to BB 13
(note 89 99 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 92 12 (set (reg:SI 152)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 90 100 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 70 [0x46])) [0 htim_19(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 100 92 101 13 116 (nil) [0 uses])
(note 101 100 102 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 103 102 104 13 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 134 [ htim ]) [3 htim_19(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ htim ])
        (nil)))
(debug_insn 104 103 105 13 (var_location:SI TIMx (reg/f:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 105 104 106 13 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 106 105 107 13 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 108 107 109 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 109 108 110 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 110 109 111 13 (set (reg:SI 156)
        (and:SI (reg/v:SI 135 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(insn 111 110 112 13 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 13 (set (reg/v:SI 127 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 156)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 156))
                (nil)))))
(debug_insn 113 112 114 13 (var_location:SI tmp (reg/v:SI 127 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 114 113 115 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 115 114 116 13 (set (reg:SI 128 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 13 (set (reg:SI 158)
        (not:SI (reg/v:SI 127 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 117 116 118 13 (set (reg:SI 130 [ _36 ])
        (and:SI (reg:SI 158)
            (reg:SI 128 [ _34 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 128 [ _34 ])
            (nil))))
(insn 118 117 119 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 130 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _36 ])
        (nil)))
(debug_insn 119 118 120 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 120 119 121 13 (set (reg:SI 131 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 122 13 (set (reg:SI 132 [ _38 ])
        (ior:SI (reg/v:SI 127 [ tmp ])
            (reg:SI 131 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _37 ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ tmp ])
            (nil))))
(insn 122 121 123 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 _5->CCER+0 S4 A32])
        (reg:SI 132 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _38 ])
        (nil)))
(debug_insn 123 122 124 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 124 123 125 13 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 13 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 13 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 128 127 129 13 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 13 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 130 129 131 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 131 130 132 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(insn 132 131 133 13 (set (reg:SI 159)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 134 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 134 133 135 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 135 134 136 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 137 136 138 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 138 137 139 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 15 (set (reg:SI 160)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 141 140 142 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 142 141 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 144 16 (set (reg:SI 161)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 145 144 146 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 146 145 147 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 17 (set (reg:SI 162)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 149 148 150 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 150 149 151 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 18 (set (reg:SI 163)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 153 152 154 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 154 153 155 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 155 154 156 19 (set (reg:SI 164)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 157 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 157 156 158 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 162)
(note 158 157 159 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 20 (set (reg:SI 165)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 161 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 161 160 162 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 182)
(code_label 162 161 163 21 118 (nil) [7 uses])
(note 163 162 164 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 165 164 166 21 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 8 [0x8])) [1 _5->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 165 167 21 (set (reg:SI 166)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 167 166 168 21 (set (reg/v:SI 125 [ tmpsmcr ])
        (and:SI (reg:SI 120 [ _8 ])
            (reg:SI 166))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 120 [ _8 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 168 167 169 21 (var_location:SI tmpsmcr (reg/v:SI 125 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 169 168 170 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 170 169 171 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 172 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 216)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 216)
(note 172 171 173 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ tmpsmcr ])
        (nil)))
(jump_insn 174 173 175 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 220)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 220)
(note 175 174 176 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 176 175 177 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 -1
     (nil))
(insn 177 176 178 23 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 177 179 23 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 179 178 8 23 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(insn 8 179 182 23 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 182 8 183 24 119 (nil) [1 uses])
(note 183 182 184 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 185 184 186 24 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 187 24 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 187 186 6 24 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CR1+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(insn 6 187 200 24 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 200 6 199 25 120 (nil) [1 uses])
(note 199 200 9 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 204 25 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 204 9 203 26 121 (nil) [1 uses])
(note 203 204 5 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 5 203 208 26 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 208 5 207 27 122 (nil) [1 uses])
(note 207 208 11 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 11 207 212 27 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 212 11 211 28 123 (nil) [1 uses])
(note 211 212 7 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 7 211 216 28 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 216 7 215 29 124 (nil) [1 uses])
(note 215 216 10 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 10 215 220 29 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 220 10 219 30 125 (nil) [1 uses])
(note 219 220 12 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 12 219 188 30 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 188 12 189 31 109 (nil) [0 uses])
(note 189 188 194 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 194 189 195 31 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 195 194 0 31 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":682:1 -1
     (nil))

;; Function HAL_TIMEx_OCN_Stop (HAL_TIMEx_OCN_Stop, funcdef_no=340, decl_uid=9467, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 16 (    1)


HAL_TIMEx_OCN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r114={1d,1u,1e} r116={1d,1u,1e} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r122={1d,1u,1e} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,5u} r134={1d,6u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} 
;;    total ref usage 189{63d,121u,5e} in 81{81 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,30] 102[31,31] 103[32,32] 113[33,33] 114[34,34] 116[35,35] 118[36,36] 119[37,37] 120[38,38] 122[39,39] 124[40,40] 125[41,41] 128[42,42] 130[43,43] 131[44,44] 133[45,45] 134[46,46] 135[47,47] 136[48,48] 137[49,49] 138[50,50] 139[51,51] 140[52,52] 141[53,53] 142[54,54] 143[55,55] 144[56,56] 145[57,57] 146[58,58] 147[59,59] 149[60,60] 151[61,61] 153[62,62] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d31(102){ }d32(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[31],103[32]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[31],103[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d31(bb 0 insn -1) }u3(103){ d32(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 128 130 131 133 134 135 136 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 128 130 131 133 134 135 136 137 138 139 140
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[31],103[32]
;; rd  gen 	(14) 100[30],113[33],114[34],128[42],130[43],131[44],133[45],134[46],135[47],136[48],137[49],138[50],139[51],140[52]
;; rd  kill	(20) 100[24,25,26,27,28,29,30],113[33],114[34],128[42],130[43],131[44],133[45],134[46],135[47],136[48],137[49],138[50],139[51],140[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u29(7){ d5(bb 0 insn -1) }u30(13){ d6(bb 0 insn -1) }u31(102){ d31(bb 0 insn -1) }u32(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 116 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 116 141 142
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(4) 100[29],116[35],141[53],142[54]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],116[35],141[53],142[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(7){ d5(bb 0 insn -1) }u40(13){ d6(bb 0 insn -1) }u41(102){ d31(bb 0 insn -1) }u42(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 118 119
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(2) 118[36],119[37]
;; rd  kill	(2) 118[36],119[37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 4 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(7){ d5(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(102){ d31(bb 0 insn -1) }u50(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 120 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 120 143 144
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(4) 100[28],120[38],143[55],144[56]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],120[38],143[55],144[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(7){ d5(bb 0 insn -1) }u58(13){ d6(bb 0 insn -1) }u59(102){ d31(bb 0 insn -1) }u60(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 122 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 122 145 146
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(4) 100[27],122[39],145[57],146[58]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],122[39],145[57],146[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u67(7){ d5(bb 0 insn -1) }u68(13){ d6(bb 0 insn -1) }u69(102){ d31(bb 0 insn -1) }u70(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 124 125
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(2) 124[40],125[41]
;; rd  kill	(2) 124[40],125[41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 7 5 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(7){ d5(bb 0 insn -1) }u76(13){ d6(bb 0 insn -1) }u77(102){ d31(bb 0 insn -1) }u78(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(1) 100[26]
;; rd  kill	(7) 100[24,25,26,27,28,29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 8 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u81(7){ d5(bb 0 insn -1) }u82(13){ d6(bb 0 insn -1) }u83(102){ d31(bb 0 insn -1) }u84(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 147
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 147[59]
;; rd  kill	(1) 147[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ d5(bb 0 insn -1) }u88(13){ d6(bb 0 insn -1) }u89(102){ d31(bb 0 insn -1) }u90(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 100[25]
;; rd  kill	(7) 100[24,25,26,27,28,29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 10 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d31(bb 0 insn -1) }u96(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 149
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 149[60]
;; rd  kill	(1) 149[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(7){ d5(bb 0 insn -1) }u100(13){ d6(bb 0 insn -1) }u101(102){ d31(bb 0 insn -1) }u102(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 100[24]
;; rd  kill	(7) 100[24,25,26,27,28,29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[31],103[32],133[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(7){ d5(bb 0 insn -1) }u106(13){ d6(bb 0 insn -1) }u107(102){ d31(bb 0 insn -1) }u108(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 151
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[31],103[32],133[45]
;; rd  gen 	(1) 151[61]
;; rd  kill	(1) 151[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u111(7){ d5(bb 0 insn -1) }u112(13){ d6(bb 0 insn -1) }u113(102){ d31(bb 0 insn -1) }u114(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 153
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[31],103[32],133[45]
;; rd  gen 	(1) 153[62]
;; rd  kill	(1) 153[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 9 14 11 13 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u117(7){ d5(bb 0 insn -1) }u118(13){ d6(bb 0 insn -1) }u119(102){ d31(bb 0 insn -1) }u120(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[31],103[32]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u122(0){ d0(bb 15 insn 117) }u123(7){ d5(bb 0 insn -1) }u124(13){ d6(bb 0 insn -1) }u125(102){ d31(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[31],103[32]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 15 insn 117) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 78 to worklist
  Adding insn 82 to worklist
  Adding insn 88 to worklist
  Adding insn 92 to worklist
  Adding insn 98 to worklist
  Adding insn 102 to worklist
  Adding insn 109 to worklist
  Adding insn 118 to worklist
Finished finding needed instructions:
  Adding insn 117 to worklist
Processing use of (reg 0 r0) in insn 118:
Processing use of (reg 133 [ htim ]) in insn 109:
  Adding insn 2 to worklist
Processing use of (subreg (reg 153) 0) in insn 109:
  Adding insn 107 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ htim ]) in insn 102:
Processing use of (subreg (reg 151) 0) in insn 102:
  Adding insn 100 to worklist
Processing use of (reg 100 cc) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 134 [ Channel ]) in insn 97:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 133 [ htim ]) in insn 92:
Processing use of (subreg (reg 149) 0) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 100 cc) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 134 [ Channel ]) in insn 87:
Processing use of (reg 133 [ htim ]) in insn 82:
Processing use of (subreg (reg 147) 0) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 100 cc) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 134 [ Channel ]) in insn 77:
Processing use of (reg 113 [ _1 ]) in insn 70:
  Adding insn 9 to worklist
Processing use of (reg 133 [ htim ]) in insn 9:
Processing use of (reg 113 [ _1 ]) in insn 72:
Processing use of (reg 125 [ _13 ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 124 [ _12 ]) in insn 71:
Processing use of (reg 113 [ _1 ]) in insn 63:
Processing use of (reg 100 cc) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 146) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 122 [ _10 ]) in insn 65:
Processing use of (reg 145) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 113 [ _1 ]) in insn 56:
Processing use of (reg 100 cc) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 144) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 120 [ _8 ]) in insn 58:
Processing use of (reg 143) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 113 [ _1 ]) in insn 48:
Processing use of (reg 113 [ _1 ]) in insn 50:
Processing use of (reg 119 [ _7 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 118 [ _6 ]) in insn 49:
Processing use of (reg 113 [ _1 ]) in insn 41:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 142) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 116 [ _4 ]) in insn 43:
Processing use of (reg 141) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 113 [ _1 ]) in insn 18:
Processing use of (reg 113 [ _1 ]) in insn 24:
Processing use of (reg 130 [ _30 ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 128 [ _28 ]) in insn 23:
Processing use of (reg 138) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 136 [ tmp ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 135) in insn 21:
  Adding insn 19 to worklist
Processing use of (reg 137) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 134 [ Channel ]) in insn 19:
Processing use of (reg 113 [ _1 ]) in insn 26:
Processing use of (reg 113 [ _1 ]) in insn 27:
Processing use of (reg 131 [ _31 ]) in insn 27:
Processing use of (reg 113 [ _1 ]) in insn 34:
Processing use of (reg 100 cc) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 140) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 114 [ _2 ]) in insn 36:
Processing use of (reg 139) in insn 36:
  Adding insn 35 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r114={1d,1u,1e} r116={1d,1u,1e} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r122={1d,1u,1e} r124={1d,1u} r125={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,5u} r134={1d,6u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} 
;;    total ref usage 189{63d,121u,5e} in 81{81 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 134 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":697:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_18(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 10 9 11 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 128 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 135)
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 137)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (reg:SI 136 [ tmp ])
        (ashift:SI (reg:SI 137)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 135)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 135))
                (nil)))))
(insn 22 21 23 2 (set (reg:SI 138)
        (not:SI (reg:SI 136 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp ])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 130 [ _30 ])
        (and:SI (reg:SI 138)
            (reg:SI 128 [ _28 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 128 [ _28 ])
            (nil))))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 130 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
        (nil)))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 131 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 131 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(debug_insn 28 27 29 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 139)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (reg:SI 140)
        (and:SI (reg:SI 114 [ _2 ])
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 114 [ _2 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 37 36 38 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(jump_insn 38 37 39 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(note 39 38 40 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 41 40 42 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 3 (set (reg:SI 141)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 3 (set (reg:SI 142)
        (and:SI (reg:SI 116 [ _4 ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 116 [ _4 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 44 43 45 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(jump_insn 45 44 46 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(note 46 45 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 50 49 51 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(code_label 51 50 52 5 138 (nil) [2 uses])
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 56 55 57 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 143)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 144)
        (and:SI (reg:SI 120 [ _8 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 120 [ _8 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 59 58 60 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 60 59 61 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
(note 61 60 62 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 63 62 64 6 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 6 (set (reg:SI 145)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 6 (set (reg:SI 146)
        (and:SI (reg:SI 122 [ _10 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 122 [ _10 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 66 65 67 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 67 66 68 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 70 69 71 7 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 7 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 72 71 73 7 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(code_label 73 72 74 8 139 (nil) [2 uses])
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 76 75 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(insn 77 76 78 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 78 77 79 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 85)
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 9 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 85 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_18(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
      ; pc falls through to BB 15
(code_label 85 82 86 10 140 (nil) [1 uses])
(note 86 85 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 88 87 89 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 95)
(note 89 88 90 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 92 11 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 90 95 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_18(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
      ; pc falls through to BB 15
(code_label 95 92 96 12 142 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Channel ])
        (nil)))
(jump_insn 98 97 99 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 105)
(note 99 98 100 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 100 99 102 13 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 100 105 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 70 [0x46])) [0 htim_18(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
      ; pc falls through to BB 15
(code_label 105 102 106 14 143 (nil) [1 uses])
(note 106 105 107 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 109 14 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 107 110 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 71 [0x47])) [0 htim_18(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(code_label 110 109 111 15 141 (nil) [0 uses])
(note 111 110 112 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 117 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(insn 117 112 118 15 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 0 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":715:1 -1
     (nil))

;; Function HAL_TIMEx_OCN_Start_IT (HAL_TIMEx_OCN_Start_IT, funcdef_no=341, decl_uid=9470, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 38 n_edges 59 count 38 (    1)


HAL_TIMEx_OCN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,37u} r13={1d,37u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,19u} r102={1d,37u} r103={1d,36u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,3u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,8u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 390{108d,273u,9e} in 168{168 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,43] 102[44,44] 103[45,45] 113[46,46] 114[47,47] 115[48,48] 116[49,49] 117[50,53] 118[54,54] 119[55,55] 120[56,56] 121[57,57] 122[58,58] 123[59,59] 124[60,60] 125[61,61] 126[62,62] 127[63,63] 128[64,64] 129[65,65] 130[66,66] 131[67,67] 132[68,68] 133[69,69] 134[70,70] 135[71,71] 137[72,72] 138[73,73] 140[74,74] 141[75,75] 142[76,76] 143[77,85] 144[86,86] 145[87,87] 148[88,88] 151[89,89] 154[90,90] 157[91,91] 158[92,92] 160[93,93] 162[94,94] 164[95,95] 166[96,96] 167[97,97] 168[98,98] 169[99,99] 170[100,100] 171[101,101] 172[102,102] 173[103,103] 174[104,104] 175[105,105] 176[106,106] 177[107,107] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d44(102){ }d45(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[44],103[45]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[44],103[45]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[44],103[45]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d44(bb 0 insn -1) }u3(103){ d45(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 144 145
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 144 145
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[44],103[45]
;; rd  gen 	(3) 100[43],144[86],145[87]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],144[86],145[87]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 2 )->[3]->( 30 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d44(bb 0 insn -1) }u12(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 113 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 113 148
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[42],113[46],148[88]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],113[46],148[88]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d44(bb 0 insn -1) }u20(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[41]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 4 )->[5]->( 31 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d44(bb 0 insn -1) }u26(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 114 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 114 151
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[40],114[47],151[89]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],114[47],151[89]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ d5(bb 0 insn -1) }u32(13){ d6(bb 0 insn -1) }u33(102){ d44(bb 0 insn -1) }u34(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[39]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 6 )->[7]->( 32 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ d5(bb 0 insn -1) }u38(13){ d6(bb 0 insn -1) }u39(102){ d44(bb 0 insn -1) }u40(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 115 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 115 154
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[38],115[48],154[90]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],115[48],154[90]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 6 )->[8]->( 33 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(7){ d5(bb 0 insn -1) }u46(13){ d6(bb 0 insn -1) }u47(102){ d44(bb 0 insn -1) }u48(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 116 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 116 157
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[37],116[49],157[91]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],116[49],157[91]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 3 )->[9]->( 18 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ d5(bb 0 insn -1) }u54(13){ d6(bb 0 insn -1) }u55(102){ d44(bb 0 insn -1) }u56(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 118 119 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 118 119 158
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(4) 117[53],118[54],119[55],158[92]
;; rd  kill	(7) 117[50,51,52,53],118[54],119[55],158[92]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],117[53],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(7){ d5(bb 0 insn -1) }u65(13){ d6(bb 0 insn -1) }u66(102){ d44(bb 0 insn -1) }u67(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[36]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 10 5 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d44(bb 0 insn -1) }u73(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 160
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 160[93]
;; rd  kill	(1) 160[93]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(7){ d5(bb 0 insn -1) }u77(13){ d6(bb 0 insn -1) }u78(102){ d44(bb 0 insn -1) }u79(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[35]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 12 7 )->[13]->( 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d44(bb 0 insn -1) }u85(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 162
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 162[94]
;; rd  kill	(1) 162[94]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 12 )->[14]->( 34 17 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ d5(bb 0 insn -1) }u89(13){ d6(bb 0 insn -1) }u90(102){ d44(bb 0 insn -1) }u91(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  def 	 100 [cc] 164 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 164 166
;; live  kill	 100 [cc]
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(2) 164[95],166[96]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],164[95],166[96]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 11 14 )->[15]->( 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u97(7){ d5(bb 0 insn -1) }u98(13){ d6(bb 0 insn -1) }u99(102){ d44(bb 0 insn -1) }u100(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 120 121
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 117[52],120[56],121[57]
;; rd  kill	(6) 117[50,51,52,53],120[56],121[57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],117[52],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 13 14 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u106(7){ d5(bb 0 insn -1) }u107(13){ d6(bb 0 insn -1) }u108(102){ d44(bb 0 insn -1) }u109(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 122 123
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 117[51],122[58],123[59]
;; rd  kill	(6) 117[50,51,52,53],122[58],123[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],117[51],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 14 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u115(7){ d5(bb 0 insn -1) }u116(13){ d6(bb 0 insn -1) }u117(102){ d44(bb 0 insn -1) }u118(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 117 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 117 124 125
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 117[50],124[60],125[61]
;; rd  kill	(6) 117[50,51,52,53],124[60],125[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],117[50],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 15 9 17 16 )->[18]->( 26 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u124(7){ d5(bb 0 insn -1) }u125(13){ d6(bb 0 insn -1) }u126(102){ d44(bb 0 insn -1) }u127(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; lr  def 	 100 [cc] 126 127 128 129 137 138 140 141 142 167 168 169 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 145
;; live  gen 	 100 [cc] 126 127 128 129 137 138 140 141 142 167 168 169 170
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[44],103[45],117[50,51,52,53],145[87]
;; rd  gen 	(14) 100[33],126[62],127[63],128[64],129[65],137[72],138[73],140[74],141[75],142[76],167[97],168[98],169[99],170[100]
;; rd  kill	(33) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],126[62],127[63],128[64],129[65],137[72],138[73],140[74],141[75],142[76],167[97],168[98],169[99],170[100]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 18 )->[19]->( 26 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u157(7){ d5(bb 0 insn -1) }u158(13){ d6(bb 0 insn -1) }u159(102){ d44(bb 0 insn -1) }u160(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(1) 100[32]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 19 )->[20]->( 26 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u163(7){ d5(bb 0 insn -1) }u164(13){ d6(bb 0 insn -1) }u165(102){ d44(bb 0 insn -1) }u166(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 171
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(2) 100[31],171[101]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],171[101]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 20 )->[21]->( 26 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u171(7){ d5(bb 0 insn -1) }u172(13){ d6(bb 0 insn -1) }u173(102){ d44(bb 0 insn -1) }u174(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 172
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(2) 100[30],172[102]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],172[102]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 21 )->[22]->( 26 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u179(7){ d5(bb 0 insn -1) }u180(13){ d6(bb 0 insn -1) }u181(102){ d44(bb 0 insn -1) }u182(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 173
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(2) 100[29],173[103]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],173[103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 22 )->[23]->( 26 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u187(7){ d5(bb 0 insn -1) }u188(13){ d6(bb 0 insn -1) }u189(102){ d44(bb 0 insn -1) }u190(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 174
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(2) 100[28],174[104]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],174[104]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 23 )->[24]->( 26 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u195(7){ d5(bb 0 insn -1) }u196(13){ d6(bb 0 insn -1) }u197(102){ d44(bb 0 insn -1) }u198(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 175
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(2) 100[27],175[105]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],175[105]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 24 )->[25]->( 26 29 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u203(7){ d5(bb 0 insn -1) }u204(13){ d6(bb 0 insn -1) }u205(102){ d44(bb 0 insn -1) }u206(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 176
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(2) 100[26],176[106]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],176[106]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 23 24 22 21 20 19 18 25 )->[26]->( 27 35 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u211(7){ d5(bb 0 insn -1) }u212(13){ d6(bb 0 insn -1) }u213(102){ d44(bb 0 insn -1) }u214(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 130 135 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 130 135 177
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(4) 100[25],130[66],135[71],177[107]
;; rd  kill	(23) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],130[66],135[71],177[107]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
;; rd  out 	(9) 7[5],13[6],102[44],103[45],117[50,51,52,53],135[71]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 26 )->[27]->( 28 36 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u222(7){ d5(bb 0 insn -1) }u223(13){ d6(bb 0 insn -1) }u224(102){ d44(bb 0 insn -1) }u225(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[44],103[45],117[50,51,52,53],135[71]
;; rd  gen 	(1) 100[24]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 27 )->[28]->( 37 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u228(7){ d5(bb 0 insn -1) }u229(13){ d6(bb 0 insn -1) }u230(102){ d44(bb 0 insn -1) }u231(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 131 132 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 131 132 143
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(3) 131[67],132[68],143[85]
;; rd  kill	(11) 131[67],132[68],143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[85]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 25 )->[29]->( 37 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u236(7){ d5(bb 0 insn -1) }u237(13){ d6(bb 0 insn -1) }u238(102){ d44(bb 0 insn -1) }u239(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 133 134 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 133 134 143
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(3) 133[69],134[70],143[84]
;; rd  kill	(11) 133[69],134[70],143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[84]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 3 )->[30]->( 37 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u244(7){ d5(bb 0 insn -1) }u245(13){ d6(bb 0 insn -1) }u246(102){ d44(bb 0 insn -1) }u247(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[83]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 5 )->[31]->( 37 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u248(7){ d5(bb 0 insn -1) }u249(13){ d6(bb 0 insn -1) }u250(102){ d44(bb 0 insn -1) }u251(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[82]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[82]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 7 )->[32]->( 37 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u252(7){ d5(bb 0 insn -1) }u253(13){ d6(bb 0 insn -1) }u254(102){ d44(bb 0 insn -1) }u255(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[81]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[81]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 8 )->[33]->( 37 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u256(7){ d5(bb 0 insn -1) }u257(13){ d6(bb 0 insn -1) }u258(102){ d44(bb 0 insn -1) }u259(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[80]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[80]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 14 )->[34]->( 37 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u260(7){ d5(bb 0 insn -1) }u261(13){ d6(bb 0 insn -1) }u262(102){ d44(bb 0 insn -1) }u263(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[79]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[79]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 26 )->[35]->( 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u264(7){ d5(bb 0 insn -1) }u265(13){ d6(bb 0 insn -1) }u266(102){ d44(bb 0 insn -1) }u267(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[44],103[45],117[50,51,52,53],135[71]
;; rd  gen 	(1) 143[78]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[78]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 27 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u268(7){ d5(bb 0 insn -1) }u269(13){ d6(bb 0 insn -1) }u270(102){ d44(bb 0 insn -1) }u271(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],117[50,51,52,53]
;; rd  gen 	(1) 143[77]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[77]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 33 30 36 28 34 32 29 31 35 )->[37]->( 1 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u272(7){ d5(bb 0 insn -1) }u273(13){ d6(bb 0 insn -1) }u274(102){ d44(bb 0 insn -1) }u275(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(13) 7[5],13[6],102[44],103[45],143[77,78,79,80,81,82,83,84,85]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[44],103[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 37 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u278(0){ d0(bb 37 insn 256) }u279(7){ d5(bb 0 insn -1) }u280(13){ d6(bb 0 insn -1) }u281(102){ d44(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[44],103[45]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 37 insn 256) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 36 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 50 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 92 to worklist
  Adding insn 97 to worklist
  Adding insn 104 to worklist
  Adding insn 108 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 153 to worklist
  Adding insn 151 to worklist
  Adding insn 195 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 179 to worklist
  Adding insn 176 to worklist
  Adding insn 163 to worklist
  Adding insn 161 to worklist
  Adding insn 198 to worklist
  Adding insn 202 to worklist
  Adding insn 206 to worklist
  Adding insn 210 to worklist
  Adding insn 214 to worklist
  Adding insn 218 to worklist
  Adding insn 222 to worklist
  Adding insn 232 to worklist
  Adding insn 226 to worklist
  Adding insn 235 to worklist
  Adding insn 240 to worklist
  Adding insn 238 to worklist
  Adding insn 248 to worklist
  Adding insn 246 to worklist
  Adding insn 257 to worklist
Finished finding needed instructions:
  Adding insn 256 to worklist
Processing use of (reg 143 [ <retval> ]) in insn 256:
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 11 to worklist
  Adding insn 6 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 5 to worklist
  Adding insn 9 to worklist
  Adding insn 13 to worklist
Processing use of (reg 0 r0) in insn 257:
Processing use of (reg 117 [ _5 ]) in insn 246:
  Adding insn 79 to worklist
  Adding insn 126 to worklist
  Adding insn 138 to worklist
  Adding insn 150 to worklist
Processing use of (reg 144 [ htim ]) in insn 150:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 144 [ htim ]) in insn 138:
Processing use of (reg 144 [ htim ]) in insn 126:
Processing use of (reg 144 [ htim ]) in insn 79:
Processing use of (reg 117 [ _5 ]) in insn 248:
Processing use of (reg 134 [ _26 ]) in insn 248:
  Adding insn 247 to worklist
Processing use of (reg 133 [ _25 ]) in insn 247:
Processing use of (reg 117 [ _5 ]) in insn 238:
Processing use of (reg 117 [ _5 ]) in insn 240:
Processing use of (reg 132 [ _24 ]) in insn 240:
  Adding insn 239 to worklist
Processing use of (reg 131 [ _23 ]) in insn 239:
Processing use of (reg 100 cc) in insn 235:
  Adding insn 234 to worklist
Processing use of (reg 135 [ tmpsmcr ]) in insn 234:
  Adding insn 228 to worklist
Processing use of (reg 130 [ _22 ]) in insn 228:
Processing use of (reg 177) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 117 [ _5 ]) in insn 226:
Processing use of (reg 100 cc) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 135 [ tmpsmcr ]) in insn 231:
Processing use of (reg 100 cc) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 117 [ _5 ]) in insn 221:
Processing use of (reg 176) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 100 cc) in insn 218:
  Adding insn 217 to worklist
Processing use of (reg 117 [ _5 ]) in insn 217:
Processing use of (reg 175) in insn 217:
  Adding insn 216 to worklist
Processing use of (reg 100 cc) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 117 [ _5 ]) in insn 213:
Processing use of (reg 174) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 100 cc) in insn 210:
  Adding insn 209 to worklist
Processing use of (reg 117 [ _5 ]) in insn 209:
Processing use of (reg 173) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 100 cc) in insn 206:
  Adding insn 205 to worklist
Processing use of (reg 117 [ _5 ]) in insn 205:
Processing use of (reg 172) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 100 cc) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 117 [ _5 ]) in insn 201:
Processing use of (reg 171) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 100 cc) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 117 [ _5 ]) in insn 197:
Processing use of (reg 117 [ _5 ]) in insn 161:
Processing use of (reg 117 [ _5 ]) in insn 163:
Processing use of (reg 127 [ _19 ]) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 126 [ _18 ]) in insn 162:
Processing use of (reg 117 [ _5 ]) in insn 176:
Processing use of (reg 117 [ _5 ]) in insn 179:
Processing use of (reg 140 [ _56 ]) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 138 [ _54 ]) in insn 178:
Processing use of (reg 169) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 137 [ tmp ]) in insn 177:
  Adding insn 173 to worklist
Processing use of (reg 167) in insn 173:
  Adding insn 171 to worklist
Processing use of (reg 168) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 145 [ Channel ]) in insn 171:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 117 [ _5 ]) in insn 181:
Processing use of (reg 117 [ _5 ]) in insn 183:
Processing use of (reg 142 [ _58 ]) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 137 [ tmp ]) in insn 182:
Processing use of (reg 141 [ _57 ]) in insn 182:
Processing use of (reg 117 [ _5 ]) in insn 189:
Processing use of (reg 117 [ _5 ]) in insn 191:
Processing use of (reg 129 [ _21 ]) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 128 [ _20 ]) in insn 190:
Processing use of (reg 100 cc) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 117 [ _5 ]) in insn 194:
Processing use of (reg 170) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 117 [ _5 ]) in insn 151:
Processing use of (reg 117 [ _5 ]) in insn 153:
Processing use of (reg 125 [ _16 ]) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 124 [ _15 ]) in insn 152:
Processing use of (reg 117 [ _5 ]) in insn 139:
Processing use of (reg 117 [ _5 ]) in insn 141:
Processing use of (reg 123 [ _13 ]) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 122 [ _12 ]) in insn 140:
Processing use of (reg 117 [ _5 ]) in insn 127:
Processing use of (reg 117 [ _5 ]) in insn 129:
Processing use of (reg 121 [ _10 ]) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 120 [ _9 ]) in insn 128:
Processing use of (reg 144 [ htim ]) in insn 116:
Processing use of (subreg (reg 164) 0) in insn 116:
  Adding insn 114 to worklist
Processing use of (reg 166) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 166) in insn 119:
Processing use of (reg 145 [ Channel ]) in insn 118:
Processing use of (reg 144 [ htim ]) in insn 108:
Processing use of (subreg (reg 162) 0) in insn 108:
  Adding insn 106 to worklist
Processing use of (reg 100 cc) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 145 [ Channel ]) in insn 103:
Processing use of (reg 144 [ htim ]) in insn 97:
Processing use of (subreg (reg 160) 0) in insn 97:
  Adding insn 95 to worklist
Processing use of (reg 100 cc) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 145 [ Channel ]) in insn 91:
Processing use of (reg 144 [ htim ]) in insn 76:
Processing use of (subreg (reg 158) 0) in insn 76:
  Adding insn 74 to worklist
Processing use of (reg 117 [ _5 ]) in insn 80:
Processing use of (reg 117 [ _5 ]) in insn 82:
Processing use of (reg 119 [ _7 ]) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 118 [ _6 ]) in insn 81:
Processing use of (reg 144 [ htim ]) in insn 64:
Processing use of (reg 100 cc) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 116 [ _4 ]) in insn 67:
  Adding insn 66 to worklist
Processing use of (subreg (reg 157 [ htim_33(D)->ChannelNState[3] ]) 0) in insn 66:
Processing use of (reg 144 [ htim ]) in insn 53:
Processing use of (reg 100 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 115 [ _3 ]) in insn 56:
  Adding insn 55 to worklist
Processing use of (subreg (reg 154 [ htim_33(D)->ChannelNState[2] ]) 0) in insn 55:
Processing use of (reg 100 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 145 [ Channel ]) in insn 49:
Processing use of (reg 144 [ htim ]) in insn 39:
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 114 [ _2 ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (subreg (reg 151 [ htim_33(D)->ChannelNState[1] ]) 0) in insn 41:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 145 [ Channel ]) in insn 35:
Processing use of (reg 144 [ htim ]) in insn 25:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 113 [ _1 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (subreg (reg 148 [ htim_33(D)->ChannelNState[0] ]) 0) in insn 27:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 145 [ Channel ]) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,37u} r13={1d,37u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,19u} r102={1d,37u} r103={1d,36u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={4d,29u,7e} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,3u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,8u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 390{108d,273u,9e} in 168{168 regular + 0 call} insns.
(note 14 0 287 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 287 14 2 2 (var_location:SI D#15 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(insn 2 287 3 2 (set (reg/v/f:SI 144 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 145 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 4 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 23 22 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 3 (set (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 28 3 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 148 [ htim_33(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 148 [ htim_33(D)->ChannelNState[0] ])
        (nil)))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 29 28 33 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 262)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 262)
      ; pc falls through to BB 9
(code_label 33 29 34 4 149 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 47)
(note 37 36 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 37 41 5 (set (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 39 42 5 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 151 [ htim_33(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 151 [ htim_33(D)->ChannelNState[1] ])
        (nil)))
(insn 42 41 43 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 43 42 47 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 266)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 266)
      ; pc falls through to BB 11
(code_label 47 43 48 6 152 (nil) [1 uses])
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 61)
(note 51 50 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 53 51 55 7 (set (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 55 53 56 7 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 154 [ htim_33(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154 [ htim_33(D)->ChannelNState[2] ])
        (nil)))
(insn 56 55 57 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 57 56 61 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 270)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 270)
      ; pc falls through to BB 13
(code_label 61 57 62 8 154 (nil) [1 uses])
(note 62 61 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 62 66 8 (set (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 66 64 67 8 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 157 [ htim_33(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 157 [ htim_33(D)->ChannelNState[3] ])
        (nil)))
(insn 67 66 68 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 68 67 73 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 274)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 274)
      ; pc falls through to BB 10
(note 73 68 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 76 9 (set (reg:SI 158)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 74 77 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 68 [0x44])) [0 htim_33(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 158) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 77 76 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 78 77 79 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 79 78 80 9 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 80 79 81 9 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 82 81 83 9 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 83 82 84 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 84 83 85 9 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 85 84 89 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
      ; pc falls through to BB 18
(note 89 85 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 91 90 92 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 92 91 93 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 101)
(code_label 93 92 94 11 153 (nil) [0 uses])
(note 94 93 95 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 97 11 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 69 [0x45])) [0 htim_33(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 98 97 101 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
      ; pc falls through to BB 15
(code_label 101 98 102 12 157 (nil) [1 uses])
(note 102 101 103 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 104 103 105 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 112)
(note 105 104 106 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 108 13 (set (reg:SI 162)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 106 109 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 70 [0x46])) [0 htim_33(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 162) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 109 108 112 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
      ; pc falls through to BB 16
(code_label 112 109 113 14 159 (nil) [1 uses])
(note 113 112 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 116 14 (set (reg:SI 164)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 114 117 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 71 [0x47])) [0 htim_33(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 117 116 118 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(insn 118 117 119 14 (set (reg:SI 166)
        (plus:SI (reg/v:SI 145 [ Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(jump_insn 119 118 123 14 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 166)
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 166)
                                (const_int 4 [0x4]))
                            (label_ref:SI 120)) [0  S4 A32])
                    (label_ref:SI 278)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 120))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 278 (insn_list:REG_LABEL_TARGET 249 (nil)))))
 -> 120)
(code_label 123 119 124 15 158 (nil) [1 uses])
(note 124 123 125 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 126 125 127 15 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 127 126 128 15 (set (reg:SI 120 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _8->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 127 129 15 (set (reg:SI 121 [ _10 ])
        (ior:SI (reg:SI 120 [ _9 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(insn 129 128 130 15 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _8->DIER+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(debug_insn 130 129 131 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 131 130 132 15 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 132 131 135 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
      ; pc falls through to BB 18
(code_label 135 132 136 16 160 (nil) [1 uses])
(note 136 135 137 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 138 137 139 16 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 139 138 140 16 (set (reg:SI 122 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _11->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 16 (set (reg:SI 123 [ _13 ])
        (ior:SI (reg:SI 122 [ _12 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _12 ])
        (nil)))
(insn 141 140 142 16 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _11->DIER+0 S4 A32])
        (reg:SI 123 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _13 ])
        (nil)))
(debug_insn 142 141 143 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 143 142 144 16 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 144 143 147 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
      ; pc falls through to BB 18
(code_label 147 144 148 17 161 (nil) [1 uses])
(note 148 147 149 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 150 149 151 17 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 151 150 152 17 (set (reg:SI 124 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 153 17 (set (reg:SI 125 [ _16 ])
        (ior:SI (reg:SI 124 [ _15 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _15 ])
        (nil)))
(insn 153 152 154 17 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])
        (reg:SI 125 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _16 ])
        (nil)))
(debug_insn 154 153 155 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 155 154 156 17 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 156 155 157 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 157 156 158 18 156 (nil) [0 uses])
(note 158 157 159 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 160 159 161 18 (var_location:SI D#14 (mem/f:SI (debug_expr:SI D#15) [3 htim_33(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 161 160 162 18 (set (reg:SI 126 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 161 163 18 (set (reg:SI 127 [ _19 ])
        (ior:SI (reg:SI 126 [ _18 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
        (nil)))
(insn 163 162 164 18 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 prephitmp_37->DIER+0 S4 A32])
        (reg:SI 127 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
        (nil)))
(debug_insn 164 163 165 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 165 164 166 18 (var_location:SI TIMx (debug_expr:SI D#14)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 166 165 167 18 (var_location:SI Channel (reg/v:SI 145 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 18 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 169 168 170 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 170 169 171 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 171 170 172 18 (set (reg:SI 167)
        (and:SI (reg/v:SI 145 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 145 [ Channel ])
        (nil)))
(insn 172 171 173 18 (set (reg:SI 168)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 172 174 18 (set (reg/v:SI 137 [ tmp ])
        (ashift:SI (reg:SI 168)
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 167)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 167))
                (nil)))))
(debug_insn 174 173 175 18 (var_location:SI tmp (reg/v:SI 137 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 175 174 176 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 176 175 177 18 (set (reg:SI 138 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 18 (set (reg:SI 169)
        (not:SI (reg/v:SI 137 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 178 177 179 18 (set (reg:SI 140 [ _56 ])
        (and:SI (reg:SI 169)
            (reg:SI 138 [ _54 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 138 [ _54 ])
            (nil))))
(insn 179 178 180 18 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 140 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _56 ])
        (nil)))
(debug_insn 180 179 181 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 181 180 182 18 (set (reg:SI 141 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 183 18 (set (reg:SI 142 [ _58 ])
        (ior:SI (reg/v:SI 137 [ tmp ])
            (reg:SI 141 [ _57 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _57 ])
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmp ])
            (nil))))
(insn 183 182 184 18 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 32 [0x20])) [1 prephitmp_37->CCER+0 S4 A32])
        (reg:SI 142 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _58 ])
        (nil)))
(debug_insn 184 183 185 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 185 184 186 18 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 18 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 18 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 189 188 190 18 (set (reg:SI 128 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 18 (set (reg:SI 129 [ _21 ])
        (ior:SI (reg:SI 128 [ _20 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _20 ])
        (nil)))
(insn 191 190 192 18 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 prephitmp_37->BDTR+0 S4 A32])
        (reg:SI 129 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(debug_insn 192 191 193 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(insn 193 192 194 18 (set (reg:SI 170)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 195 194 196 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 196 195 197 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 197 196 198 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 198 197 199 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 199 198 200 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 20 (set (reg:SI 171)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 201 200 202 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 202 201 203 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 203 202 204 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 204 203 205 21 (set (reg:SI 172)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 205 204 206 21 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 206 205 207 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 207 206 208 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 22 (set (reg:SI 173)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 208 210 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 210 209 211 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 211 210 212 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 23 (set (reg:SI 174)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 174))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 214 213 215 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 215 214 216 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 24 (set (reg:SI 175)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 216 218 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 175))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 218 217 219 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 223)
(note 219 218 220 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 25 (set (reg:SI 176)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 220 222 25 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _5 ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _5 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 222 221 223 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 243)
(code_label 223 222 224 26 163 (nil) [7 uses])
(note 224 223 225 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 226 225 227 26 (set (reg:SI 130 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 8 [0x8])) [1 prephitmp_37->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 26 (set (reg:SI 177)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 227 229 26 (set (reg/v:SI 135 [ tmpsmcr ])
        (and:SI (reg:SI 130 [ _22 ])
            (reg:SI 177))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 130 [ _22 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 229 228 230 26 (var_location:SI tmpsmcr (reg/v:SI 135 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 230 229 231 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 231 230 232 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 232 231 233 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 282)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 282)
(note 233 232 234 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ tmpsmcr ])
        (nil)))
(jump_insn 235 234 236 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 286)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 286)
(note 236 235 237 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 237 236 238 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 -1
     (nil))
(insn 238 237 239 28 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 238 240 28 (set (reg:SI 132 [ _24 ])
        (ior:SI (reg:SI 131 [ _23 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
        (nil)))
(insn 240 239 8 28 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])
        (reg:SI 132 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(insn 8 240 243 28 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 243 8 244 29 164 (nil) [1 uses])
(note 244 243 245 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 245 244 246 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 246 245 247 29 (set (reg:SI 133 [ _25 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 246 248 29 (set (reg:SI 134 [ _26 ])
        (ior:SI (reg:SI 133 [ _25 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
        (nil)))
(insn 248 247 7 29 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 prephitmp_37->CR1+0 S4 A32])
        (reg:SI 134 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _26 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(insn 7 248 262 29 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 262 7 261 30 165 (nil) [1 uses])
(note 261 262 11 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 11 261 266 30 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 266 11 265 31 166 (nil) [1 uses])
(note 265 266 6 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 6 265 270 31 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 270 6 269 32 167 (nil) [1 uses])
(note 269 270 12 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 12 269 274 32 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 274 12 273 33 168 (nil) [1 uses])
(note 273 274 10 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 10 273 278 33 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 278 10 277 34 169 (nil) [7 uses])
(note 277 278 5 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 5 277 282 34 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 282 5 281 35 170 (nil) [1 uses])
(note 281 282 9 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 9 281 286 35 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 286 9 285 36 171 (nil) [1 uses])
(note 285 286 13 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 13 285 249 36 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 249 13 250 37 150 (nil) [0 uses])
(note 250 249 251 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 256 37 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 256 251 257 37 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ <retval> ])
        (nil)))
(insn 257 256 0 37 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":810:1 -1
     (nil))

;; Function HAL_TIMEx_OCN_Stop_IT (HAL_TIMEx_OCN_Stop_IT, funcdef_no=342, decl_uid=9473, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 24 (    1)


HAL_TIMEx_OCN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} r102={1d,23u} r103={1d,22u} r113={1d,1u} r114={1d,1u} r115={4d,23u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u,1e} r127={1d,1u,1e} r129={1d,1u} r130={1d,1u} r131={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,2u,1e} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,9u} r146={1d,9u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} 
;;    total ref usage 278{86d,186u,6e} in 136{136 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,32] 102[33,33] 103[34,34] 113[35,35] 114[36,36] 115[37,40] 116[41,41] 117[42,42] 118[43,43] 119[44,44] 120[45,45] 121[46,46] 123[47,47] 124[48,48] 125[49,49] 127[50,50] 129[51,51] 130[52,52] 131[53,53] 133[54,54] 135[55,55] 136[56,56] 137[57,57] 140[58,58] 142[59,59] 143[60,60] 144[61,65] 145[66,66] 146[67,67] 147[68,68] 148[69,69] 149[70,70] 150[71,71] 151[72,72] 152[73,73] 153[74,74] 154[75,75] 155[76,76] 156[77,77] 157[78,78] 158[79,79] 159[80,80] 160[81,81] 161[82,82] 163[83,83] 165[84,84] 167[85,85] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[33],103[34]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[33],103[34]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 22 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d33(bb 0 insn -1) }u3(103){ d34(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 146
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145 146
;; live  kill	 100 [cc]
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[33],103[34]
;; rd  gen 	(2) 145[66],146[67]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31,32],145[66],146[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d33(bb 0 insn -1) }u11(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 113[35],114[36],115[40]
;; rd  kill	(6) 113[35],114[36],115[37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],115[40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d33(bb 0 insn -1) }u20(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 115 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 115 116 117
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 115[39],116[41],117[42]
;; rd  kill	(6) 115[37,38,39,40],116[41],117[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],115[39],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ d5(bb 0 insn -1) }u27(13){ d6(bb 0 insn -1) }u28(102){ d33(bb 0 insn -1) }u29(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 115 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 115 118 119
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 115[38],118[43],119[44]
;; rd  kill	(6) 115[37,38,39,40],118[43],119[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],115[38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ d5(bb 0 insn -1) }u36(13){ d6(bb 0 insn -1) }u37(102){ d33(bb 0 insn -1) }u38(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 115 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 115 120 121
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 115[37],120[45],121[46]
;; rd  kill	(6) 115[37,38,39,40],120[45],121[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],115[37],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 4 3 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ d5(bb 0 insn -1) }u45(13){ d6(bb 0 insn -1) }u46(102){ d33(bb 0 insn -1) }u47(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 146
;; lr  def 	 100 [cc] 137 140 142 143 147 148 149 150 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 137 140 142 143 147 148 149 150 151 152
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(11) 100[31],137[57],140[58],142[59],143[60],147[68],148[69],149[70],150[71],151[72],152[73]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32],137[57],140[58],142[59],143[60],147[68],148[69],149[70],150[71],151[72],152[73]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(7){ d5(bb 0 insn -1) }u72(13){ d6(bb 0 insn -1) }u73(102){ d33(bb 0 insn -1) }u74(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 123 124
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(2) 123[47],124[48]
;; rd  kill	(2) 123[47],124[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 8 7 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(7){ d5(bb 0 insn -1) }u80(13){ d6(bb 0 insn -1) }u81(102){ d33(bb 0 insn -1) }u82(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 125 153 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 125 153 154
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(4) 100[30],125[49],153[74],154[75]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],125[49],153[74],154[75]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d33(bb 0 insn -1) }u92(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 127 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 127 155 156
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(4) 100[29],127[50],155[76],156[77]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],127[50],155[76],156[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u99(7){ d5(bb 0 insn -1) }u100(13){ d6(bb 0 insn -1) }u101(102){ d33(bb 0 insn -1) }u102(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 129 130
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(2) 129[51],130[52]
;; rd  kill	(2) 129[51],130[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 11 9 10 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u107(7){ d5(bb 0 insn -1) }u108(13){ d6(bb 0 insn -1) }u109(102){ d33(bb 0 insn -1) }u110(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 131 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 131 157 158
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(4) 100[28],131[53],157[78],158[79]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],131[53],157[78],158[79]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u117(7){ d5(bb 0 insn -1) }u118(13){ d6(bb 0 insn -1) }u119(102){ d33(bb 0 insn -1) }u120(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 133 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 100 [cc] 133 159 160
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(4) 100[27],133[54],159[80],160[81]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],133[54],159[80],160[81]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(7){ d5(bb 0 insn -1) }u128(13){ d6(bb 0 insn -1) }u129(102){ d33(bb 0 insn -1) }u130(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 135 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 146
;; live  gen 	 135 136
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(2) 135[55],136[56]
;; rd  kill	(2) 135[55],136[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 14 12 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u135(7){ d5(bb 0 insn -1) }u136(13){ d6(bb 0 insn -1) }u137(102){ d33(bb 0 insn -1) }u138(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],115[37,38,39,40],145[66],146[67]
;; rd  gen 	(1) 100[26]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 15 )->[16]->( 23 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u141(7){ d5(bb 0 insn -1) }u142(13){ d6(bb 0 insn -1) }u143(102){ d33(bb 0 insn -1) }u144(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  def 	 144 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 144 161
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(2) 144[61],161[82]
;; rd  kill	(6) 144[61,62,63,64,65],161[82]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(7){ d5(bb 0 insn -1) }u149(13){ d6(bb 0 insn -1) }u150(102){ d33(bb 0 insn -1) }u151(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(1) 100[25]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 17 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u154(7){ d5(bb 0 insn -1) }u155(13){ d6(bb 0 insn -1) }u156(102){ d33(bb 0 insn -1) }u157(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 163
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(2) 144[65],163[83]
;; rd  kill	(6) 144[61,62,63,64,65],163[83]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 17 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u160(7){ d5(bb 0 insn -1) }u161(13){ d6(bb 0 insn -1) }u162(102){ d33(bb 0 insn -1) }u163(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(1) 100[24]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; rd  out 	(5) 7[5],13[6],102[33],103[34],145[66]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u166(7){ d5(bb 0 insn -1) }u167(13){ d6(bb 0 insn -1) }u168(102){ d33(bb 0 insn -1) }u169(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 165
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[33],103[34],145[66]
;; rd  gen 	(2) 144[64],165[84]
;; rd  kill	(6) 144[61,62,63,64,65],165[84]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 19 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u172(7){ d5(bb 0 insn -1) }u173(13){ d6(bb 0 insn -1) }u174(102){ d33(bb 0 insn -1) }u175(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 167
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[33],103[34],145[66]
;; rd  gen 	(2) 144[63],167[85]
;; rd  kill	(6) 144[61,62,63,64,65],167[85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[63]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u178(7){ d5(bb 0 insn -1) }u179(13){ d6(bb 0 insn -1) }u180(102){ d33(bb 0 insn -1) }u181(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(1) 144[62]
;; rd  kill	(5) 144[61,62,63,64,65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[62]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 20 16 22 18 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u182(7){ d5(bb 0 insn -1) }u183(13){ d6(bb 0 insn -1) }u184(102){ d33(bb 0 insn -1) }u185(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[33],103[34],144[61,62,63,64,65]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u188(0){ d0(bb 23 insn 194) }u189(7){ d5(bb 0 insn -1) }u190(13){ d6(bb 0 insn -1) }u191(102){ d33(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[33],103[34]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 23 insn 194) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 79 to worklist
  Adding insn 105 to worklist
  Adding insn 103 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 164 to worklist
  Adding insn 168 to worklist
  Adding insn 174 to worklist
  Adding insn 178 to worklist
  Adding insn 185 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
  Adding insn 194 to worklist
Processing use of (reg 144 [ <retval> ]) in insn 194:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
Processing use of (reg 146 [ Channel ]) in insn 6:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 195:
Processing use of (reg 145 [ htim ]) in insn 185:
  Adding insn 2 to worklist
Processing use of (subreg (reg 167) 0) in insn 185:
  Adding insn 183 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 145 [ htim ]) in insn 178:
Processing use of (subreg (reg 165) 0) in insn 178:
  Adding insn 176 to worklist
Processing use of (reg 100 cc) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 146 [ Channel ]) in insn 173:
Processing use of (reg 145 [ htim ]) in insn 168:
Processing use of (subreg (reg 163) 0) in insn 168:
  Adding insn 166 to worklist
Processing use of (reg 100 cc) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 146 [ Channel ]) in insn 163:
Processing use of (reg 145 [ htim ]) in insn 158:
Processing use of (subreg (reg 161) 0) in insn 158:
  Adding insn 156 to worklist
Processing use of (reg 100 cc) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 146 [ Channel ]) in insn 153:
Processing use of (reg 115 [ _4 ]) in insn 146:
  Adding insn 24 to worklist
  Adding insn 36 to worklist
  Adding insn 48 to worklist
  Adding insn 60 to worklist
Processing use of (reg 145 [ htim ]) in insn 60:
Processing use of (reg 145 [ htim ]) in insn 48:
Processing use of (reg 145 [ htim ]) in insn 36:
Processing use of (reg 145 [ htim ]) in insn 24:
Processing use of (reg 115 [ _4 ]) in insn 148:
Processing use of (reg 136 [ _28 ]) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 135 [ _27 ]) in insn 147:
Processing use of (reg 115 [ _4 ]) in insn 139:
Processing use of (reg 100 cc) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 160) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 133 [ _25 ]) in insn 141:
Processing use of (reg 159) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 115 [ _4 ]) in insn 132:
Processing use of (reg 100 cc) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 158) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 131 [ _23 ]) in insn 134:
Processing use of (reg 157) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 115 [ _4 ]) in insn 124:
Processing use of (reg 115 [ _4 ]) in insn 126:
Processing use of (reg 130 [ _22 ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 129 [ _21 ]) in insn 125:
Processing use of (reg 115 [ _4 ]) in insn 117:
Processing use of (reg 100 cc) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 156) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 127 [ _19 ]) in insn 119:
Processing use of (reg 155) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 115 [ _4 ]) in insn 110:
Processing use of (reg 100 cc) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 154) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 125 [ _17 ]) in insn 112:
Processing use of (reg 153) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 115 [ _4 ]) in insn 103:
Processing use of (reg 115 [ _4 ]) in insn 105:
Processing use of (reg 124 [ _16 ]) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 123 [ _15 ]) in insn 104:
Processing use of (reg 115 [ _4 ]) in insn 79:
Processing use of (reg 115 [ _4 ]) in insn 85:
Processing use of (reg 142 [ _54 ]) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 140 [ _52 ]) in insn 84:
Processing use of (reg 150) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 148 [ tmp ]) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 147) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 149) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 146 [ Channel ]) in insn 80:
Processing use of (reg 115 [ _4 ]) in insn 87:
Processing use of (reg 115 [ _4 ]) in insn 88:
Processing use of (reg 143 [ _55 ]) in insn 88:
Processing use of (reg 115 [ _4 ]) in insn 94:
Processing use of (reg 100 cc) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 152) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 137 [ tmpccer ]) in insn 98:
Processing use of (reg 151) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 115 [ _4 ]) in insn 61:
Processing use of (reg 115 [ _4 ]) in insn 63:
Processing use of (reg 121 [ _12 ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 120 [ _11 ]) in insn 62:
Processing use of (reg 115 [ _4 ]) in insn 49:
Processing use of (reg 115 [ _4 ]) in insn 51:
Processing use of (reg 119 [ _9 ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 118 [ _8 ]) in insn 50:
Processing use of (reg 115 [ _4 ]) in insn 37:
Processing use of (reg 115 [ _4 ]) in insn 39:
Processing use of (reg 117 [ _6 ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 116 [ _5 ]) in insn 38:
Processing use of (reg 115 [ _4 ]) in insn 25:
Processing use of (reg 114 [ _3 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 115 [ _4 ]) in insn 27:
Processing use of (reg 113 [ _2 ]) in insn 26:
Processing use of (reg 146 [ Channel ]) in insn 17:
Processing use of (reg 146 [ Channel ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} r102={1d,23u} r103={1d,22u} r113={1d,1u} r114={1d,1u} r115={4d,23u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u,1e} r127={1d,1u,1e} r129={1d,1u} r130={1d,1u} r131={1d,1u,1e} r133={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,2u,1e} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,9u} r146={1d,9u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} 
;;    total ref usage 278{86d,186u,6e} in 136{136 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 145 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 146 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":825:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(jump_insn 17 16 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 146 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 146 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 18)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 18))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil))))
 -> 18)
(code_label 21 17 22 3 188 (nil) [1 uses])
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 114 [ _3 ])
        (and:SI (reg:SI 113 [ _2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 30 29 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 33 30 34 4 187 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 36 35 37 4 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 4 (set (reg:SI 116 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _4->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 4 (set (reg:SI 117 [ _6 ])
        (and:SI (reg:SI 116 [ _5 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 39 38 40 4 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _4->DIER+0 S4 A32])
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 42 41 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 45 42 46 5 186 (nil) [1 uses])
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 48 47 49 5 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg:SI 118 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 5 (set (reg:SI 119 [ _9 ])
        (and:SI (reg:SI 118 [ _8 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
        (nil)))
(insn 51 50 52 5 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _7->DIER+0 S4 A32])
        (reg:SI 119 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _9 ])
        (nil)))
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 54 53 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 57 54 58 6 184 (nil) [1 uses])
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 60 59 61 6 (set (reg/f:SI 115 [ _4 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 6 (set (reg:SI 120 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 6 (set (reg:SI 121 [ _12 ])
        (and:SI (reg:SI 120 [ _11 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _11 ])
        (nil)))
(insn 63 62 64 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])
        (reg:SI 121 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _12 ])
        (nil)))
(debug_insn 64 63 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 65 64 66 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 66 65 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 67 66 68 7 189 (nil) [0 uses])
(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:SI D#17 (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI TIMx (debug_expr:SI D#17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 75 74 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 79 78 80 7 (set (reg:SI 140 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 81 80 82 7 (set (reg:SI 149)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 7 (set (reg:SI 148 [ tmp ])
        (ashift:SI (reg:SI 149)
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 147)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 147))
                (nil)))))
(insn 83 82 84 7 (set (reg:SI 150)
        (not:SI (reg:SI 148 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 148 [ tmp ])
        (nil)))
(insn 84 83 85 7 (set (reg:SI 142 [ _54 ])
        (and:SI (reg:SI 150)
            (reg:SI 140 [ _52 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 140 [ _52 ])
            (nil))))
(insn 85 84 86 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 142 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _54 ])
        (nil)))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 87 86 88 7 (set (reg:SI 143 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 143 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _55 ])
        (nil)))
(debug_insn 89 88 90 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 94 93 95 7 (set (reg/v:SI 137 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 7 (var_location:SI tmpccer (reg/v:SI 137 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 97 96 98 7 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 7 (set (reg:SI 152)
        (and:SI (reg/v:SI 137 [ tmpccer ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpccer ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 137 [ tmpccer ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 99 98 100 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(jump_insn 100 99 101 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 101 100 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 103 102 104 8 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 8 (set (reg:SI 124 [ _16 ])
        (and:SI (reg:SI 123 [ _15 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 105 104 106 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 12 [0xc])) [1 prephitmp_70->DIER+0 S4 A32])
        (reg:SI 124 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _16 ])
        (nil)))
(code_label 106 105 107 9 190 (nil) [1 uses])
(note 107 106 108 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 109 108 110 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 110 109 111 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 112 9 (set (reg:SI 153)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 9 (set (reg:SI 154)
        (and:SI (reg:SI 125 [ _17 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 125 [ _17 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 113 112 114 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 114 113 115 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 116 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 117 116 118 10 (set (reg:SI 127 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 10 (set (reg:SI 155)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 10 (set (reg:SI 156)
        (and:SI (reg:SI 127 [ _19 ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 127 [ _19 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 120 119 121 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(jump_insn 121 120 122 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 124 123 125 11 (set (reg:SI 129 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 11 (set (reg:SI 130 [ _22 ])
        (and:SI (reg:SI 129 [ _21 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(insn 126 125 127 11 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 130 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
        (nil)))
(code_label 127 126 128 12 191 (nil) [2 uses])
(note 128 127 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 130 129 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 132 131 133 12 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 134 12 (set (reg:SI 157)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 12 (set (reg:SI 158)
        (and:SI (reg:SI 131 [ _23 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 131 [ _23 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 135 134 136 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(jump_insn 136 135 137 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 138 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 139 138 140 13 (set (reg:SI 133 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _4 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 13 (set (reg:SI 159)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 13 (set (reg:SI 160)
        (and:SI (reg:SI 133 [ _25 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ _25 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 142 141 143 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 143 142 144 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 146 145 147 14 (set (reg:SI 135 [ _27 ])
        (mem/v:SI (reg/f:SI 115 [ _4 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 14 (set (reg:SI 136 [ _28 ])
        (and:SI (reg:SI 135 [ _27 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _27 ])
        (nil)))
(insn 148 147 149 14 (set (mem/v:SI (reg/f:SI 115 [ _4 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 136 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _4 ])
            (nil))))
(code_label 149 148 150 15 192 (nil) [2 uses])
(note 150 149 151 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 152 151 153 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(insn 153 152 154 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 154 153 155 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 156 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 16 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 6 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 6 158 161 16 (set (reg/v:SI 144 [ <retval> ])
        (reg/v:SI 146 [ Channel ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 23
(code_label 161 6 162 17 193 (nil) [1 uses])
(note 162 161 163 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 165 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 171)
(note 165 164 166 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 168 18 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 168 166 8 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 163) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 8 168 171 18 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 171 8 172 19 194 (nil) [1 uses])
(note 172 171 173 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (nil)))
(jump_insn 174 173 175 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 181)
(note 175 174 176 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 178 20 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 176 5 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 5 178 181 20 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 181 5 182 21 195 (nil) [1 uses])
(note 182 181 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 185 21 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 183 7 21 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 7 185 200 21 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 200 7 199 22 196 (nil) [10 uses])
(note 199 200 9 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 186 22 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 186 9 187 23 183 (nil) [0 uses])
(note 187 186 188 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 194 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(insn 194 189 195 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 195 194 0 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":891:1 -1
     (nil))

;; Function HAL_TIMEx_OCN_Start_DMA (HAL_TIMEx_OCN_Start_DMA, funcdef_no=343, decl_uid=9478, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 56 n_edges 92 count 56 (    1)


HAL_TIMEx_OCN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,55u} r12={8d} r13={1d,59u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,38u} r101={4d} r102={1d,55u} r103={1d,54u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,4u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r136={4d,27u,7e} r137={1d,1u} r138={1d,1u} r139={1d,4u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={3d,1u} r165={2d,1u} r166={1d,3u} r168={1d,3u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,2u} r175={1d,24u} r176={1d,13u} r177={1d,7u} r178={1d,6u} r181={1d,1u} r184={1d,1u} r186={1d,1u} r189={1d,1u} r191={1d,1u} r194={1d,1u} r196={1d,1u} r199={1d,1u} r201={1d,1u} r204={1d,1u} r206={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} 
;;    total ref usage 988{510d,469u,9e} in 294{290 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	100
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 387, 388, 389, 390, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404
;;  reg->defs[] map:	0[0,9] 1[10,18] 2[19,27] 3[28,36] 7[37,37] 12[38,45] 13[46,46] 14[47,51] 15[52,55] 16[56,60] 17[61,65] 18[66,70] 19[71,75] 20[76,80] 21[81,85] 22[86,90] 23[91,95] 24[96,100] 25[101,105] 26[106,110] 27[111,115] 28[116,120] 29[121,125] 30[126,130] 31[131,135] 48[136,139] 49[140,143] 50[144,147] 51[148,151] 52[152,155] 53[156,159] 54[160,163] 55[164,167] 56[168,171] 57[172,175] 58[176,179] 59[180,183] 60[184,187] 61[188,191] 62[192,195] 63[196,199] 64[200,203] 65[204,207] 66[208,211] 67[212,215] 68[216,219] 69[220,223] 70[224,227] 71[228,231] 72[232,235] 73[236,239] 74[240,243] 75[244,247] 76[248,251] 77[252,255] 78[256,259] 79[260,263] 80[264,267] 81[268,271] 82[272,275] 83[276,279] 84[280,283] 85[284,287] 86[288,291] 87[292,295] 88[296,299] 89[300,303] 90[304,307] 91[308,311] 92[312,315] 93[316,319] 94[320,323] 95[324,327] 96[328,331] 97[332,335] 98[336,339] 99[340,343] 100[344,386] 101[387,390] 102[391,391] 103[392,392] 104[393,396] 105[397,400] 106[401,404] 113[405,405] 114[406,406] 115[407,407] 116[408,408] 117[409,409] 118[410,410] 119[411,411] 120[412,412] 127[413,413] 128[414,414] 129[415,415] 136[416,419] 137[420,420] 138[421,421] 139[422,422] 146[423,423] 147[424,424] 148[425,425] 155[426,426] 156[427,427] 157[428,428] 158[429,429] 159[430,430] 160[431,431] 161[432,432] 162[433,433] 163[434,434] 164[435,437] 165[438,439] 166[440,440] 168[441,441] 169[442,442] 171[443,443] 172[444,444] 173[445,445] 174[446,453] 175[454,454] 176[455,455] 177[456,456] 178[457,457] 181[458,458] 184[459,459] 186[460,460] 189[461,461] 191[462,462] 194[463,463] 196[464,464] 199[465,465] 201[466,466] 204[467,467] 206[468,468] 209[469,469] 212[470,470] 213[471,471] 215[472,472] 217[473,473] 219[474,474] 221[475,475] 222[476,476] 223[477,477] 224[478,478] 225[479,479] 226[480,480] 227[481,481] 228[482,482] 229[483,483] 230[484,484] 231[485,485] 232[486,486] 233[487,487] 234[488,488] 235[489,489] 236[490,490] 237[491,491] 238[492,492] 239[493,493] 240[494,494] 241[495,495] 242[496,496] 243[497,497] 244[498,498] 245[499,499] 246[500,500] 247[501,501] 248[502,502] 249[503,503] 250[504,504] 251[505,505] 252[506,506] 253[507,507] 254[508,508] 255[509,509] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d18(1){ }d27(2){ }d36(3){ }d37(7){ }d46(13){ }d51(14){ }d60(16){ }d65(17){ }d70(18){ }d75(19){ }d80(20){ }d85(21){ }d90(22){ }d95(23){ }d100(24){ }d105(25){ }d110(26){ }d115(27){ }d120(28){ }d125(29){ }d130(30){ }d135(31){ }d391(102){ }d392(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[18],2[27],3[36],7[37],13[46],14[51],16[60],17[65],18[70],19[75],20[80],21[85],22[90],23[95],24[100],25[105],26[110],27[115],28[120],29[125],30[130],31[135],102[391],103[392]
;; rd  kill	(126) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14,15,16,17,18],2[19,20,21,22,23,24,25,26,27],3[28,29,30,31,32,33,34,35,36],7[37],13[46],14[47,48,49,50,51],16[56,57,58,59,60],17[61,62,63,64,65],18[66,67,68,69,70],19[71,72,73,74,75],20[76,77,78,79,80],21[81,82,83,84,85],22[86,87,88,89,90],23[91,92,93,94,95],24[96,97,98,99,100],25[101,102,103,104,105],26[106,107,108,109,110],27[111,112,113,114,115],28[116,117,118,119,120],29[121,122,123,124,125],30[126,127,128,129,130],31[131,132,133,134,135],102[391],103[392]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[9],1[18],2[27],3[36],7[37],13[46],102[391],103[392]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d37(bb 0 insn -1) }u1(13){ d46(bb 0 insn -1) }u2(102){ d391(bb 0 insn -1) }u3(103){ d392(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 175 176 177 178
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 175 176 177 178
;; live  kill	
;; rd  in  	(8) 0[9],1[18],2[27],3[36],7[37],13[46],102[391],103[392]
;; rd  gen 	(5) 100[386],175[454],176[455],177[456],178[457]
;; rd  kill	(4) 175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 2 )->[3]->( 55 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d37(bb 0 insn -1) }u12(13){ d46(bb 0 insn -1) }u13(102){ d391(bb 0 insn -1) }u14(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 174 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 174 181
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(3) 100[385],174[446],181[458]
;; rd  kill	(9) 174[446,447,448,449,450,451,452,453],181[458]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],174[446],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d37(bb 0 insn -1) }u20(13){ d46(bb 0 insn -1) }u21(102){ d391(bb 0 insn -1) }u22(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[384]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 4 )->[5]->( 54 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d37(bb 0 insn -1) }u26(13){ d46(bb 0 insn -1) }u27(102){ d391(bb 0 insn -1) }u28(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 113 164 184 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 113 164 184 186
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[383],113[405],164[437],184[459],186[460]
;; rd  kill	(6) 113[405],164[435,436,437],184[459],186[460]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],164[437],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d37(bb 0 insn -1) }u35(13){ d46(bb 0 insn -1) }u36(102){ d391(bb 0 insn -1) }u37(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[382]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 6 )->[7]->( 54 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ d37(bb 0 insn -1) }u41(13){ d46(bb 0 insn -1) }u42(102){ d391(bb 0 insn -1) }u43(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 114 164 189 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 114 164 189 191
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[381],114[406],164[436],189[461],191[462]
;; rd  kill	(6) 114[406],164[435,436,437],189[461],191[462]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],164[436],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 6 )->[8]->( 54 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ d37(bb 0 insn -1) }u50(13){ d46(bb 0 insn -1) }u51(102){ d391(bb 0 insn -1) }u52(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 115 164 194 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 115 164 194 196
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[380],115[407],164[435],194[463],196[464]
;; rd  kill	(6) 115[407],164[435,436,437],194[463],196[464]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],164[435],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 54 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(7){ d37(bb 0 insn -1) }u59(13){ d46(bb 0 insn -1) }u60(102){ d391(bb 0 insn -1) }u61(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[379]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 9 3 )->[10]->( 53 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(7){ d37(bb 0 insn -1) }u65(13){ d46(bb 0 insn -1) }u66(102){ d391(bb 0 insn -1) }u67(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 116 165 199 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 116 165 199 201
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],174[446],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[378],116[408],165[439],199[465],201[466]
;; rd  kill	(5) 116[408],165[438,439],199[465],201[466]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],165[439],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(7){ d37(bb 0 insn -1) }u74(13){ d46(bb 0 insn -1) }u75(102){ d391(bb 0 insn -1) }u76(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[377]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 11 )->[12]->( 53 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u79(7){ d37(bb 0 insn -1) }u80(13){ d46(bb 0 insn -1) }u81(102){ d391(bb 0 insn -1) }u82(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 117 165 204 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 117 165 204 206
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[376],117[409],165[438],204[467],206[468]
;; rd  kill	(5) 117[409],165[438,439],204[467],206[468]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],165[438],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 11 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u88(7){ d37(bb 0 insn -1) }u89(13){ d46(bb 0 insn -1) }u90(102){ d391(bb 0 insn -1) }u91(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[375]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 13 )->[14]->( 52 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u94(7){ d37(bb 0 insn -1) }u95(13){ d46(bb 0 insn -1) }u96(102){ d391(bb 0 insn -1) }u97(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 118 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 118 209
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(3) 100[374],118[410],209[469]
;; rd  kill	(2) 118[410],209[469]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 30 32 14 16 18 26 28 51 53 )->[15]->( 55 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(7){ d37(bb 0 insn -1) }u103(13){ d46(bb 0 insn -1) }u104(102){ d391(bb 0 insn -1) }u105(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 174[453]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[453]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 13 )->[16]->( 50 15 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u106(7){ d37(bb 0 insn -1) }u107(13){ d46(bb 0 insn -1) }u108(102){ d391(bb 0 insn -1) }u109(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 119 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 119 212
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(3) 100[373],119[411],212[470]
;; rd  kill	(2) 119[411],212[470]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 53 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u114(7){ d37(bb 0 insn -1) }u115(13){ d46(bb 0 insn -1) }u116(102){ d391(bb 0 insn -1) }u117(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[372]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 17 52 )->[18]->( 15 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u120(7){ d37(bb 0 insn -1) }u121(13){ d46(bb 0 insn -1) }u122(102){ d391(bb 0 insn -1) }u123(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[371]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 17 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u126(7){ d37(bb 0 insn -1) }u127(13){ d46(bb 0 insn -1) }u128(102){ d391(bb 0 insn -1) }u129(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[370]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 19 )->[20]->( 26 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u132(7){ d37(bb 0 insn -1) }u133(13){ d46(bb 0 insn -1) }u134(102){ d391(bb 0 insn -1) }u135(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 213
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 213[471]
;; rd  kill	(1) 213[471]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 19 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u138(7){ d37(bb 0 insn -1) }u139(13){ d46(bb 0 insn -1) }u140(102){ d391(bb 0 insn -1) }u141(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[369]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 21 )->[22]->( 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u144(7){ d37(bb 0 insn -1) }u145(13){ d46(bb 0 insn -1) }u146(102){ d391(bb 0 insn -1) }u147(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 215
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 215[472]
;; rd  kill	(1) 215[472]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u150(7){ d37(bb 0 insn -1) }u151(13){ d46(bb 0 insn -1) }u152(102){ d391(bb 0 insn -1) }u153(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[368]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 23 52 )->[24]->( 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u156(7){ d37(bb 0 insn -1) }u157(13){ d46(bb 0 insn -1) }u158(102){ d391(bb 0 insn -1) }u159(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 217
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 217[473]
;; rd  kill	(1) 217[473]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 23 50 51 )->[25]->( 46 26 28 30 32 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u162(7){ d37(bb 0 insn -1) }u163(13){ d46(bb 0 insn -1) }u164(102){ d391(bb 0 insn -1) }u165(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  def 	 100 [cc] 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 219
;; live  kill	 100 [cc]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 219[474]
;; rd  kill	(1) 219[474]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 20 25 )->[26]->( 15 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u170(7){ d37(bb 0 insn -1) }u171(13){ d46(bb 0 insn -1) }u172(102){ d391(bb 0 insn -1) }u173(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 221 222 223 224 225 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 120 221 222 223 224 225 226
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[7],100[347],120[412],221[475],222[476],223[477],224[478],225[479],226[480]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],120[412],221[475],222[476],223[477],224[478],225[479],226[480]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 26 )->[27]->( 34 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u195(7){ d37(bb 0 insn -1) }u196(13){ d46(bb 0 insn -1) }u197(102){ d391(bb 0 insn -1) }u198(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 127 128 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 127 128 136
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 127[413],128[414],136[419]
;; rd  kill	(6) 127[413],128[414],136[416,417,418,419]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],136[419],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 22 25 )->[28]->( 15 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u204(7){ d37(bb 0 insn -1) }u205(13){ d46(bb 0 insn -1) }u206(102){ d391(bb 0 insn -1) }u207(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 227 228 229 230 231 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 129 227 228 229 230 231 232
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[5],100[346],129[415],227[481],228[482],229[483],230[484],231[485],232[486]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],129[415],227[481],228[482],229[483],230[484],231[485],232[486]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 28 )->[29]->( 34 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u229(7){ d37(bb 0 insn -1) }u230(13){ d46(bb 0 insn -1) }u231(102){ d391(bb 0 insn -1) }u232(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 136 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 136 137 138
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 136[418],137[420],138[421]
;; rd  kill	(6) 136[416,417,418,419],137[420],138[421]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],136[418],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 24 25 )->[30]->( 15 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u238(7){ d37(bb 0 insn -1) }u239(13){ d46(bb 0 insn -1) }u240(102){ d391(bb 0 insn -1) }u241(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 139 233 234 235 236 237 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 139 233 234 235 236 237 238
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[3],100[345],139[422],233[487],234[488],235[489],236[490],237[491],238[492]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],139[422],233[487],234[488],235[489],236[490],237[491],238[492]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 30 )->[31]->( 34 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u263(7){ d37(bb 0 insn -1) }u264(13){ d46(bb 0 insn -1) }u265(102){ d391(bb 0 insn -1) }u266(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 136 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 136 146 147
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 136[417],146[423],147[424]
;; rd  kill	(6) 136[416,417,418,419],146[423],147[424]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],136[417],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 25 )->[32]->( 15 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u272(7){ d37(bb 0 insn -1) }u273(13){ d46(bb 0 insn -1) }u274(102){ d391(bb 0 insn -1) }u275(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 148 239 240 241 242 243 244
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 148 239 240 241 242 243 244
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[1],100[344],148[425],239[493],240[494],241[495],242[496],243[497],244[498]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],148[425],239[493],240[494],241[495],242[496],243[497],244[498]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u297(7){ d37(bb 0 insn -1) }u298(13){ d46(bb 0 insn -1) }u299(102){ d391(bb 0 insn -1) }u300(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 136 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 136 155 156
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 136[416],155[426],156[427]
;; rd  kill	(6) 136[416,417,418,419],155[426],156[427]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],136[416],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 29 27 33 31 )->[34]->( 42 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u306(7){ d37(bb 0 insn -1) }u307(13){ d46(bb 0 insn -1) }u308(102){ d391(bb 0 insn -1) }u309(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; lr  def 	 100 [cc] 157 158 168 169 171 172 173 245 246 247 248
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 176
;; live  gen 	 100 [cc] 157 158 168 169 171 172 173 245 246 247 248
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],136[416,417,418,419],176[455]
;; rd  gen 	(12) 100[362],157[428],158[429],168[441],169[442],171[443],172[444],173[445],245[499],246[500],247[501],248[502]
;; rd  kill	(11) 157[428],158[429],168[441],169[442],171[443],172[444],173[445],245[499],246[500],247[501],248[502]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 34 )->[35]->( 42 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u335(7){ d37(bb 0 insn -1) }u336(13){ d46(bb 0 insn -1) }u337(102){ d391(bb 0 insn -1) }u338(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(1) 100[361]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 35 )->[36]->( 42 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u341(7){ d37(bb 0 insn -1) }u342(13){ d46(bb 0 insn -1) }u343(102){ d391(bb 0 insn -1) }u344(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 249
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(2) 100[360],249[503]
;; rd  kill	(1) 249[503]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 36 )->[37]->( 42 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u349(7){ d37(bb 0 insn -1) }u350(13){ d46(bb 0 insn -1) }u351(102){ d391(bb 0 insn -1) }u352(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 250
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(2) 100[359],250[504]
;; rd  kill	(1) 250[504]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 37 )->[38]->( 42 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u357(7){ d37(bb 0 insn -1) }u358(13){ d46(bb 0 insn -1) }u359(102){ d391(bb 0 insn -1) }u360(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 251
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(2) 100[358],251[505]
;; rd  kill	(1) 251[505]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 38 )->[39]->( 42 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u365(7){ d37(bb 0 insn -1) }u366(13){ d46(bb 0 insn -1) }u367(102){ d391(bb 0 insn -1) }u368(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 252
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(2) 100[357],252[506]
;; rd  kill	(1) 252[506]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 39 )->[40]->( 42 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u373(7){ d37(bb 0 insn -1) }u374(13){ d46(bb 0 insn -1) }u375(102){ d391(bb 0 insn -1) }u376(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 253
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 253
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(2) 100[356],253[507]
;; rd  kill	(1) 253[507]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 40 )->[41]->( 42 45 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u381(7){ d37(bb 0 insn -1) }u382(13){ d46(bb 0 insn -1) }u383(102){ d391(bb 0 insn -1) }u384(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 254
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(2) 100[355],254[508]
;; rd  kill	(1) 254[508]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 39 40 38 37 36 35 34 41 )->[42]->( 43 47 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u389(7){ d37(bb 0 insn -1) }u390(13){ d46(bb 0 insn -1) }u391(102){ d391(bb 0 insn -1) }u392(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 159 166 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 100 [cc] 159 166 255
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(4) 100[354],159[430],166[440],255[509]
;; rd  kill	(3) 159[430],166[440],255[509]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
;; rd  out 	(9) 7[37],13[46],102[391],103[392],136[416,417,418,419],166[440]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 42 )->[43]->( 44 48 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u400(7){ d37(bb 0 insn -1) }u401(13){ d46(bb 0 insn -1) }u402(102){ d391(bb 0 insn -1) }u403(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 166
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],136[416,417,418,419],166[440]
;; rd  gen 	(1) 100[353]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 43 )->[44]->( 55 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u406(7){ d37(bb 0 insn -1) }u407(13){ d46(bb 0 insn -1) }u408(102){ d391(bb 0 insn -1) }u409(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 160 161 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 160 161 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(3) 160[431],161[432],174[452]
;; rd  kill	(10) 160[431],161[432],174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[452]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 41 )->[45]->( 55 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u414(7){ d37(bb 0 insn -1) }u415(13){ d46(bb 0 insn -1) }u416(102){ d391(bb 0 insn -1) }u417(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 162 163 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 162 163 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(3) 162[433],163[434],174[451]
;; rd  kill	(10) 162[433],163[434],174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[451]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 25 )->[46]->( 55 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u422(7){ d37(bb 0 insn -1) }u423(13){ d46(bb 0 insn -1) }u424(102){ d391(bb 0 insn -1) }u425(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 174[450]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[450]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 42 )->[47]->( 55 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u426(7){ d37(bb 0 insn -1) }u427(13){ d46(bb 0 insn -1) }u428(102){ d391(bb 0 insn -1) }u429(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],136[416,417,418,419],166[440]
;; rd  gen 	(1) 174[449]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[449]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 43 )->[48]->( 55 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u430(7){ d37(bb 0 insn -1) }u431(13){ d46(bb 0 insn -1) }u432(102){ d391(bb 0 insn -1) }u433(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],136[416,417,418,419]
;; rd  gen 	(1) 174[448]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[448]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 54 )->[49]->( 55 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u434(7){ d37(bb 0 insn -1) }u435(13){ d46(bb 0 insn -1) }u436(102){ d391(bb 0 insn -1) }u437(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 174[447]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[447]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 16 )->[50]->( 51 25 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u438(7){ d37(bb 0 insn -1) }u439(13){ d46(bb 0 insn -1) }u440(102){ d391(bb 0 insn -1) }u441(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[352]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 50 )->[51]->( 15 25 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u444(7){ d37(bb 0 insn -1) }u445(13){ d46(bb 0 insn -1) }u446(102){ d391(bb 0 insn -1) }u447(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[351]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 14 )->[52]->( 18 24 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u450(7){ d37(bb 0 insn -1) }u451(13){ d46(bb 0 insn -1) }u452(102){ d391(bb 0 insn -1) }u453(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[350]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 10 12 )->[53]->( 17 15 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u456(7){ d37(bb 0 insn -1) }u457(13){ d46(bb 0 insn -1) }u458(102){ d391(bb 0 insn -1) }u459(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[37],13[46],102[391],103[392],165[438,439],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[349]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 8 5 7 )->[54]->( 49 9 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u462(7){ d37(bb 0 insn -1) }u463(13){ d46(bb 0 insn -1) }u464(102){ d391(bb 0 insn -1) }u465(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[37],13[46],102[391],103[392],164[435,436,437],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[348]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 49 3 15 44 45 46 47 48 )->[55]->( 1 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u468(7){ d37(bb 0 insn -1) }u469(13){ d46(bb 0 insn -1) }u470(102){ d391(bb 0 insn -1) }u471(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(16) 7[37],13[46],102[391],103[392],174[446,447,448,449,450,451,452,453],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[37],13[46],102[391],103[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 55 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u474(0){ d0(bb 55 insn 453) }u475(7){ d37(bb 0 insn -1) }u476(13){ d46(bb 0 insn -1) }u477(102){ d391(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[37],13[46],102[391],103[392]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 55 insn 453) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 36 to worklist
  Adding insn 39 to worklist
  Adding insn 51 to worklist
  Adding insn 54 to worklist
  Adding insn 66 to worklist
  Adding insn 78 to worklist
  Adding insn 82 to worklist
  Adding insn 94 to worklist
  Adding insn 97 to worklist
  Adding insn 109 to worklist
  Adding insn 116 to worklist
  Adding insn 112 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 135 to worklist
  Adding insn 138 to worklist
  Adding insn 143 to worklist
  Adding insn 147 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 165 to worklist
  Adding insn 169 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 206 to worklist
  Adding insn 202 to worklist
  Adding insn 194 to worklist
  Adding insn 191 to worklist
  Adding insn 188 to worklist
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 241 to worklist
  Adding insn 237 to worklist
  Adding insn 229 to worklist
  Adding insn 226 to worklist
  Adding insn 223 to worklist
  Adding insn 247 to worklist
  Adding insn 245 to worklist
  Adding insn 276 to worklist
  Adding insn 272 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 258 to worklist
  Adding insn 282 to worklist
  Adding insn 280 to worklist
  Adding insn 311 to worklist
  Adding insn 307 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 293 to worklist
  Adding insn 317 to worklist
  Adding insn 315 to worklist
  Adding insn 355 to worklist
  Adding insn 351 to worklist
  Adding insn 349 to worklist
  Adding insn 343 to worklist
  Adding insn 341 to worklist
  Adding insn 339 to worklist
  Adding insn 336 to worklist
  Adding insn 358 to worklist
  Adding insn 362 to worklist
  Adding insn 366 to worklist
  Adding insn 370 to worklist
  Adding insn 374 to worklist
  Adding insn 378 to worklist
  Adding insn 382 to worklist
  Adding insn 392 to worklist
  Adding insn 386 to worklist
  Adding insn 395 to worklist
  Adding insn 400 to worklist
  Adding insn 398 to worklist
  Adding insn 408 to worklist
  Adding insn 406 to worklist
  Adding insn 419 to worklist
  Adding insn 422 to worklist
  Adding insn 431 to worklist
  Adding insn 440 to worklist
  Adding insn 447 to worklist
  Adding insn 454 to worklist
Finished finding needed instructions:
  Adding insn 453 to worklist
Processing use of (reg 174 [ <retval> ]) in insn 453:
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 10 to worklist
  Adding insn 12 to worklist
  Adding insn 13 to worklist
  Adding insn 27 to worklist
Processing use of (subreg (reg 181 [ htim_64(D)->ChannelNState[0] ]) 0) in insn 27:
Processing use of (reg 0 r0) in insn 454:
Processing use of (reg 100 cc) in insn 447:
  Adding insn 446 to worklist
Processing use of (reg 164 [ iftmp.21_65 ]) in insn 446:
  Adding insn 45 to worklist
  Adding insn 60 to worklist
  Adding insn 72 to worklist
Processing use of (subreg (reg 196) 0) in insn 72:
  Adding insn 70 to worklist
Processing use of (reg 100 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 115 [ _4 ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (subreg (reg 194 [ htim_64(D)->ChannelNState[3] ]) 0) in insn 68:
Processing use of (subreg (reg 191) 0) in insn 60:
  Adding insn 58 to worklist
Processing use of (reg 100 cc) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 114 [ _3 ]) in insn 57:
  Adding insn 56 to worklist
Processing use of (subreg (reg 189 [ htim_64(D)->ChannelNState[2] ]) 0) in insn 56:
Processing use of (subreg (reg 186) 0) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 113 [ _2 ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (subreg (reg 184 [ htim_64(D)->ChannelNState[1] ]) 0) in insn 41:
Processing use of (reg 100 cc) in insn 440:
  Adding insn 439 to worklist
Processing use of (reg 165 [ iftmp.22_72 ]) in insn 439:
  Adding insn 88 to worklist
  Adding insn 103 to worklist
Processing use of (subreg (reg 206) 0) in insn 103:
  Adding insn 101 to worklist
Processing use of (reg 100 cc) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 117 [ _6 ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (subreg (reg 204 [ htim_64(D)->ChannelNState[1] ]) 0) in insn 99:
Processing use of (subreg (reg 201) 0) in insn 88:
  Adding insn 86 to worklist
Processing use of (reg 100 cc) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 116 [ _5 ]) in insn 85:
  Adding insn 84 to worklist
Processing use of (subreg (reg 199 [ htim_64(D)->ChannelNState[0] ]) 0) in insn 84:
Processing use of (reg 100 cc) in insn 431:
  Adding insn 430 to worklist
Processing use of (reg 177 [ pData ]) in insn 430:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 422:
  Adding insn 421 to worklist
Processing use of (reg 178 [ Length ]) in insn 421:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 100 cc) in insn 419:
  Adding insn 418 to worklist
Processing use of (reg 177 [ pData ]) in insn 418:
Processing use of (reg 136 [ _26 ]) in insn 406:
  Adding insn 209 to worklist
  Adding insn 244 to worklist
  Adding insn 279 to worklist
  Adding insn 314 to worklist
Processing use of (reg 175 [ htim ]) in insn 314:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 175 [ htim ]) in insn 279:
Processing use of (reg 175 [ htim ]) in insn 244:
Processing use of (reg 175 [ htim ]) in insn 209:
Processing use of (reg 136 [ _26 ]) in insn 408:
Processing use of (reg 163 [ _56 ]) in insn 408:
  Adding insn 407 to worklist
Processing use of (reg 162 [ _55 ]) in insn 407:
Processing use of (reg 136 [ _26 ]) in insn 398:
Processing use of (reg 136 [ _26 ]) in insn 400:
Processing use of (reg 161 [ _54 ]) in insn 400:
  Adding insn 399 to worklist
Processing use of (reg 160 [ _53 ]) in insn 399:
Processing use of (reg 100 cc) in insn 395:
  Adding insn 394 to worklist
Processing use of (reg 166 [ tmpsmcr ]) in insn 394:
  Adding insn 388 to worklist
Processing use of (reg 159 [ _52 ]) in insn 388:
Processing use of (reg 255) in insn 388:
  Adding insn 387 to worklist
Processing use of (reg 136 [ _26 ]) in insn 386:
Processing use of (reg 100 cc) in insn 392:
  Adding insn 391 to worklist
Processing use of (reg 166 [ tmpsmcr ]) in insn 391:
Processing use of (reg 100 cc) in insn 382:
  Adding insn 381 to worklist
Processing use of (reg 136 [ _26 ]) in insn 381:
Processing use of (reg 254) in insn 381:
  Adding insn 380 to worklist
Processing use of (reg 100 cc) in insn 378:
  Adding insn 377 to worklist
Processing use of (reg 136 [ _26 ]) in insn 377:
Processing use of (reg 253) in insn 377:
  Adding insn 376 to worklist
Processing use of (reg 100 cc) in insn 374:
  Adding insn 373 to worklist
Processing use of (reg 136 [ _26 ]) in insn 373:
Processing use of (reg 252) in insn 373:
  Adding insn 372 to worklist
Processing use of (reg 100 cc) in insn 370:
  Adding insn 369 to worklist
Processing use of (reg 136 [ _26 ]) in insn 369:
Processing use of (reg 251) in insn 369:
  Adding insn 368 to worklist
Processing use of (reg 100 cc) in insn 366:
  Adding insn 365 to worklist
Processing use of (reg 136 [ _26 ]) in insn 365:
Processing use of (reg 250) in insn 365:
  Adding insn 364 to worklist
Processing use of (reg 100 cc) in insn 362:
  Adding insn 361 to worklist
Processing use of (reg 136 [ _26 ]) in insn 361:
Processing use of (reg 249) in insn 361:
  Adding insn 360 to worklist
Processing use of (reg 100 cc) in insn 358:
  Adding insn 357 to worklist
Processing use of (reg 136 [ _26 ]) in insn 357:
Processing use of (reg 136 [ _26 ]) in insn 336:
Processing use of (reg 136 [ _26 ]) in insn 339:
Processing use of (reg 171 [ _108 ]) in insn 339:
  Adding insn 338 to worklist
Processing use of (reg 169 [ _106 ]) in insn 338:
Processing use of (reg 247) in insn 338:
  Adding insn 337 to worklist
Processing use of (reg 168 [ tmp ]) in insn 337:
  Adding insn 333 to worklist
Processing use of (reg 245) in insn 333:
  Adding insn 331 to worklist
Processing use of (reg 246) in insn 333:
  Adding insn 332 to worklist
Processing use of (reg 176 [ Channel ]) in insn 331:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 136 [ _26 ]) in insn 341:
Processing use of (reg 136 [ _26 ]) in insn 343:
Processing use of (reg 173 [ _110 ]) in insn 343:
  Adding insn 342 to worklist
Processing use of (reg 168 [ tmp ]) in insn 342:
Processing use of (reg 172 [ _109 ]) in insn 342:
Processing use of (reg 136 [ _26 ]) in insn 349:
Processing use of (reg 136 [ _26 ]) in insn 351:
Processing use of (reg 158 [ _51 ]) in insn 351:
  Adding insn 350 to worklist
Processing use of (reg 157 [ _50 ]) in insn 350:
Processing use of (reg 100 cc) in insn 355:
  Adding insn 354 to worklist
Processing use of (reg 136 [ _26 ]) in insn 354:
Processing use of (reg 248) in insn 354:
  Adding insn 353 to worklist
Processing use of (reg 136 [ _26 ]) in insn 315:
Processing use of (reg 136 [ _26 ]) in insn 317:
Processing use of (reg 156 [ _48 ]) in insn 317:
  Adding insn 316 to worklist
Processing use of (reg 155 [ _47 ]) in insn 316:
Processing use of (reg 148 [ _39 ]) in insn 293:
  Adding insn 291 to worklist
Processing use of (reg 239) in insn 293:
  Adding insn 292 to worklist
Processing use of (reg 175 [ htim ]) in insn 291:
Processing use of (reg 148 [ _39 ]) in insn 296:
Processing use of (reg 240) in insn 296:
  Adding insn 295 to worklist
Processing use of (reg 148 [ _39 ]) in insn 299:
Processing use of (reg 241) in insn 299:
  Adding insn 298 to worklist
Processing use of (reg 13 sp) in insn 307:
Processing use of (reg 0 r0) in insn 307:
  Adding insn 306 to worklist
Processing use of (reg 1 r1) in insn 307:
  Adding insn 305 to worklist
Processing use of (reg 2 r2) in insn 307:
  Adding insn 304 to worklist
Processing use of (reg 3 r3) in insn 307:
  Adding insn 303 to worklist
Processing use of (reg 178 [ Length ]) in insn 303:
Processing use of (reg 242) in insn 304:
  Adding insn 302 to worklist
Processing use of (reg 243 [ htim_64(D)->Instance ]) in insn 302:
  Adding insn 301 to worklist
Processing use of (reg 175 [ htim ]) in insn 301:
Processing use of (reg 177 [ pData ]) in insn 305:
Processing use of (reg 148 [ _39 ]) in insn 306:
Processing use of (reg 100 cc) in insn 311:
  Adding insn 310 to worklist
Processing use of (reg 244) in insn 310:
  Adding insn 308 to worklist
Processing use of (reg 0 r0) in insn 308:
Processing use of (reg 136 [ _26 ]) in insn 280:
Processing use of (reg 136 [ _26 ]) in insn 282:
Processing use of (reg 147 [ _38 ]) in insn 282:
  Adding insn 281 to worklist
Processing use of (reg 146 [ _37 ]) in insn 281:
Processing use of (reg 139 [ _29 ]) in insn 258:
  Adding insn 256 to worklist
Processing use of (reg 233) in insn 258:
  Adding insn 257 to worklist
Processing use of (reg 175 [ htim ]) in insn 256:
Processing use of (reg 139 [ _29 ]) in insn 261:
Processing use of (reg 234) in insn 261:
  Adding insn 260 to worklist
Processing use of (reg 139 [ _29 ]) in insn 264:
Processing use of (reg 235) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 13 sp) in insn 272:
Processing use of (reg 0 r0) in insn 272:
  Adding insn 271 to worklist
Processing use of (reg 1 r1) in insn 272:
  Adding insn 270 to worklist
Processing use of (reg 2 r2) in insn 272:
  Adding insn 269 to worklist
Processing use of (reg 3 r3) in insn 272:
  Adding insn 268 to worklist
Processing use of (reg 178 [ Length ]) in insn 268:
Processing use of (reg 236) in insn 269:
  Adding insn 267 to worklist
Processing use of (reg 237 [ htim_64(D)->Instance ]) in insn 267:
  Adding insn 266 to worklist
Processing use of (reg 175 [ htim ]) in insn 266:
Processing use of (reg 177 [ pData ]) in insn 270:
Processing use of (reg 139 [ _29 ]) in insn 271:
Processing use of (reg 100 cc) in insn 276:
  Adding insn 275 to worklist
Processing use of (reg 238) in insn 275:
  Adding insn 273 to worklist
Processing use of (reg 0 r0) in insn 273:
Processing use of (reg 136 [ _26 ]) in insn 245:
Processing use of (reg 136 [ _26 ]) in insn 247:
Processing use of (reg 138 [ _28 ]) in insn 247:
  Adding insn 246 to worklist
Processing use of (reg 137 [ _27 ]) in insn 246:
Processing use of (reg 129 [ _19 ]) in insn 223:
  Adding insn 221 to worklist
Processing use of (reg 227) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 175 [ htim ]) in insn 221:
Processing use of (reg 129 [ _19 ]) in insn 226:
Processing use of (reg 228) in insn 226:
  Adding insn 225 to worklist
Processing use of (reg 129 [ _19 ]) in insn 229:
Processing use of (reg 229) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 13 sp) in insn 237:
Processing use of (reg 0 r0) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 1 r1) in insn 237:
  Adding insn 235 to worklist
Processing use of (reg 2 r2) in insn 237:
  Adding insn 234 to worklist
Processing use of (reg 3 r3) in insn 237:
  Adding insn 233 to worklist
Processing use of (reg 178 [ Length ]) in insn 233:
Processing use of (reg 230) in insn 234:
  Adding insn 232 to worklist
Processing use of (reg 231 [ htim_64(D)->Instance ]) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 175 [ htim ]) in insn 231:
Processing use of (reg 177 [ pData ]) in insn 235:
Processing use of (reg 129 [ _19 ]) in insn 236:
Processing use of (reg 100 cc) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 232) in insn 240:
  Adding insn 238 to worklist
Processing use of (reg 0 r0) in insn 238:
Processing use of (reg 136 [ _26 ]) in insn 210:
Processing use of (reg 128 [ _18 ]) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 136 [ _26 ]) in insn 212:
Processing use of (reg 127 [ _17 ]) in insn 211:
Processing use of (reg 120 [ _9 ]) in insn 188:
  Adding insn 186 to worklist
Processing use of (reg 221) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 175 [ htim ]) in insn 186:
Processing use of (reg 120 [ _9 ]) in insn 191:
Processing use of (reg 222) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 120 [ _9 ]) in insn 194:
Processing use of (reg 223) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 13 sp) in insn 202:
Processing use of (reg 0 r0) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 1 r1) in insn 202:
  Adding insn 200 to worklist
Processing use of (reg 2 r2) in insn 202:
  Adding insn 199 to worklist
Processing use of (reg 3 r3) in insn 202:
  Adding insn 198 to worklist
Processing use of (reg 178 [ Length ]) in insn 198:
Processing use of (reg 224) in insn 199:
  Adding insn 197 to worklist
Processing use of (reg 225 [ htim_64(D)->Instance ]) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 175 [ htim ]) in insn 196:
Processing use of (reg 177 [ pData ]) in insn 200:
Processing use of (reg 120 [ _9 ]) in insn 201:
Processing use of (reg 100 cc) in insn 206:
  Adding insn 205 to worklist
Processing use of (reg 226) in insn 205:
  Adding insn 203 to worklist
Processing use of (reg 0 r0) in insn 203:
Processing use of (reg 175 [ htim ]) in insn 177:
Processing use of (subreg (reg 219) 0) in insn 177:
  Adding insn 175 to worklist
Processing use of (reg 176 [ Channel ]) in insn 179:
Processing use of (reg 176 [ Channel ]) in insn 179:
Processing use of (reg 175 [ htim ]) in insn 169:
Processing use of (subreg (reg 217) 0) in insn 169:
  Adding insn 167 to worklist
Processing use of (reg 100 cc) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 176 [ Channel ]) in insn 164:
Processing use of (reg 175 [ htim ]) in insn 158:
Processing use of (subreg (reg 215) 0) in insn 158:
  Adding insn 156 to worklist
Processing use of (reg 100 cc) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 176 [ Channel ]) in insn 153:
Processing use of (reg 175 [ htim ]) in insn 147:
Processing use of (subreg (reg 213) 0) in insn 147:
  Adding insn 145 to worklist
Processing use of (reg 100 cc) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 176 [ Channel ]) in insn 142:
Processing use of (reg 100 cc) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 178 [ Length ]) in insn 137:
Processing use of (reg 100 cc) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 177 [ pData ]) in insn 134:
Processing use of (reg 175 [ htim ]) in insn 123:
Processing use of (reg 100 cc) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 119 [ _8 ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (subreg (reg 212 [ htim_64(D)->ChannelNState[3] ]) 0) in insn 125:
Processing use of (reg 175 [ htim ]) in insn 112:
Processing use of (reg 100 cc) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 118 [ _7 ]) in insn 115:
  Adding insn 114 to worklist
Processing use of (subreg (reg 209 [ htim_64(D)->ChannelNState[2] ]) 0) in insn 114:
Processing use of (reg 100 cc) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 176 [ Channel ]) in insn 108:
Processing use of (reg 175 [ htim ]) in insn 97:
Processing use of (reg 100 cc) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 176 [ Channel ]) in insn 93:
Processing use of (reg 175 [ htim ]) in insn 82:
Processing use of (reg 100 cc) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 176 [ Channel ]) in insn 77:
Processing use of (reg 175 [ htim ]) in insn 66:
Processing use of (reg 175 [ htim ]) in insn 54:
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 176 [ Channel ]) in insn 50:
Processing use of (reg 175 [ htim ]) in insn 39:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 176 [ Channel ]) in insn 35:
Processing use of (reg 175 [ htim ]) in insn 25:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 174 [ <retval> ]) in insn 28:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 176 [ Channel ]) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,55u} r12={8d} r13={1d,59u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,38u} r101={4d} r102={1d,55u} r103={1d,54u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,4u} r127={1d,1u} r128={1d,1u} r129={1d,4u} r136={4d,27u,7e} r137={1d,1u} r138={1d,1u} r139={1d,4u} r146={1d,1u} r147={1d,1u} r148={1d,4u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={3d,1u} r165={2d,1u} r166={1d,3u} r168={1d,3u} r169={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,2u} r175={1d,24u} r176={1d,13u} r177={1d,7u} r178={1d,6u} r181={1d,1u} r184={1d,1u} r186={1d,1u} r189={1d,1u} r191={1d,1u} r194={1d,1u} r196={1d,1u} r199={1d,1u} r201={1d,1u} r204={1d,1u} r206={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} 
;;    total ref usage 988{510d,469u,9e} in 294{290 regular + 4 call} insns.
(note 14 0 473 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 473 14 2 2 (var_location:SI D#19 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(insn 2 473 3 2 (set (reg/v/f:SI 175 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 176 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 177 [ pData ])
        (reg:SI 2 r2 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pData ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 178 [ Length ])
        (reg:SI 3 r3 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":908:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Length ])
        (nil)))
(note 6 5 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 6 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 33)
(note 23 22 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 3 (set (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 27 25 28 3 (set (reg:SI 174 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 181 [ htim_64(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 181 [ htim_64(D)->ChannelNState[0] ])
        (nil)))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 174 [ <retval> ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 33 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 472)
      ; pc falls through to BB 10
(code_label 33 29 34 4 202 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 48)
(note 37 36 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 37 41 5 (set (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 39 42 5 (set (reg:SI 113 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 184 [ htim_64(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 184 [ htim_64(D)->ChannelNState[1] ])
        (nil)))
(insn 42 41 43 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 43 42 45 5 (set (reg:SI 186)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 45 43 48 5 (set (reg:SI 164 [ iftmp.21_65 ])
        (zero_extend:SI (subreg:QI (reg:SI 186) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
      ; pc falls through to BB 54
(code_label 48 45 49 6 205 (nil) [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 63)
(note 52 51 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 54 52 56 7 (set (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 56 54 57 7 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 189 [ htim_64(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 189 [ htim_64(D)->ChannelNState[2] ])
        (nil)))
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _3 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 58 57 60 7 (set (reg:SI 191)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 60 58 63 7 (set (reg:SI 164 [ iftmp.21_65 ])
        (zero_extend:SI (subreg:QI (reg:SI 191) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
      ; pc falls through to BB 54
(code_label 63 60 64 8 207 (nil) [1 uses])
(note 64 63 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 66 64 68 8 (set (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 68 66 69 8 (set (reg:SI 115 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 194 [ htim_64(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 194 [ htim_64(D)->ChannelNState[3] ])
        (nil)))
(insn 69 68 70 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _4 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 70 69 72 8 (set (reg:SI 196)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 72 70 75 8 (set (reg:SI 164 [ iftmp.21_65 ])
        (zero_extend:SI (subreg:QI (reg:SI 196) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
      ; pc falls through to BB 54
(note 75 72 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(insn 77 76 78 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 78 77 79 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 91)
(code_label 79 78 80 10 204 (nil) [0 uses])
(note 80 79 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 82 80 84 10 (set (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 84 82 85 10 (set (reg:SI 116 [ _5 ])
        (zero_extend:SI (subreg:QI (reg:SI 199 [ htim_64(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 199 [ htim_64(D)->ChannelNState[0] ])
        (nil)))
(insn 85 84 86 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _5 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 86 85 88 10 (set (reg:SI 201)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 88 86 91 10 (set (reg:SI 165 [ iftmp.22_72 ])
        (zero_extend:SI (subreg:QI (reg:SI 201) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
      ; pc falls through to BB 53
(code_label 91 88 92 11 208 (nil) [1 uses])
(note 92 91 93 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 95 94 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 97 95 99 12 (set (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 99 97 100 12 (set (reg:SI 117 [ _6 ])
        (zero_extend:SI (subreg:QI (reg:SI 204 [ htim_64(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 204 [ htim_64(D)->ChannelNState[1] ])
        (nil)))
(insn 100 99 101 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(insn 101 100 103 12 (set (reg:SI 206)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 103 101 106 12 (set (reg:SI 165 [ iftmp.22_72 ])
        (zero_extend:SI (subreg:QI (reg:SI 206) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
      ; pc falls through to BB 53
(code_label 106 103 107 13 210 (nil) [1 uses])
(note 107 106 108 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 109 108 110 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 120)
(note 110 109 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 110 114 14 (set (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 114 112 115 14 (set (reg:SI 118 [ _7 ])
        (zero_extend:SI (subreg:QI (reg:SI 209 [ htim_64(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 209 [ htim_64(D)->ChannelNState[2] ])
        (nil)))
(insn 115 114 116 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _7 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(jump_insn 116 115 128 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 426)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 426)
(code_label 128 116 117 15 214 (nil) [6 uses])
(note 117 128 8 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 8 117 120 15 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":933:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 120 8 121 16 211 (nil) [1 uses])
(note 121 120 123 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 123 121 125 16 (set (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 125 123 126 16 (set (reg:SI 119 [ _8 ])
        (zero_extend:SI (subreg:QI (reg:SI 212 [ htim_64(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 212 [ htim_64(D)->ChannelNState[3] ])
        (nil)))
(insn 126 125 127 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(jump_insn 127 126 438 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 415)
      ; pc falls through to BB 15
(code_label 438 127 132 17 229 (nil) [1 uses])
(note 132 438 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(insn 134 133 135 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 177 [ pData ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 135 134 429 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 139)
(code_label 429 135 136 18 227 (nil) [1 uses])
(note 136 429 137 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 178 [ Length ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 138 137 139 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 128)
(code_label 139 138 140 19 215 (nil) [1 uses])
(note 140 139 141 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 142 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(insn 142 141 143 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 143 142 144 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 151)
(note 144 143 145 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 147 20 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 145 148 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 68 [0x44])) [0 htim_64(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(debug_insn 148 147 151 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
      ; pc falls through to BB 26
(code_label 151 148 152 21 216 (nil) [1 uses])
(note 152 151 153 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 154 153 155 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 162)
(note 155 154 156 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 22 (set (reg:SI 215)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 159 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 69 [0x45])) [0 htim_64(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 215) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 159 158 162 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
      ; pc falls through to BB 28
(code_label 162 159 163 23 218 (nil) [1 uses])
(note 163 162 164 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 432 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 173)
(code_label 432 165 166 24 228 (nil) [0 uses])
(note 166 432 167 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 24 (set (reg:SI 217)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 167 170 24 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 70 [0x46])) [0 htim_64(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 217) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 170 169 173 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
      ; pc falls through to BB 30
(code_label 173 170 174 25 220 (nil) [2 uses])
(note 174 173 175 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 177 25 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 175 178 25 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 71 [0x47])) [0 htim_64(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 219) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(debug_insn 178 177 179 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 179 178 183 25 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 176 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 176 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 180)) [0  S4 A32])
                    (label_ref:SI 459)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 180))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 459 (insn_list:REG_LABEL_TARGET 409 (nil))))
 -> 180)
(code_label 183 179 184 26 217 (nil) [1 uses])
(note 184 183 185 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 186 185 187 26 (set (reg/f:SI 120 [ _9 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 36 [0x24])) [5 htim_64(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 188 26 (set (reg/f:SI 221)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 187 189 26 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 44 [0x2c])) [10 _9->XferCpltCallback+0 S4 A32])
        (reg/f:SI 221)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221)
        (nil)))
(debug_insn 189 188 190 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 190 189 191 26 (set (reg/f:SI 222)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 26 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 48 [0x30])) [10 _9->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 222)
        (nil)))
(debug_insn 192 191 193 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 193 192 194 26 (set (reg/f:SI 223)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 26 (set (mem/f:SI (plus:SI (reg/f:SI 120 [ _9 ])
                (const_int 52 [0x34])) [10 _9->XferErrorCallback+0 S4 A32])
        (reg/f:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(debug_insn 195 194 196 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 196 195 197 26 (set (reg/f:SI 225 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 197 196 198 26 (set (reg/f:SI 224)
        (plus:SI (reg/f:SI 225 [ htim_64(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 225 [ htim_64(D)->Instance ])
        (nil)))
(insn 198 197 199 26 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 199 198 200 26 (set (reg:SI 2 r2)
        (reg/f:SI 224)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 224)
        (nil)))
(insn 200 199 201 26 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 201 200 202 26 (set (reg:SI 0 r0)
        (reg/f:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120 [ _9 ])
        (nil)))
(call_insn 202 201 203 26 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 203 202 205 26 (set (reg:SI 226)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 205 203 206 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(jump_insn 206 205 207 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 128)
(note 207 206 208 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 209 208 210 27 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 210 209 211 27 (set (reg:SI 127 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _16->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 27 (set (reg:SI 128 [ _18 ])
        (ior:SI (reg:SI 127 [ _17 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _17 ])
        (nil)))
(insn 212 211 213 27 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _16->DIER+0 S4 A32])
        (reg:SI 128 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _18 ])
        (nil)))
(debug_insn 213 212 214 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 214 213 215 27 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 215 214 218 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
      ; pc falls through to BB 34
(code_label 218 215 219 28 219 (nil) [1 uses])
(note 219 218 220 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 220 219 221 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 221 220 222 28 (set (reg/f:SI 129 [ _19 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 40 [0x28])) [5 htim_64(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 223 28 (set (reg/f:SI 227)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 28 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 44 [0x2c])) [10 _19->XferCpltCallback+0 S4 A32])
        (reg/f:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227)
        (nil)))
(debug_insn 224 223 225 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 225 224 226 28 (set (reg/f:SI 228)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 225 227 28 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 48 [0x30])) [10 _19->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(debug_insn 227 226 228 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 228 227 229 28 (set (reg/f:SI 229)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 229 228 230 28 (set (mem/f:SI (plus:SI (reg/f:SI 129 [ _19 ])
                (const_int 52 [0x34])) [10 _19->XferErrorCallback+0 S4 A32])
        (reg/f:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(debug_insn 230 229 231 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 231 230 232 28 (set (reg/f:SI 231 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 231 233 28 (set (reg/f:SI 230)
        (plus:SI (reg/f:SI 231 [ htim_64(D)->Instance ])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 231 [ htim_64(D)->Instance ])
        (nil)))
(insn 233 232 234 28 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 234 233 235 28 (set (reg:SI 2 r2)
        (reg/f:SI 230)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 230)
        (nil)))
(insn 235 234 236 28 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 236 235 237 28 (set (reg:SI 0 r0)
        (reg/f:SI 129 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129 [ _19 ])
        (nil)))
(call_insn 237 236 238 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 238 237 240 28 (set (reg:SI 232)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 240 238 241 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 232)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(jump_insn 241 240 242 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 128)
(note 242 241 243 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 244 243 245 29 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 245 244 246 29 (set (reg:SI 137 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _26->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 29 (set (reg:SI 138 [ _28 ])
        (ior:SI (reg:SI 137 [ _27 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _27 ])
        (nil)))
(insn 247 246 248 29 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _26->DIER+0 S4 A32])
        (reg:SI 138 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _28 ])
        (nil)))
(debug_insn 248 247 249 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 249 248 250 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 250 249 253 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
      ; pc falls through to BB 34
(code_label 253 250 254 30 221 (nil) [1 uses])
(note 254 253 255 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 255 254 256 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 256 255 257 30 (set (reg/f:SI 139 [ _29 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 44 [0x2c])) [5 htim_64(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 257 256 258 30 (set (reg/f:SI 233)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 258 257 259 30 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 44 [0x2c])) [10 _29->XferCpltCallback+0 S4 A32])
        (reg/f:SI 233)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 259 258 260 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 260 259 261 30 (set (reg/f:SI 234)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 260 262 30 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 48 [0x30])) [10 _29->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 234)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))
(debug_insn 262 261 263 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 263 262 264 30 (set (reg/f:SI 235)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 264 263 265 30 (set (mem/f:SI (plus:SI (reg/f:SI 139 [ _29 ])
                (const_int 52 [0x34])) [10 _29->XferErrorCallback+0 S4 A32])
        (reg/f:SI 235)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 265 264 266 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 266 265 267 30 (set (reg/f:SI 237 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 267 266 268 30 (set (reg/f:SI 236)
        (plus:SI (reg/f:SI 237 [ htim_64(D)->Instance ])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 237 [ htim_64(D)->Instance ])
        (nil)))
(insn 268 267 269 30 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 269 268 270 30 (set (reg:SI 2 r2)
        (reg/f:SI 236)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 236)
        (nil)))
(insn 270 269 271 30 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 271 270 272 30 (set (reg:SI 0 r0)
        (reg/f:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _29 ])
        (nil)))
(call_insn 272 271 273 30 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 273 272 275 30 (set (reg:SI 238)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 275 273 276 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 238)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(jump_insn 276 275 277 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 128)
(note 277 276 278 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 279 278 280 31 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 280 279 281 31 (set (reg:SI 146 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _36->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 280 282 31 (set (reg:SI 147 [ _38 ])
        (ior:SI (reg:SI 146 [ _37 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _37 ])
        (nil)))
(insn 282 281 283 31 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _36->DIER+0 S4 A32])
        (reg:SI 147 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _38 ])
        (nil)))
(debug_insn 283 282 284 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 284 283 285 31 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 285 284 288 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
      ; pc falls through to BB 34
(code_label 288 285 289 32 222 (nil) [1 uses])
(note 289 288 290 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 290 289 291 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 291 290 292 32 (set (reg/f:SI 148 [ _39 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 48 [0x30])) [5 htim_64(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 291 293 32 (set (reg/f:SI 239)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 293 292 294 32 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 44 [0x2c])) [10 _39->XferCpltCallback+0 S4 A32])
        (reg/f:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))
(debug_insn 294 293 295 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 295 294 296 32 (set (reg/f:SI 240)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 296 295 297 32 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 48 [0x30])) [10 _39->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (nil)))
(debug_insn 297 296 298 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 298 297 299 32 (set (reg/f:SI 241)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 299 298 300 32 (set (mem/f:SI (plus:SI (reg/f:SI 148 [ _39 ])
                (const_int 52 [0x34])) [10 _39->XferErrorCallback+0 S4 A32])
        (reg/f:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 241)
        (nil)))
(debug_insn 300 299 301 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 301 300 302 32 (set (reg/f:SI 243 [ htim_64(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 302 301 303 32 (set (reg/f:SI 242)
        (plus:SI (reg/f:SI 243 [ htim_64(D)->Instance ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 243 [ htim_64(D)->Instance ])
        (nil)))
(insn 303 302 304 32 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 304 303 305 32 (set (reg:SI 2 r2)
        (reg/f:SI 242)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 242)
        (nil)))
(insn 305 304 306 32 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 306 305 307 32 (set (reg:SI 0 r0)
        (reg/f:SI 148 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148 [ _39 ])
        (nil)))
(call_insn 307 306 308 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 308 307 310 32 (set (reg:SI 244)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 310 308 311 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
(jump_insn 311 310 312 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 128)
(note 312 311 313 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 313 312 314 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 314 313 315 33 (set (reg/f:SI 136 [ _26 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 315 314 316 33 (set (reg:SI 155 [ _47 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _46->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 316 315 317 33 (set (reg:SI 156 [ _48 ])
        (ior:SI (reg:SI 155 [ _47 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _47 ])
        (nil)))
(insn 317 316 318 33 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 12 [0xc])) [1 _46->DIER+0 S4 A32])
        (reg:SI 156 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _48 ])
        (nil)))
(debug_insn 318 317 319 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 319 318 320 33 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 320 319 321 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 321 320 322 34 224 (nil) [0 uses])
(note 322 321 323 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 323 322 324 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 324 323 325 34 (var_location:SI D#18 (mem/f:SI (debug_expr:SI D#19) [3 htim_64(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 325 324 326 34 (var_location:SI TIMx (debug_expr:SI D#18)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 326 325 327 34 (var_location:SI Channel (reg/v:SI 176 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 327 326 328 34 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 34 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 329 328 330 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 330 329 331 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 331 330 332 34 (set (reg:SI 245)
        (and:SI (reg/v:SI 176 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ Channel ])
        (nil)))
(insn 332 331 333 34 (set (reg:SI 246)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 333 332 334 34 (set (reg/v:SI 168 [ tmp ])
        (ashift:SI (reg:SI 246)
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 245)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 245))
                (nil)))))
(debug_insn 334 333 335 34 (var_location:SI tmp (reg/v:SI 168 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 335 334 336 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 336 335 337 34 (set (reg:SI 169 [ _106 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 337 336 338 34 (set (reg:SI 247)
        (not:SI (reg/v:SI 168 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 338 337 339 34 (set (reg:SI 171 [ _108 ])
        (and:SI (reg:SI 247)
            (reg:SI 169 [ _106 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg:SI 169 [ _106 ])
            (nil))))
(insn 339 338 340 34 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 171 [ _108 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ _108 ])
        (nil)))
(debug_insn 340 339 341 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 341 340 342 34 (set (reg:SI 172 [ _109 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 343 34 (set (reg:SI 173 [ _110 ])
        (ior:SI (reg/v:SI 168 [ tmp ])
            (reg:SI 172 [ _109 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _109 ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ tmp ])
            (nil))))
(insn 343 342 344 34 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 32 [0x20])) [1 prephitmp_70->CCER+0 S4 A32])
        (reg:SI 173 [ _110 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _110 ])
        (nil)))
(debug_insn 344 343 345 34 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 345 344 346 34 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 346 345 347 34 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 347 346 348 34 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 349 348 350 34 (set (reg:SI 157 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 349 351 34 (set (reg:SI 158 [ _51 ])
        (ior:SI (reg:SI 157 [ _50 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _50 ])
        (nil)))
(insn 351 350 352 34 (set (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 68 [0x44])) [1 prephitmp_70->BDTR+0 S4 A32])
        (reg:SI 158 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _51 ])
        (nil)))
(debug_insn 352 351 353 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(insn 353 352 354 34 (set (reg:SI 248)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 354 353 355 34 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 248))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 355 354 356 34 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 356 355 357 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 357 356 358 35 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 358 357 359 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 359 358 360 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 36 (set (reg:SI 249)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 361 360 362 36 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 362 361 363 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 363 362 364 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 37 (set (reg:SI 250)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 365 364 366 37 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 250))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 366 365 367 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 367 366 368 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 38 (set (reg:SI 251)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 369 368 370 38 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 251))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 370 369 371 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 371 370 372 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 372 371 373 39 (set (reg:SI 252)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 373 372 374 39 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 374 373 375 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 375 374 376 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 40 (set (reg:SI 253)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 377 376 378 40 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 253))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 253)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 378 377 379 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 383)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 383)
(note 379 378 380 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 380 379 381 41 (set (reg:SI 254)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 382 41 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 136 [ _26 ])
            (reg:SI 254))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 136 [ _26 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 382 381 383 41 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 403)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 403)
(code_label 383 382 384 42 225 (nil) [7 uses])
(note 384 383 385 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 385 384 386 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 386 385 387 42 (set (reg:SI 159 [ _52 ])
        (mem/v:SI (plus:SI (reg/f:SI 136 [ _26 ])
                (const_int 8 [0x8])) [1 prephitmp_70->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 387 386 388 42 (set (reg:SI 255)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 388 387 389 42 (set (reg/v:SI 166 [ tmpsmcr ])
        (and:SI (reg:SI 159 [ _52 ])
            (reg:SI 255))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 255)
        (expr_list:REG_DEAD (reg:SI 159 [ _52 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 159 [ _52 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 389 388 390 42 (var_location:SI tmpsmcr (reg/v:SI 166 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 390 389 391 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 391 390 392 42 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 166 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 392 391 393 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 463)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 463)
(note 393 392 394 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 166 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 166 [ tmpsmcr ])
        (nil)))
(jump_insn 395 394 396 43 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 467)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 467)
(note 396 395 397 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 397 396 398 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 -1
     (nil))
(insn 398 397 399 44 (set (reg:SI 160 [ _53 ])
        (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 399 398 400 44 (set (reg:SI 161 [ _54 ])
        (ior:SI (reg:SI 160 [ _53 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _53 ])
        (nil)))
(insn 400 399 9 44 (set (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 161 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _54 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _26 ])
            (nil))))
(insn 9 400 403 44 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 403 9 404 45 226 (nil) [1 uses])
(note 404 403 405 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 405 404 406 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 406 405 407 45 (set (reg:SI 162 [ _55 ])
        (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 45 (set (reg:SI 163 [ _56 ])
        (ior:SI (reg:SI 162 [ _55 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _55 ])
        (nil)))
(insn 408 407 11 45 (set (mem/v:SI (reg/f:SI 136 [ _26 ]) [1 prephitmp_70->CR1+0 S4 A32])
        (reg:SI 163 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _56 ])
        (expr_list:REG_DEAD (reg/f:SI 136 [ _26 ])
            (nil))))
(insn 11 408 459 45 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 459 11 458 46 231 (nil) [10 uses])
(note 458 459 7 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 7 458 463 46 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 463 7 462 47 232 (nil) [1 uses])
(note 462 463 10 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 10 462 467 47 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 467 10 466 48 233 (nil) [1 uses])
(note 466 467 12 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 12 466 471 48 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 471 12 470 49 234 (nil) [1 uses])
(note 470 471 13 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 13 470 411 49 (set (reg:SI 174 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 411 13 415 49 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
      ; pc falls through to BB 55
(code_label 415 411 416 50 213 (nil) [1 uses])
(note 416 415 417 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 417 416 418 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(insn 418 417 419 50 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 177 [ pData ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 419 418 420 50 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 173)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 173)
(note 420 419 421 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 421 420 422 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 178 [ Length ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 422 421 426 51 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072244 (nil)))
 -> 128)
      ; pc falls through to BB 25
(code_label 426 422 427 52 212 (nil) [1 uses])
(note 427 426 428 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 428 427 430 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(insn 430 428 431 52 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 177 [ pData ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 431 430 436 52 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 429)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122564 (nil)))
 -> 429)
      ; pc falls through to BB 24
(code_label 436 431 437 53 209 (nil) [0 uses])
(note 437 436 439 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 439 437 440 53 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 165 [ iftmp.22_72 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ iftmp.22_72 ])
        (nil)))
(jump_insn 440 439 444 53 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 438)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 438)
      ; pc falls through to BB 15
(code_label 444 440 445 54 206 (nil) [0 uses])
(note 445 444 446 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 446 445 447 54 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164 [ iftmp.21_65 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ iftmp.21_65 ])
        (nil)))
(jump_insn 447 446 472 54 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 471)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 471)
      ; pc falls through to BB 9
(code_label 472 447 455 55 235 (nil) [1 uses])
(note 455 472 453 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 453 455 454 55 (set (reg/i:SI 0 r0)
        (reg:SI 174 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174 [ <retval> ])
        (nil)))
(insn 454 453 0 55 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1052:1 -1
     (nil))

;; Function HAL_TIMEx_OCN_Stop_DMA (HAL_TIMEx_OCN_Stop_DMA, funcdef_no=344, decl_uid=9481, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 32 count 22 (    1)


HAL_TIMEx_OCN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r130={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r135={1d,1u} r136={1d,1u,1e} r138={1d,1u,1e} r140={1d,1u} r141={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,13u} r150={1d,9u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} 
;;    total ref usage 603{413d,185u,5e} in 139{135 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361
;;  reg->defs[] map:	0[0,9] 1[10,14] 2[15,19] 3[20,24] 7[25,25] 12[26,33] 13[34,34] 14[35,39] 15[40,43] 16[44,48] 17[49,53] 18[54,58] 19[59,63] 20[64,68] 21[69,73] 22[74,78] 23[79,83] 24[84,88] 25[89,93] 26[94,98] 27[99,103] 28[104,108] 29[109,113] 30[114,118] 31[119,123] 48[124,127] 49[128,131] 50[132,135] 51[136,139] 52[140,143] 53[144,147] 54[148,151] 55[152,155] 56[156,159] 57[160,163] 58[164,167] 59[168,171] 60[172,175] 61[176,179] 62[180,183] 63[184,187] 64[188,191] 65[192,195] 66[196,199] 67[200,203] 68[204,207] 69[208,211] 70[212,215] 71[216,219] 72[220,223] 73[224,227] 74[228,231] 75[232,235] 76[236,239] 77[240,243] 78[244,247] 79[248,251] 80[252,255] 81[256,259] 82[260,263] 83[264,267] 84[268,271] 85[272,275] 86[276,279] 87[280,283] 88[284,287] 89[288,291] 90[292,295] 91[296,299] 92[300,303] 93[304,307] 94[308,311] 95[312,315] 96[316,319] 97[320,323] 98[324,327] 99[328,331] 100[332,343] 101[344,347] 102[348,348] 103[349,349] 104[350,353] 105[354,357] 106[358,361] 113[362,362] 114[363,363] 115[364,364] 117[365,365] 118[366,366] 119[367,367] 121[368,368] 122[369,369] 123[370,370] 125[371,371] 126[372,372] 127[373,373] 129[374,374] 130[375,375] 132[376,376] 134[377,377] 135[378,378] 136[379,379] 138[380,380] 140[381,381] 141[382,382] 144[383,383] 146[384,384] 147[385,385] 148[386,390] 149[391,391] 150[392,392] 151[393,393] 152[394,394] 153[395,395] 154[396,396] 155[397,397] 156[398,398] 157[399,399] 158[400,400] 159[401,401] 160[402,402] 161[403,403] 162[404,404] 163[405,405] 164[406,406] 165[407,407] 166[408,408] 167[409,409] 169[410,410] 171[411,411] 173[412,412] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d14(1){ }d19(2){ }d24(3){ }d25(7){ }d34(13){ }d39(14){ }d48(16){ }d53(17){ }d58(18){ }d63(19){ }d68(20){ }d73(21){ }d78(22){ }d83(23){ }d88(24){ }d93(25){ }d98(26){ }d103(27){ }d108(28){ }d113(29){ }d118(30){ }d123(31){ }d348(102){ }d349(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[14],2[19],3[24],7[25],13[34],14[39],16[48],17[53],18[58],19[63],20[68],21[73],22[78],23[83],24[88],25[93],26[98],27[103],28[108],29[113],30[118],31[123],102[348],103[349]
;; rd  kill	(114) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14],2[15,16,17,18,19],3[20,21,22,23,24],7[25],13[34],14[35,36,37,38,39],16[44,45,46,47,48],17[49,50,51,52,53],18[54,55,56,57,58],19[59,60,61,62,63],20[64,65,66,67,68],21[69,70,71,72,73],22[74,75,76,77,78],23[79,80,81,82,83],24[84,85,86,87,88],25[89,90,91,92,93],26[94,95,96,97,98],27[99,100,101,102,103],28[104,105,106,107,108],29[109,110,111,112,113],30[114,115,116,117,118],31[119,120,121,122,123],102[348],103[349]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[9],1[14],7[25],13[34],102[348],103[349]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 20 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d25(bb 0 insn -1) }u1(13){ d34(bb 0 insn -1) }u2(102){ d348(bb 0 insn -1) }u3(103){ d349(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 149 150
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 149 150
;; live  kill	 100 [cc]
;; rd  in  	(6) 0[9],1[14],7[25],13[34],102[348],103[349]
;; rd  gen 	(2) 149[391],150[392]
;; rd  kill	(14) 100[332,333,334,335,336,337,338,339,340,341,342,343],149[391],150[392]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d25(bb 0 insn -1) }u9(13){ d34(bb 0 insn -1) }u10(102){ d348(bb 0 insn -1) }u11(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 113 114 115 151
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[7],113[362],114[363],115[364],151[393]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],113[362],114[363],115[364],151[393]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d25(bb 0 insn -1) }u22(13){ d34(bb 0 insn -1) }u23(102){ d348(bb 0 insn -1) }u24(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 118 119 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 117 118 119 152
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[5],117[365],118[366],119[367],152[394]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],117[365],118[366],119[367],152[394]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(7){ d25(bb 0 insn -1) }u35(13){ d34(bb 0 insn -1) }u36(102){ d348(bb 0 insn -1) }u37(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 121 122 123 153
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[3],121[368],122[369],123[370],153[395]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],121[368],122[369],123[370],153[395]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ d25(bb 0 insn -1) }u48(13){ d34(bb 0 insn -1) }u49(102){ d348(bb 0 insn -1) }u50(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 126 127 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 125 126 127 154
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[1],125[371],126[372],127[373],154[396]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],125[371],126[372],127[373],154[396]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 4 3 6 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(7){ d25(bb 0 insn -1) }u61(13){ d34(bb 0 insn -1) }u62(102){ d348(bb 0 insn -1) }u63(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 100 [cc] 129 130 144 146 147 155 156 157 158 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc] 129 130 144 146 147 155 156 157 158 159 160
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(12) 100[338],129[374],130[375],144[383],146[384],147[385],155[397],156[398],157[399],158[400],159[401],160[402]
;; rd  kill	(23) 100[332,333,334,335,336,337,338,339,340,341,342,343],129[374],130[375],144[383],146[384],147[385],155[397],156[398],157[399],158[400],159[401],160[402]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u87(7){ d25(bb 0 insn -1) }u88(13){ d34(bb 0 insn -1) }u89(102){ d348(bb 0 insn -1) }u90(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 132 161 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 132 161 162
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(4) 100[337],132[376],161[403],162[404]
;; rd  kill	(15) 100[332,333,334,335,336,337,338,339,340,341,342,343],132[376],161[403],162[404]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u97(7){ d25(bb 0 insn -1) }u98(13){ d34(bb 0 insn -1) }u99(102){ d348(bb 0 insn -1) }u100(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 134 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 134 135
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(2) 134[377],135[378]
;; rd  kill	(2) 134[377],135[378]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 9 7 8 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u105(7){ d25(bb 0 insn -1) }u106(13){ d34(bb 0 insn -1) }u107(102){ d348(bb 0 insn -1) }u108(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 136 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 136 163 164
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(4) 100[336],136[379],163[405],164[406]
;; rd  kill	(15) 100[332,333,334,335,336,337,338,339,340,341,342,343],136[379],163[405],164[406]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u115(7){ d25(bb 0 insn -1) }u116(13){ d34(bb 0 insn -1) }u117(102){ d348(bb 0 insn -1) }u118(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 138 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 138 165 166
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(4) 100[335],138[380],165[407],166[408]
;; rd  kill	(15) 100[332,333,334,335,336,337,338,339,340,341,342,343],138[380],165[407],166[408]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u125(7){ d25(bb 0 insn -1) }u126(13){ d34(bb 0 insn -1) }u127(102){ d348(bb 0 insn -1) }u128(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 140 141
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(2) 140[381],141[382]
;; rd  kill	(2) 140[381],141[382]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 12 10 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u133(7){ d25(bb 0 insn -1) }u134(13){ d34(bb 0 insn -1) }u135(102){ d348(bb 0 insn -1) }u136(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(1) 100[334]
;; rd  kill	(12) 100[332,333,334,335,336,337,338,339,340,341,342,343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 13 )->[14]->( 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u139(7){ d25(bb 0 insn -1) }u140(13){ d34(bb 0 insn -1) }u141(102){ d348(bb 0 insn -1) }u142(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 148 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 148 167
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(2) 148[386],167[409]
;; rd  kill	(6) 148[386,387,388,389,390],167[409]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u146(7){ d25(bb 0 insn -1) }u147(13){ d34(bb 0 insn -1) }u148(102){ d348(bb 0 insn -1) }u149(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(1) 100[333]
;; rd  kill	(12) 100[332,333,334,335,336,337,338,339,340,341,342,343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u152(7){ d25(bb 0 insn -1) }u153(13){ d34(bb 0 insn -1) }u154(102){ d348(bb 0 insn -1) }u155(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 169
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(2) 148[390],169[410]
;; rd  kill	(6) 148[386,387,388,389,390],169[410]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[390]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u158(7){ d25(bb 0 insn -1) }u159(13){ d34(bb 0 insn -1) }u160(102){ d348(bb 0 insn -1) }u161(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(1) 100[332]
;; rd  kill	(12) 100[332,333,334,335,336,337,338,339,340,341,342,343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; rd  out 	(5) 7[25],13[34],102[348],103[349],149[391]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 17 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u164(7){ d25(bb 0 insn -1) }u165(13){ d34(bb 0 insn -1) }u166(102){ d348(bb 0 insn -1) }u167(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 171
;; live  kill	
;; rd  in  	(5) 7[25],13[34],102[348],103[349],149[391]
;; rd  gen 	(2) 148[389],171[411]
;; rd  kill	(6) 148[386,387,388,389,390],171[411]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[389]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 17 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u170(7){ d25(bb 0 insn -1) }u171(13){ d34(bb 0 insn -1) }u172(102){ d348(bb 0 insn -1) }u173(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 173
;; live  kill	
;; rd  in  	(5) 7[25],13[34],102[348],103[349],149[391]
;; rd  gen 	(2) 148[388],173[412]
;; rd  kill	(6) 148[386,387,388,389,390],173[412]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[388]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u176(7){ d25(bb 0 insn -1) }u177(13){ d34(bb 0 insn -1) }u178(102){ d348(bb 0 insn -1) }u179(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 148
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(1) 148[387]
;; rd  kill	(5) 148[386,387,388,389,390]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[387]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 18 14 20 16 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u180(7){ d25(bb 0 insn -1) }u181(13){ d34(bb 0 insn -1) }u182(102){ d348(bb 0 insn -1) }u183(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[25],13[34],102[348],103[349],148[386,387,388,389,390]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[25],13[34],102[348],103[349]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u186(0){ d0(bb 21 insn 194) }u187(7){ d25(bb 0 insn -1) }u188(13){ d34(bb 0 insn -1) }u189(102){ d348(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[25],13[34],102[348],103[349]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 21 insn 194) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 164 to worklist
  Adding insn 168 to worklist
  Adding insn 174 to worklist
  Adding insn 178 to worklist
  Adding insn 185 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
  Adding insn 194 to worklist
Processing use of (reg 148 [ <retval> ]) in insn 194:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
Processing use of (reg 150 [ Channel ]) in insn 6:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 195:
Processing use of (reg 149 [ htim ]) in insn 185:
  Adding insn 2 to worklist
Processing use of (subreg (reg 173) 0) in insn 185:
  Adding insn 183 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 149 [ htim ]) in insn 178:
Processing use of (subreg (reg 171) 0) in insn 178:
  Adding insn 176 to worklist
Processing use of (reg 100 cc) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 150 [ Channel ]) in insn 173:
Processing use of (reg 149 [ htim ]) in insn 168:
Processing use of (subreg (reg 169) 0) in insn 168:
  Adding insn 166 to worklist
Processing use of (reg 100 cc) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 150 [ Channel ]) in insn 163:
Processing use of (reg 149 [ htim ]) in insn 158:
Processing use of (subreg (reg 167) 0) in insn 158:
  Adding insn 156 to worklist
Processing use of (reg 100 cc) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 150 [ Channel ]) in insn 153:
Processing use of (reg 129 [ _17 ]) in insn 146:
  Adding insn 85 to worklist
Processing use of (reg 149 [ htim ]) in insn 85:
Processing use of (reg 129 [ _17 ]) in insn 148:
Processing use of (reg 141 [ _29 ]) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 140 [ _28 ]) in insn 147:
Processing use of (reg 129 [ _17 ]) in insn 139:
Processing use of (reg 100 cc) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 166) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 138 [ _26 ]) in insn 141:
Processing use of (reg 165) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 129 [ _17 ]) in insn 132:
Processing use of (reg 100 cc) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 164) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 136 [ _24 ]) in insn 134:
Processing use of (reg 163) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 129 [ _17 ]) in insn 124:
Processing use of (reg 129 [ _17 ]) in insn 126:
Processing use of (reg 135 [ _23 ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 134 [ _22 ]) in insn 125:
Processing use of (reg 129 [ _17 ]) in insn 117:
Processing use of (reg 100 cc) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 162) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 132 [ _20 ]) in insn 119:
Processing use of (reg 161) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 129 [ _17 ]) in insn 94:
Processing use of (reg 129 [ _17 ]) in insn 100:
Processing use of (reg 146 [ _56 ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 144 [ _54 ]) in insn 99:
Processing use of (reg 158) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 156 [ tmp ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 155) in insn 97:
  Adding insn 95 to worklist
Processing use of (reg 157) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 150 [ Channel ]) in insn 95:
Processing use of (reg 129 [ _17 ]) in insn 102:
Processing use of (reg 129 [ _17 ]) in insn 103:
Processing use of (reg 147 [ _57 ]) in insn 103:
Processing use of (reg 129 [ _17 ]) in insn 110:
Processing use of (reg 100 cc) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 160) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 130 [ _18 ]) in insn 112:
Processing use of (reg 159) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 125 [ _13 ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 149 [ htim ]) in insn 71:
Processing use of (reg 125 [ _13 ]) in insn 74:
Processing use of (reg 127 [ _15 ]) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 126 [ _14 ]) in insn 73:
Processing use of (reg 13 sp) in insn 78:
Processing use of (reg 0 r0) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 154 [ htim_35(D)->hdma[4] ]) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 149 [ htim ]) in insn 76:
Processing use of (reg 121 [ _9 ]) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 149 [ htim ]) in insn 55:
Processing use of (reg 121 [ _9 ]) in insn 58:
Processing use of (reg 123 [ _11 ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 122 [ _10 ]) in insn 57:
Processing use of (reg 13 sp) in insn 62:
Processing use of (reg 0 r0) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 153 [ htim_35(D)->hdma[3] ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 149 [ htim ]) in insn 60:
Processing use of (reg 117 [ _5 ]) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 149 [ htim ]) in insn 39:
Processing use of (reg 117 [ _5 ]) in insn 42:
Processing use of (reg 119 [ _7 ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 118 [ _6 ]) in insn 41:
Processing use of (reg 13 sp) in insn 46:
Processing use of (reg 0 r0) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 152 [ htim_35(D)->hdma[2] ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 149 [ htim ]) in insn 44:
Processing use of (reg 113 [ _1 ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 149 [ htim ]) in insn 23:
Processing use of (reg 113 [ _1 ]) in insn 26:
Processing use of (reg 115 [ _3 ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 114 [ _2 ]) in insn 25:
Processing use of (reg 13 sp) in insn 30:
Processing use of (reg 0 r0) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 151 [ htim_35(D)->hdma[1] ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 149 [ htim ]) in insn 28:
Processing use of (reg 150 [ Channel ]) in insn 16:
Processing use of (reg 150 [ Channel ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OCN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r130={1d,1u,1e} r132={1d,1u,1e} r134={1d,1u} r135={1d,1u} r136={1d,1u,1e} r138={1d,1u,1e} r140={1d,1u} r141={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,13u} r150={1d,9u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} 
;;    total ref usage 603{413d,185u,5e} in 139{135 regular + 4 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 149 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 150 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1067:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(jump_insn 16 15 20 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 150 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 150 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 17)) [0  S4 A32])
                    (label_ref:SI 200)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 17))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 200 (insn_list:REG_LABEL_TARGET 186 (nil))))
 -> 17)
(code_label 20 16 21 3 259 (nil) [1 uses])
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 23 22 24 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 26 25 27 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(insn 28 27 29 3 (set (reg/f:SI 151 [ htim_35(D)->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 36 [0x24])) [5 htim_35(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 0 r0)
        (reg/f:SI 151 [ htim_35(D)->hdma[1] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151 [ htim_35(D)->hdma[1] ])
        (nil)))
(call_insn 30 29 31 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 32 31 33 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 36 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 36 33 37 4 258 (nil) [1 uses])
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 39 38 40 4 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 12 [0xc])) [1 _5->DIER+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 152 [ htim_35(D)->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 40 [0x28])) [5 htim_35(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:SI 0 r0)
        (reg/f:SI 152 [ htim_35(D)->hdma[2] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152 [ htim_35(D)->hdma[2] ])
        (nil)))
(call_insn 46 45 47 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 49 48 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 52 49 53 5 257 (nil) [1 uses])
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 55 54 56 5 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 58 57 59 5 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
            (nil))))
(debug_insn 59 58 60 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(insn 60 59 61 5 (set (reg/f:SI 153 [ htim_35(D)->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 44 [0x2c])) [5 htim_35(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 5 (set (reg:SI 0 r0)
        (reg/f:SI 153 [ htim_35(D)->hdma[3] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153 [ htim_35(D)->hdma[3] ])
        (nil)))
(call_insn 62 61 63 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 64 63 65 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 65 64 68 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 68 65 69 6 255 (nil) [1 uses])
(note 69 68 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 71 70 72 6 (set (reg/f:SI 125 [ _13 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 125 [ _13 ])
                (const_int 12 [0xc])) [1 _13->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 126 [ _14 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 74 73 75 6 (set (mem/v:SI (plus:SI (reg/f:SI 125 [ _13 ])
                (const_int 12 [0xc])) [1 _13->DIER+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _13 ])
            (nil))))
(debug_insn 75 74 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(insn 76 75 77 6 (set (reg/f:SI 154 [ htim_35(D)->hdma[4] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 48 [0x30])) [5 htim_35(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ htim_35(D)->hdma[4] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154 [ htim_35(D)->hdma[4] ])
        (nil)))
(call_insn 78 77 79 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 80 79 81 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 82 81 83 7 260 (nil) [0 uses])
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 85 84 86 7 (set (reg/f:SI 129 [ _17 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 87 7 (var_location:SI TIMx (reg/f:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 90 89 91 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 94 93 95 7 (set (reg:SI 144 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 7 (set (reg:SI 155)
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 96 95 97 7 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 7 (set (reg:SI 156 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(insn 98 97 99 7 (set (reg:SI 158)
        (not:SI (reg:SI 156 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 156 [ tmp ])
        (nil)))
(insn 99 98 100 7 (set (reg:SI 146 [ _56 ])
        (and:SI (reg:SI 158)
            (reg:SI 144 [ _54 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 144 [ _54 ])
            (nil))))
(insn 100 99 101 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 146 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _56 ])
        (nil)))
(debug_insn 101 100 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 102 101 103 7 (set (reg:SI 147 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])
        (reg:SI 147 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _57 ])
        (nil)))
(debug_insn 104 103 105 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 105 104 106 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 109 108 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 110 109 111 7 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 112 7 (set (reg:SI 159)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 7 (set (reg:SI 160)
        (and:SI (reg:SI 130 [ _18 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 130 [ _18 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 113 112 114 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 114 113 115 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 115 114 116 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 117 116 118 8 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 8 (set (reg:SI 161)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 8 (set (reg:SI 162)
        (and:SI (reg:SI 132 [ _20 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 132 [ _20 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 120 119 121 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(jump_insn 121 120 122 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 122 121 123 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 124 123 125 9 (set (reg:SI 134 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 9 (set (reg:SI 135 [ _23 ])
        (and:SI (reg:SI 134 [ _22 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(insn 126 125 127 9 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(code_label 127 126 128 10 261 (nil) [2 uses])
(note 128 127 129 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 132 131 133 10 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 134 10 (set (reg:SI 163)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 10 (set (reg:SI 164)
        (and:SI (reg:SI 136 [ _24 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ _24 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 135 134 136 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 136 135 137 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 137 136 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 139 138 140 11 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 32 [0x20])) [1 _17->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 11 (set (reg:SI 165)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 11 (set (reg:SI 166)
        (and:SI (reg:SI 138 [ _26 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ _26 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 142 141 143 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(jump_insn 143 142 144 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 149)
(note 144 143 145 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 146 145 147 12 (set (reg:SI 140 [ _28 ])
        (mem/v:SI (reg/f:SI 129 [ _17 ]) [1 _17->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 146 148 12 (set (reg:SI 141 [ _29 ])
        (and:SI (reg:SI 140 [ _28 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (nil)))
(insn 148 147 149 12 (set (mem/v:SI (reg/f:SI 129 [ _17 ]) [1 _17->CR1+0 S4 A32])
        (reg:SI 141 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ _17 ])
            (nil))))
(code_label 149 148 150 13 262 (nil) [2 uses])
(note 150 149 151 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 152 151 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(insn 153 152 154 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 154 153 155 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 161)
(note 155 154 156 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 158 14 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 6 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 68 [0x44])) [0 htim_35(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 6 158 161 14 (set (reg/v:SI 148 [ <retval> ])
        (reg/v:SI 150 [ Channel ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 21
(code_label 161 6 162 15 263 (nil) [1 uses])
(note 162 161 163 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 164 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 164 163 165 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 171)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 171)
(note 165 164 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 168 16 (set (reg:SI 169)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 168 166 8 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 69 [0x45])) [0 htim_35(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 8 168 171 16 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 171 8 172 17 264 (nil) [1 uses])
(note 172 171 173 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (nil)))
(jump_insn 174 173 175 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 181)
(note 175 174 176 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 178 18 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 176 5 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 70 [0x46])) [0 htim_35(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 5 178 181 18 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 181 5 182 19 265 (nil) [1 uses])
(note 182 181 183 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 185 19 (set (reg:SI 173)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 183 7 19 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 71 [0x47])) [0 htim_35(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 7 185 200 19 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 200 7 199 20 266 (nil) [10 uses])
(note 199 200 9 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 9 199 186 20 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 186 9 187 21 254 (nil) [0 uses])
(note 187 186 188 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 189 188 194 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(insn 194 189 195 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 195 194 0 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1129:1 -1
     (nil))

;; Function HAL_TIMEx_PWMN_Start (HAL_TIMEx_PWMN_Start, funcdef_no=417, decl_uid=9484, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 32 n_edges 48 count 32 (    1)


HAL_TIMEx_PWMN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,31u} r13={1d,31u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,17u} r102={1d,31u} r103={1d,30u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,20u,7e} r119={1d,3u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u,1e} r128={1d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,10u} r135={1d,6u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 320{90d,221u,9e} in 122{122 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,40] 102[41,41] 103[42,42] 113[43,43] 114[44,44] 115[45,45] 116[46,46] 117[47,47] 119[48,48] 120[49,49] 122[50,50] 123[51,51] 124[52,52] 125[53,53] 126[54,54] 127[55,55] 128[56,56] 129[57,57] 130[58,58] 131[59,59] 132[60,60] 133[61,68] 134[69,69] 135[70,70] 138[71,71] 141[72,72] 144[73,73] 147[74,74] 148[75,75] 150[76,76] 152[77,77] 154[78,78] 156[79,79] 157[80,80] 158[81,81] 159[82,82] 160[83,83] 161[84,84] 162[85,85] 163[86,86] 164[87,87] 165[88,88] 166[89,89] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d41(102){ }d42(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[41],103[42]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[41],103[42]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[41],103[42]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d41(bb 0 insn -1) }u3(103){ d42(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 135
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[41],103[42]
;; rd  gen 	(3) 100[40],134[69],135[70]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],134[69],135[70]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 2 )->[3]->( 25 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d41(bb 0 insn -1) }u13(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 113 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 113 138
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[39],113[43],138[71]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],113[43],138[71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d41(bb 0 insn -1) }u21(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 100[38]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 4 )->[5]->( 26 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d5(bb 0 insn -1) }u25(13){ d6(bb 0 insn -1) }u26(102){ d41(bb 0 insn -1) }u27(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 114 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 114 141
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[37],114[44],141[72]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],114[44],141[72]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d41(bb 0 insn -1) }u35(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 100[36]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 6 )->[7]->( 27 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d41(bb 0 insn -1) }u41(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 115 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 115 144
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[35],115[45],144[73]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],115[45],144[73]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 6 )->[8]->( 28 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ d5(bb 0 insn -1) }u47(13){ d6(bb 0 insn -1) }u48(102){ d41(bb 0 insn -1) }u49(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 116 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 116 147
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(3) 100[34],116[46],147[74]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],116[46],147[74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 3 )->[9]->( 13 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(7){ d5(bb 0 insn -1) }u55(13){ d6(bb 0 insn -1) }u56(102){ d41(bb 0 insn -1) }u57(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 148
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 148[75]
;; rd  kill	(1) 148[75]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 5 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u60(7){ d5(bb 0 insn -1) }u61(13){ d6(bb 0 insn -1) }u62(102){ d41(bb 0 insn -1) }u63(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 150
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 150[76]
;; rd  kill	(1) 150[76]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 8 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u66(7){ d5(bb 0 insn -1) }u67(13){ d6(bb 0 insn -1) }u68(102){ d41(bb 0 insn -1) }u69(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 154
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 154[78]
;; rd  kill	(1) 154[78]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 7 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u72(7){ d5(bb 0 insn -1) }u73(13){ d6(bb 0 insn -1) }u74(102){ d41(bb 0 insn -1) }u75(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 152
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 152[77]
;; rd  kill	(1) 152[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 9 10 12 11 )->[13]->( 21 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d41(bb 0 insn -1) }u81(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  def 	 100 [cc] 117 119 120 122 123 124 125 126 156 157 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 100 [cc] 117 119 120 122 123 124 125 126 156 157 158 159
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(13) 100[33],117[47],119[48],120[49],122[50],123[51],124[52],125[53],126[54],156[79],157[80],158[81],159[82]
;; rd  kill	(29) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],117[47],119[48],120[49],122[50],123[51],124[52],125[53],126[54],156[79],157[80],158[81],159[82]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 13 )->[14]->( 21 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u109(7){ d5(bb 0 insn -1) }u110(13){ d6(bb 0 insn -1) }u111(102){ d41(bb 0 insn -1) }u112(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(1) 100[32]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 14 )->[15]->( 21 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u115(7){ d5(bb 0 insn -1) }u116(13){ d6(bb 0 insn -1) }u117(102){ d41(bb 0 insn -1) }u118(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 160
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[31],160[83]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],160[83]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 15 )->[16]->( 21 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(7){ d5(bb 0 insn -1) }u124(13){ d6(bb 0 insn -1) }u125(102){ d41(bb 0 insn -1) }u126(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 161
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[30],161[84]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],161[84]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 16 )->[17]->( 21 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(7){ d5(bb 0 insn -1) }u132(13){ d6(bb 0 insn -1) }u133(102){ d41(bb 0 insn -1) }u134(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 162
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[29],162[85]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],162[85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 17 )->[18]->( 21 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u139(7){ d5(bb 0 insn -1) }u140(13){ d6(bb 0 insn -1) }u141(102){ d41(bb 0 insn -1) }u142(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 163
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[28],163[86]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],163[86]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 18 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u147(7){ d5(bb 0 insn -1) }u148(13){ d6(bb 0 insn -1) }u149(102){ d41(bb 0 insn -1) }u150(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 164
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[27],164[87]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],164[87]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 19 )->[20]->( 21 24 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u155(7){ d5(bb 0 insn -1) }u156(13){ d6(bb 0 insn -1) }u157(102){ d41(bb 0 insn -1) }u158(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 165
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(2) 100[26],165[88]
;; rd  kill	(18) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],165[88]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 18 19 17 16 15 14 13 20 )->[21]->( 22 29 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u163(7){ d5(bb 0 insn -1) }u164(13){ d6(bb 0 insn -1) }u165(102){ d41(bb 0 insn -1) }u166(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 127 128 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 127 128 166
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(4) 100[25],127[55],128[56],166[89]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40],127[55],128[56],166[89]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
;; rd  out 	(6) 7[5],13[6],102[41],103[42],117[47],128[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 21 )->[22]->( 23 30 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u174(7){ d5(bb 0 insn -1) }u175(13){ d6(bb 0 insn -1) }u176(102){ d41(bb 0 insn -1) }u177(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],117[47],128[56]
;; rd  gen 	(1) 100[24]
;; rd  kill	(17) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[41],103[42],117[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 22 )->[23]->( 31 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u180(7){ d5(bb 0 insn -1) }u181(13){ d6(bb 0 insn -1) }u182(102){ d41(bb 0 insn -1) }u183(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 129 130 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 129 130 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(3) 129[57],130[58],133[68]
;; rd  kill	(10) 129[57],130[58],133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[68]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 20 )->[24]->( 31 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u188(7){ d5(bb 0 insn -1) }u189(13){ d6(bb 0 insn -1) }u190(102){ d41(bb 0 insn -1) }u191(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 131 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 131 132 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(3) 131[59],132[60],133[67]
;; rd  kill	(10) 131[59],132[60],133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 3 )->[25]->( 31 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u196(7){ d5(bb 0 insn -1) }u197(13){ d6(bb 0 insn -1) }u198(102){ d41(bb 0 insn -1) }u199(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[66]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[66]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 5 )->[26]->( 31 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u200(7){ d5(bb 0 insn -1) }u201(13){ d6(bb 0 insn -1) }u202(102){ d41(bb 0 insn -1) }u203(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[65]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 7 )->[27]->( 31 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u204(7){ d5(bb 0 insn -1) }u205(13){ d6(bb 0 insn -1) }u206(102){ d41(bb 0 insn -1) }u207(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[64]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 8 )->[28]->( 31 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u208(7){ d5(bb 0 insn -1) }u209(13){ d6(bb 0 insn -1) }u210(102){ d41(bb 0 insn -1) }u211(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],134[69],135[70]
;; rd  gen 	(1) 133[63]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[63]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 21 )->[29]->( 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u212(7){ d5(bb 0 insn -1) }u213(13){ d6(bb 0 insn -1) }u214(102){ d41(bb 0 insn -1) }u215(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[41],103[42],117[47],128[56]
;; rd  gen 	(1) 133[62]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[62]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 22 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u216(7){ d5(bb 0 insn -1) }u217(13){ d6(bb 0 insn -1) }u218(102){ d41(bb 0 insn -1) }u219(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[41],103[42],117[47]
;; rd  gen 	(1) 133[61]
;; rd  kill	(8) 133[61,62,63,64,65,66,67,68]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[41],103[42],133[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 30 26 27 23 24 28 25 29 )->[31]->( 1 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u220(7){ d5(bb 0 insn -1) }u221(13){ d6(bb 0 insn -1) }u222(102){ d41(bb 0 insn -1) }u223(103){ d42(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(12) 7[5],13[6],102[41],103[42],133[61,62,63,64,65,66,67,68]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[41],103[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }
;;   reg 103 { d42(bb 0 insn -1) }

( 31 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u226(0){ d0(bb 31 insn 199) }u227(7){ d5(bb 0 insn -1) }u228(13){ d6(bb 0 insn -1) }u229(102){ d41(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[41],103[42]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 31 insn 199) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d41(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 35 to worklist
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 49 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 75 to worklist
  Adding insn 82 to worklist
  Adding insn 101 to worklist
  Adding insn 94 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 138 to worklist
  Adding insn 142 to worklist
  Adding insn 146 to worklist
  Adding insn 150 to worklist
  Adding insn 154 to worklist
  Adding insn 158 to worklist
  Adding insn 162 to worklist
  Adding insn 172 to worklist
  Adding insn 166 to worklist
  Adding insn 175 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
Finished finding needed instructions:
  Adding insn 199 to worklist
Processing use of (reg 133 [ <retval> ]) in insn 199:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 9 to worklist
  Adding insn 11 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 10 to worklist
  Adding insn 12 to worklist
Processing use of (reg 0 r0) in insn 200:
Processing use of (reg 117 [ _15 ]) in insn 186:
  Adding insn 105 to worklist
Processing use of (reg 134 [ htim ]) in insn 105:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 117 [ _15 ]) in insn 188:
Processing use of (reg 132 [ _30 ]) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 131 [ _29 ]) in insn 187:
Processing use of (reg 117 [ _15 ]) in insn 178:
Processing use of (reg 117 [ _15 ]) in insn 180:
Processing use of (reg 130 [ _28 ]) in insn 180:
  Adding insn 179 to worklist
Processing use of (reg 129 [ _27 ]) in insn 179:
Processing use of (reg 100 cc) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 128 [ tmpsmcr ]) in insn 174:
  Adding insn 168 to worklist
Processing use of (reg 127 [ _25 ]) in insn 168:
Processing use of (reg 166) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 117 [ _15 ]) in insn 166:
Processing use of (reg 100 cc) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 128 [ tmpsmcr ]) in insn 171:
Processing use of (reg 100 cc) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 117 [ _15 ]) in insn 161:
Processing use of (reg 165) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 100 cc) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 117 [ _15 ]) in insn 157:
Processing use of (reg 164) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 100 cc) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 117 [ _15 ]) in insn 153:
Processing use of (reg 163) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 100 cc) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 117 [ _15 ]) in insn 149:
Processing use of (reg 162) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 100 cc) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 117 [ _15 ]) in insn 145:
Processing use of (reg 161) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 100 cc) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 117 [ _15 ]) in insn 141:
Processing use of (reg 160) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 100 cc) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 117 [ _15 ]) in insn 137:
Processing use of (reg 117 [ _15 ]) in insn 116:
Processing use of (reg 117 [ _15 ]) in insn 119:
Processing use of (reg 122 [ _20 ]) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 120 [ _18 ]) in insn 118:
Processing use of (reg 158) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 119 [ tmp ]) in insn 117:
  Adding insn 113 to worklist
Processing use of (reg 156) in insn 113:
  Adding insn 111 to worklist
Processing use of (reg 157) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 135 [ Channel ]) in insn 111:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 117 [ _15 ]) in insn 121:
Processing use of (reg 117 [ _15 ]) in insn 123:
Processing use of (reg 124 [ _22 ]) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 119 [ tmp ]) in insn 122:
Processing use of (reg 123 [ _21 ]) in insn 122:
Processing use of (reg 117 [ _15 ]) in insn 129:
Processing use of (reg 117 [ _15 ]) in insn 131:
Processing use of (reg 126 [ _24 ]) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 125 [ _23 ]) in insn 130:
Processing use of (reg 100 cc) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 117 [ _15 ]) in insn 134:
Processing use of (reg 159) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 134 [ htim ]) in insn 94:
Processing use of (subreg (reg 152) 0) in insn 94:
  Adding insn 92 to worklist
Processing use of (reg 134 [ htim ]) in insn 101:
Processing use of (subreg (reg 154) 0) in insn 101:
  Adding insn 99 to worklist
Processing use of (reg 134 [ htim ]) in insn 82:
Processing use of (subreg (reg 150) 0) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 134 [ htim ]) in insn 75:
Processing use of (subreg (reg 148) 0) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 134 [ htim ]) in insn 63:
Processing use of (reg 100 cc) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 116 [ _12 ]) in insn 66:
  Adding insn 65 to worklist
Processing use of (subreg (reg 147 [ htim_2(D)->ChannelNState[3] ]) 0) in insn 65:
Processing use of (reg 134 [ htim ]) in insn 52:
Processing use of (reg 100 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 115 [ _10 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (subreg (reg 144 [ htim_2(D)->ChannelNState[2] ]) 0) in insn 54:
Processing use of (reg 100 cc) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 135 [ Channel ]) in insn 48:
Processing use of (reg 134 [ htim ]) in insn 38:
Processing use of (reg 100 cc) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 114 [ _8 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (subreg (reg 141 [ htim_2(D)->ChannelNState[1] ]) 0) in insn 40:
Processing use of (reg 100 cc) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 135 [ Channel ]) in insn 34:
Processing use of (reg 134 [ htim ]) in insn 24:
Processing use of (reg 100 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 113 [ _6 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (subreg (reg 138 [ htim_2(D)->ChannelNState[0] ]) 0) in insn 26:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 135 [ Channel ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,31u} r13={1d,31u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,17u} r102={1d,31u} r103={1d,30u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,20u,7e} r119={1d,3u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u,1e} r128={1d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={8d,1u} r134={1d,10u} r135={1d,6u} r138={1d,1u} r141={1d,1u} r144={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} 
;;    total ref usage 320{90d,221u,9e} in 122{122 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v/f:SI 134 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 135 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (var_location:SI htim (reg/v/f:SI 134 [ htim ])) -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":646:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":649:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 32)
(note 22 21 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 22 26 3 (set (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 26 24 27 3 (set (reg:SI 113 [ _6 ])
        (zero_extend:SI (subreg:QI (reg:SI 138 [ htim_2(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _6 ])
        (nil)))
(jump_insn 28 27 32 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 205)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 205)
      ; pc falls through to BB 9
(code_label 32 28 33 4 270 (nil) [1 uses])
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 46)
(note 36 35 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 36 40 5 (set (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 40 38 41 5 (set (reg:SI 114 [ _8 ])
        (zero_extend:SI (subreg:QI (reg:SI 141 [ htim_2(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 141 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(insn 41 40 42 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _8 ])
        (nil)))
(jump_insn 42 41 46 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 209)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 209)
      ; pc falls through to BB 10
(code_label 46 42 47 6 273 (nil) [1 uses])
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 60)
(note 50 49 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 50 54 7 (set (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 52 55 7 (set (reg:SI 115 [ _10 ])
        (zero_extend:SI (subreg:QI (reg:SI 144 [ htim_2(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 144 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(insn 55 54 56 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _10 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _10 ])
        (nil)))
(jump_insn 56 55 60 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 213)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072220 (nil)))
 -> 213)
      ; pc falls through to BB 12
(code_label 60 56 61 8 275 (nil) [1 uses])
(note 61 60 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 63 61 65 8 (set (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 65 63 66 8 (set (reg:SI 116 [ _12 ])
        (zero_extend:SI (subreg:QI (reg:SI 147 [ htim_2(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 147 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(insn 66 65 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _12 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _12 ])
        (nil)))
(jump_insn 67 66 72 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":652:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 217)
      ; pc falls through to BB 11
(note 72 67 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 75 9 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 79 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 148) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
      ; pc falls through to BB 13
(note 79 75 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 10 (set (reg:SI 150)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 86 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
      ; pc falls through to BB 13
(note 86 82 87 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 99 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 -1
     (nil))
(insn 99 87 101 11 (set (reg:SI 154)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 99 91 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
      ; pc falls through to BB 13
(note 91 101 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 94 12 (set (reg:SI 152)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 102 12 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":658:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 102 94 103 13 278 (nil) [0 uses])
(note 103 102 104 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(insn 105 104 106 13 (set (reg/f:SI 117 [ _15 ])
        (mem/f:SI (reg/v/f:SI 134 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ htim ])
        (nil)))
(debug_insn 106 105 107 13 (var_location:SI TIMx (reg/f:SI 117 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 107 106 108 13 (var_location:SI Channel (reg/v:SI 135 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 108 107 109 13 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 109 108 110 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 110 109 111 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 111 110 112 13 (set (reg:SI 156)
        (and:SI (reg/v:SI 135 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ Channel ])
        (nil)))
(insn 112 111 113 13 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 13 (set (reg/v:SI 119 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 156)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 156))
                (nil)))))
(debug_insn 114 113 115 13 (var_location:SI tmp (reg/v:SI 119 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 115 114 116 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 116 115 117 13 (set (reg:SI 120 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 13 (set (reg:SI 158)
        (not:SI (reg/v:SI 119 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 118 117 119 13 (set (reg:SI 122 [ _20 ])
        (and:SI (reg:SI 158)
            (reg:SI 120 [ _18 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 120 [ _18 ])
            (nil))))
(insn 119 118 120 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 122 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _20 ])
        (nil)))
(debug_insn 120 119 121 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 121 120 122 13 (set (reg:SI 123 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 123 13 (set (reg:SI 124 [ _22 ])
        (ior:SI (reg/v:SI 119 [ tmp ])
            (reg:SI 123 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _21 ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ tmp ])
            (nil))))
(insn 123 122 124 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 32 [0x20])) [1 _15->CCER+0 S4 A32])
        (reg:SI 124 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _22 ])
        (nil)))
(debug_insn 124 123 125 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 125 124 126 13 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 126 125 127 13 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 127 126 128 13 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":661:3 -1
     (nil))
(debug_insn 128 127 129 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 -1
     (nil))
(insn 129 128 130 13 (set (reg:SI 125 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 13 (set (reg:SI 126 [ _24 ])
        (ior:SI (reg:SI 125 [ _23 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _23 ])
        (nil)))
(insn 131 130 132 13 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 68 [0x44])) [1 _15->BDTR+0 S4 A32])
        (reg:SI 126 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _24 ])
        (nil)))
(debug_insn 132 131 133 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:3 -1
     (nil))
(insn 133 132 134 13 (set (reg:SI 159)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 135 134 136 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 136 135 137 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 138 137 139 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 139 138 140 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 140 139 141 15 (set (reg:SI 160)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 142 141 143 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 143 142 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 16 (set (reg:SI 161)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 144 146 16 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 146 145 147 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 147 146 148 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 17 (set (reg:SI 162)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 150 17 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 150 149 151 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 18 (set (reg:SI 163)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 154 153 155 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 155 154 156 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 19 (set (reg:SI 164)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 158 157 159 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 163)
(note 159 158 160 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 20 (set (reg:SI 165)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 162 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 117 [ _15 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 117 [ _15 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 162 161 163 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":667:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 183)
(code_label 163 162 164 21 280 (nil) [7 uses])
(note 164 163 165 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:5 -1
     (nil))
(insn 166 165 167 21 (set (reg:SI 127 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _15 ])
                (const_int 8 [0x8])) [1 _15->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 167 166 168 21 (set (reg:SI 166)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 168 167 169 21 (set (reg/v:SI 128 [ tmpsmcr ])
        (and:SI (reg:SI 127 [ _25 ])
            (reg:SI 166))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 127 [ _25 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 127 [ _25 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 169 168 170 21 (var_location:SI tmpsmcr (reg/v:SI 128 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":669:13 -1
     (nil))
(debug_insn 170 169 171 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:5 -1
     (nil))
(insn 171 170 172 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 172 171 173 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 221)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 221)
(note 173 172 174 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ tmpsmcr ])
        (nil)))
(jump_insn 175 174 176 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":670:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 225)
(note 176 175 177 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 -1
     (nil))
(insn 178 177 179 23 (set (reg:SI 129 [ _27 ])
        (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 178 180 23 (set (reg:SI 130 [ _28 ])
        (ior:SI (reg:SI 129 [ _27 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _27 ])
        (nil)))
(insn 180 179 8 23 (set (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])
        (reg:SI 130 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":672:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _15 ])
            (nil))))
(insn 8 180 183 23 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 183 8 184 24 281 (nil) [1 uses])
(note 184 183 185 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 -1
     (nil))
(insn 186 185 187 24 (set (reg:SI 131 [ _29 ])
        (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 188 24 (set (reg:SI 132 [ _30 ])
        (ior:SI (reg:SI 131 [ _29 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _29 ])
        (nil)))
(insn 188 187 5 24 (set (mem/v:SI (reg/f:SI 117 [ _15 ]) [1 _15->CR1+0 S4 A32])
        (reg:SI 132 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _30 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _15 ])
            (nil))))
(insn 5 188 205 24 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 205 5 204 25 282 (nil) [1 uses])
(note 204 205 9 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 9 204 209 25 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 209 9 208 26 283 (nil) [1 uses])
(note 208 209 11 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 11 208 213 26 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 213 11 212 27 284 (nil) [1 uses])
(note 212 213 6 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 6 212 217 27 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 217 6 216 28 285 (nil) [1 uses])
(note 216 217 7 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 7 216 221 28 (set (reg:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":654:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 221 7 220 29 286 (nil) [1 uses])
(note 220 221 10 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 10 220 225 29 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 31
(code_label 225 10 224 30 287 (nil) [1 uses])
(note 224 225 12 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 12 224 189 30 (set (reg:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":681:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 189 12 190 31 271 (nil) [0 uses])
(note 190 189 191 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 191 190 192 31 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 31 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 31 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 199 31 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 199 194 200 31 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ <retval> ])
        (nil)))
(insn 200 199 0 31 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1176:19 -1
     (nil))

;; Function HAL_TIMEx_PWMN_Stop (HAL_TIMEx_PWMN_Stop, funcdef_no=419, decl_uid=9487, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 16 (    1)


HAL_TIMEx_PWMN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r122={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u,1e} r128={1d,1u,1e} r130={1d,1u} r131={1d,1u} r133={1d,6u} r134={1d,7u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} 
;;    total ref usage 191{63d,123u,5e} in 85{85 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,30] 102[31,31] 103[32,32] 113[33,33] 116[34,34] 118[35,35] 119[36,36] 120[37,37] 122[38,38] 124[39,39] 125[40,40] 126[41,41] 128[42,42] 130[43,43] 131[44,44] 133[45,45] 134[46,46] 135[47,47] 136[48,48] 137[49,49] 138[50,50] 139[51,51] 140[52,52] 141[53,53] 142[54,54] 143[55,55] 144[56,56] 145[57,57] 146[58,58] 147[59,59] 149[60,60] 151[61,61] 153[62,62] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d31(102){ }d32(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[31],103[32]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[31],103[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d31(bb 0 insn -1) }u3(103){ d32(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 116 118 119 120 133 134 135 136 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 116 118 119 120 133 134 135 136 137 138 139 140
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[31],103[32]
;; rd  gen 	(14) 100[30],113[33],116[34],118[35],119[36],120[37],133[45],134[46],135[47],136[48],137[49],138[50],139[51],140[52]
;; rd  kill	(20) 100[24,25,26,27,28,29,30],113[33],116[34],118[35],119[36],120[37],133[45],134[46],135[47],136[48],137[49],138[50],139[51],140[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(7){ d5(bb 0 insn -1) }u32(13){ d6(bb 0 insn -1) }u33(102){ d31(bb 0 insn -1) }u34(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 122 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 122 141 142
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(4) 100[29],122[38],141[53],142[54]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],122[38],141[53],142[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d31(bb 0 insn -1) }u44(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 124 125
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(2) 124[39],125[40]
;; rd  kill	(2) 124[39],125[40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 4 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u49(7){ d5(bb 0 insn -1) }u50(13){ d6(bb 0 insn -1) }u51(102){ d31(bb 0 insn -1) }u52(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 126 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 126 143 144
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(4) 100[28],126[41],143[55],144[56]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],126[41],143[55],144[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(7){ d5(bb 0 insn -1) }u60(13){ d6(bb 0 insn -1) }u61(102){ d31(bb 0 insn -1) }u62(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 128 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 100 [cc] 128 145 146
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(4) 100[27],128[42],145[57],146[58]
;; rd  kill	(10) 100[24,25,26,27,28,29,30],128[42],145[57],146[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; rd  out 	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(7){ d5(bb 0 insn -1) }u70(13){ d6(bb 0 insn -1) }u71(102){ d31(bb 0 insn -1) }u72(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 133 134
;; live  gen 	 130 131
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(2) 130[43],131[44]
;; rd  kill	(2) 130[43],131[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 7 5 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u77(7){ d5(bb 0 insn -1) }u78(13){ d6(bb 0 insn -1) }u79(102){ d31(bb 0 insn -1) }u80(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[31],103[32],113[33],133[45],134[46]
;; rd  gen 	(1) 100[26]
;; rd  kill	(7) 100[24,25,26,27,28,29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 8 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u83(7){ d5(bb 0 insn -1) }u84(13){ d6(bb 0 insn -1) }u85(102){ d31(bb 0 insn -1) }u86(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 147
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 147[59]
;; rd  kill	(1) 147[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d31(bb 0 insn -1) }u92(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 100[25]
;; rd  kill	(7) 100[24,25,26,27,28,29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; rd  out 	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 10 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(7){ d5(bb 0 insn -1) }u96(13){ d6(bb 0 insn -1) }u97(102){ d31(bb 0 insn -1) }u98(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 149
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 149[60]
;; rd  kill	(1) 149[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(7){ d5(bb 0 insn -1) }u102(13){ d6(bb 0 insn -1) }u103(102){ d31(bb 0 insn -1) }u104(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[31],103[32],133[45],134[46]
;; rd  gen 	(1) 100[24]
;; rd  kill	(7) 100[24,25,26,27,28,29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[31],103[32],133[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ d5(bb 0 insn -1) }u108(13){ d6(bb 0 insn -1) }u109(102){ d31(bb 0 insn -1) }u110(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 151
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[31],103[32],133[45]
;; rd  gen 	(1) 151[61]
;; rd  kill	(1) 151[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u113(7){ d5(bb 0 insn -1) }u114(13){ d6(bb 0 insn -1) }u115(102){ d31(bb 0 insn -1) }u116(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 153
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[31],103[32],133[45]
;; rd  gen 	(1) 153[62]
;; rd  kill	(1) 153[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 9 11 13 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u119(7){ d5(bb 0 insn -1) }u120(13){ d6(bb 0 insn -1) }u121(102){ d31(bb 0 insn -1) }u122(103){ d32(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[31],103[32]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[31],103[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }
;;   reg 103 { d32(bb 0 insn -1) }

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u124(0){ d0(bb 15 insn 121) }u125(7){ d5(bb 0 insn -1) }u126(13){ d6(bb 0 insn -1) }u127(102){ d31(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[31],103[32]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 15 insn 121) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d31(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 79 to worklist
  Adding insn 83 to worklist
  Adding insn 89 to worklist
  Adding insn 93 to worklist
  Adding insn 99 to worklist
  Adding insn 103 to worklist
  Adding insn 110 to worklist
  Adding insn 122 to worklist
Finished finding needed instructions:
  Adding insn 121 to worklist
Processing use of (reg 0 r0) in insn 122:
Processing use of (reg 133 [ htim ]) in insn 110:
  Adding insn 2 to worklist
Processing use of (subreg (reg 153) 0) in insn 110:
  Adding insn 108 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ htim ]) in insn 103:
Processing use of (subreg (reg 151) 0) in insn 103:
  Adding insn 101 to worklist
Processing use of (reg 100 cc) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 134 [ Channel ]) in insn 98:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 133 [ htim ]) in insn 93:
Processing use of (subreg (reg 149) 0) in insn 93:
  Adding insn 91 to worklist
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 134 [ Channel ]) in insn 88:
Processing use of (reg 133 [ htim ]) in insn 83:
Processing use of (subreg (reg 147) 0) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 100 cc) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 134 [ Channel ]) in insn 78:
Processing use of (reg 113 [ _6 ]) in insn 71:
  Adding insn 11 to worklist
Processing use of (reg 133 [ htim ]) in insn 11:
Processing use of (reg 113 [ _6 ]) in insn 73:
Processing use of (reg 131 [ _24 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 130 [ _23 ]) in insn 72:
Processing use of (reg 113 [ _6 ]) in insn 64:
Processing use of (reg 100 cc) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 146) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 128 [ _21 ]) in insn 66:
Processing use of (reg 145) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 113 [ _6 ]) in insn 57:
Processing use of (reg 100 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 144) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 126 [ _19 ]) in insn 59:
Processing use of (reg 143) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 113 [ _6 ]) in insn 49:
Processing use of (reg 113 [ _6 ]) in insn 51:
Processing use of (reg 125 [ _18 ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 124 [ _17 ]) in insn 50:
Processing use of (reg 113 [ _6 ]) in insn 42:
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 142) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 122 [ _15 ]) in insn 44:
Processing use of (reg 141) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 113 [ _6 ]) in insn 19:
Processing use of (reg 113 [ _6 ]) in insn 25:
Processing use of (reg 118 [ _11 ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 116 [ _9 ]) in insn 24:
Processing use of (reg 138) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 136 [ tmp ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 135) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 137) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 134 [ Channel ]) in insn 20:
Processing use of (reg 113 [ _6 ]) in insn 27:
Processing use of (reg 113 [ _6 ]) in insn 28:
Processing use of (reg 119 [ _12 ]) in insn 28:
Processing use of (reg 113 [ _6 ]) in insn 35:
Processing use of (reg 100 cc) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 140) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 120 [ _13 ]) in insn 37:
Processing use of (reg 139) in insn 37:
  Adding insn 36 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,15u} r13={1d,15u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,7u} r102={1d,15u} r103={1d,14u} r113={1d,13u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r122={1d,1u,1e} r124={1d,1u} r125={1d,1u} r126={1d,1u,1e} r128={1d,1u,1e} r130={1d,1u} r131={1d,1u} r133={1d,6u} r134={1d,7u} r135={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r153={1d,1u} 
;;    total ref usage 191{63d,123u,5e} in 85{85 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 134 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI htim (reg/v/f:SI 133 [ htim ])) -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":699:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (var_location:SI TIMx (reg/f:SI 113 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 134 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 116 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 135)
        (and:SI (reg/v:SI 134 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 21 20 22 2 (set (reg:SI 137)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 136 [ tmp ])
        (ashift:SI (reg:SI 137)
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 135)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 135))
                (nil)))))
(insn 23 22 24 2 (set (reg:SI 138)
        (not:SI (reg:SI 136 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 136 [ tmp ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 118 [ _11 ])
        (and:SI (reg:SI 138)
            (reg:SI 116 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 116 [ _9 ])
            (nil))))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 118 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _11 ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 119 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])
        (reg:SI 119 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (nil)))
(debug_insn 29 28 30 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":702:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 120 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (reg:SI 139)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 2 (set (reg:SI 140)
        (and:SI (reg:SI 120 [ _13 ])
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 120 [ _13 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 120 [ _13 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 38 37 39 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(jump_insn 39 38 40 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 40 39 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 42 41 43 3 (set (reg:SI 122 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 3 (set (reg:SI 141)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 3 (set (reg:SI 142)
        (and:SI (reg:SI 122 [ _15 ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 122 [ _15 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 45 44 46 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 52)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 124 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 4 (set (reg:SI 125 [ _18 ])
        (and:SI (reg:SI 124 [ _17 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _17 ])
        (nil)))
(insn 51 50 52 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 125 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _18 ])
        (nil)))
(code_label 52 51 53 5 300 (nil) [2 uses])
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":705:3 -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 57 56 58 5 (set (reg:SI 126 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 143)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 5 (set (reg:SI 144)
        (and:SI (reg:SI 126 [ _19 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 126 [ _19 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 126 [ _19 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 60 59 61 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 61 60 62 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 128 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 6 (set (reg:SI 145)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 6 (set (reg:SI 146)
        (and:SI (reg:SI 128 [ _21 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 128 [ _21 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 128 [ _21 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 67 66 68 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 68 67 69 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(insn 71 70 72 7 (set (reg:SI 130 [ _23 ])
        (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 7 (set (reg:SI 131 [ _24 ])
        (and:SI (reg:SI 130 [ _23 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _23 ])
        (nil)))
(insn 73 72 74 7 (set (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 131 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(code_label 74 73 75 8 301 (nil) [2 uses])
(note 75 74 76 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":708:3 -1
     (nil))
(debug_insn 77 76 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 -1
     (nil))
(insn 78 77 79 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 79 78 80 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 86)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 86)
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 83 9 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 81 86 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
      ; pc falls through to BB 15
(code_label 86 83 87 10 302 (nil) [1 uses])
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 90 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 96)
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 93 11 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 91 96 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
      ; pc falls through to BB 15
(code_label 96 93 97 12 304 (nil) [1 uses])
(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Channel ])
        (nil)))
(jump_insn 99 98 100 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 100 99 101 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 103 13 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 101 106 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
      ; pc falls through to BB 15
(code_label 106 103 107 14 305 (nil) [1 uses])
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 110 14 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 108 111 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":711:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
            (nil))))
(code_label 111 110 112 15 303 (nil) [0 uses])
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":714:3 -1
     (nil))
(debug_insn 114 113 115 15 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 115 114 116 15 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 116 115 121 15 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 121 116 122 15 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 0 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1227:19 -1
     (nil))

;; Function HAL_TIMEx_PWMN_Start_IT (HAL_TIMEx_PWMN_Start_IT, funcdef_no=421, decl_uid=9490, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 38 n_edges 59 count 38 (    1)


HAL_TIMEx_PWMN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,37u} r13={1d,37u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,19u} r102={1d,37u} r103={1d,36u} r113={1d,1u} r114={4d,29u,7e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,3u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u,1e} r138={1d,3u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,9u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 391{108d,274u,9e} in 173{173 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,43] 102[44,44] 103[45,45] 113[46,46] 114[47,50] 115[51,51] 116[52,52] 117[53,53] 118[54,54] 119[55,55] 120[56,56] 121[57,57] 122[58,58] 123[59,59] 124[60,60] 125[61,61] 126[62,62] 127[63,63] 129[64,64] 130[65,65] 132[66,66] 133[67,67] 134[68,68] 135[69,69] 136[70,70] 137[71,71] 138[72,72] 139[73,73] 140[74,74] 141[75,75] 142[76,76] 143[77,85] 144[86,86] 145[87,87] 148[88,88] 151[89,89] 154[90,90] 157[91,91] 158[92,92] 160[93,93] 162[94,94] 164[95,95] 166[96,96] 167[97,97] 168[98,98] 169[99,99] 170[100,100] 171[101,101] 172[102,102] 173[103,103] 174[104,104] 175[105,105] 176[106,106] 177[107,107] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d44(102){ }d45(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[44],103[45]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[44],103[45]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[44],103[45]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d44(bb 0 insn -1) }u3(103){ d45(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 144 145
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 144 145
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[44],103[45]
;; rd  gen 	(3) 100[43],144[86],145[87]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],144[86],145[87]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 2 )->[3]->( 30 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d44(bb 0 insn -1) }u13(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 113 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 113 148
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[42],113[46],148[88]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],113[46],148[88]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d44(bb 0 insn -1) }u21(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[41]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 4 )->[5]->( 31 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d5(bb 0 insn -1) }u25(13){ d6(bb 0 insn -1) }u26(102){ d44(bb 0 insn -1) }u27(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 115 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 115 151
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[40],115[51],151[89]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],115[51],151[89]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d44(bb 0 insn -1) }u35(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[39]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 6 )->[7]->( 32 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d44(bb 0 insn -1) }u41(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 116 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 116 154
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[38],116[52],154[90]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],116[52],154[90]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 6 )->[8]->( 33 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ d5(bb 0 insn -1) }u47(13){ d6(bb 0 insn -1) }u48(102){ d44(bb 0 insn -1) }u49(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc] 117 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc] 117 157
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 100[37],117[53],157[91]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],117[53],157[91]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 3 )->[9]->( 18 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(7){ d5(bb 0 insn -1) }u55(13){ d6(bb 0 insn -1) }u56(102){ d44(bb 0 insn -1) }u57(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 118 119 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 118 119 158
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(4) 114[50],118[54],119[55],158[92]
;; rd  kill	(7) 114[47,48,49,50],118[54],119[55],158[92]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],114[50],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(7){ d5(bb 0 insn -1) }u66(13){ d6(bb 0 insn -1) }u67(102){ d44(bb 0 insn -1) }u68(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[36]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 10 5 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(7){ d5(bb 0 insn -1) }u72(13){ d6(bb 0 insn -1) }u73(102){ d44(bb 0 insn -1) }u74(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 160
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 160[93]
;; rd  kill	(1) 160[93]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u77(7){ d5(bb 0 insn -1) }u78(13){ d6(bb 0 insn -1) }u79(102){ d44(bb 0 insn -1) }u80(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 100[35]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 12 7 )->[13]->( 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u83(7){ d5(bb 0 insn -1) }u84(13){ d6(bb 0 insn -1) }u85(102){ d44(bb 0 insn -1) }u86(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 162
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 162[94]
;; rd  kill	(1) 162[94]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 12 )->[14]->( 34 17 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d44(bb 0 insn -1) }u92(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  def 	 100 [cc] 164 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 164 166
;; live  kill	 100 [cc]
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(2) 164[95],166[96]
;; rd  kill	(22) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],164[95],166[96]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 11 14 )->[15]->( 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u98(7){ d5(bb 0 insn -1) }u99(13){ d6(bb 0 insn -1) }u100(102){ d44(bb 0 insn -1) }u101(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 120 121
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 114[49],120[56],121[57]
;; rd  kill	(6) 114[47,48,49,50],120[56],121[57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],114[49],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 13 14 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(7){ d5(bb 0 insn -1) }u108(13){ d6(bb 0 insn -1) }u109(102){ d44(bb 0 insn -1) }u110(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 122 123
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 114[48],122[58],123[59]
;; rd  kill	(6) 114[47,48,49,50],122[58],123[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],114[48],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 14 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u116(7){ d5(bb 0 insn -1) }u117(13){ d6(bb 0 insn -1) }u118(102){ d44(bb 0 insn -1) }u119(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 114 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 145
;; live  gen 	 114 124 125
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(3) 114[47],124[60],125[61]
;; rd  kill	(6) 114[47,48,49,50],124[60],125[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; rd  out 	(6) 7[5],13[6],102[44],103[45],114[47],145[87]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 9 15 16 17 )->[18]->( 26 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u125(7){ d5(bb 0 insn -1) }u126(13){ d6(bb 0 insn -1) }u127(102){ d44(bb 0 insn -1) }u128(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; lr  def 	 100 [cc] 126 127 129 130 132 133 134 135 136 167 168 169 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 145
;; live  gen 	 100 [cc] 126 127 129 130 132 133 134 135 136 167 168 169 170
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[44],103[45],114[47,48,49,50],145[87]
;; rd  gen 	(14) 100[33],126[62],127[63],129[64],130[65],132[66],133[67],134[68],135[69],136[70],167[97],168[98],169[99],170[100]
;; rd  kill	(33) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],126[62],127[63],129[64],130[65],132[66],133[67],134[68],135[69],136[70],167[97],168[98],169[99],170[100]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 18 )->[19]->( 26 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u158(7){ d5(bb 0 insn -1) }u159(13){ d6(bb 0 insn -1) }u160(102){ d44(bb 0 insn -1) }u161(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(1) 100[32]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 19 )->[20]->( 26 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u164(7){ d5(bb 0 insn -1) }u165(13){ d6(bb 0 insn -1) }u166(102){ d44(bb 0 insn -1) }u167(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 171
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(2) 100[31],171[101]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],171[101]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 20 )->[21]->( 26 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u172(7){ d5(bb 0 insn -1) }u173(13){ d6(bb 0 insn -1) }u174(102){ d44(bb 0 insn -1) }u175(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 172
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(2) 100[30],172[102]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],172[102]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 21 )->[22]->( 26 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u180(7){ d5(bb 0 insn -1) }u181(13){ d6(bb 0 insn -1) }u182(102){ d44(bb 0 insn -1) }u183(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 173
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(2) 100[29],173[103]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],173[103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 22 )->[23]->( 26 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u188(7){ d5(bb 0 insn -1) }u189(13){ d6(bb 0 insn -1) }u190(102){ d44(bb 0 insn -1) }u191(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 174
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(2) 100[28],174[104]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],174[104]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 23 )->[24]->( 26 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u196(7){ d5(bb 0 insn -1) }u197(13){ d6(bb 0 insn -1) }u198(102){ d44(bb 0 insn -1) }u199(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 175
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(2) 100[27],175[105]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],175[105]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 24 )->[25]->( 26 29 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u204(7){ d5(bb 0 insn -1) }u205(13){ d6(bb 0 insn -1) }u206(102){ d44(bb 0 insn -1) }u207(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 176
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(2) 100[26],176[106]
;; rd  kill	(21) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],176[106]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 23 24 22 21 20 19 18 25 )->[26]->( 27 35 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u212(7){ d5(bb 0 insn -1) }u213(13){ d6(bb 0 insn -1) }u214(102){ d44(bb 0 insn -1) }u215(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 137 138 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 100 [cc] 137 138 177
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(4) 100[25],137[71],138[72],177[107]
;; rd  kill	(23) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],137[71],138[72],177[107]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
;; rd  out 	(9) 7[5],13[6],102[44],103[45],114[47,48,49,50],138[72]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 26 )->[27]->( 28 36 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u223(7){ d5(bb 0 insn -1) }u224(13){ d6(bb 0 insn -1) }u225(102){ d44(bb 0 insn -1) }u226(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 138
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[44],103[45],114[47,48,49,50],138[72]
;; rd  gen 	(1) 100[24]
;; rd  kill	(20) 100[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 27 )->[28]->( 37 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u229(7){ d5(bb 0 insn -1) }u230(13){ d6(bb 0 insn -1) }u231(102){ d44(bb 0 insn -1) }u232(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 139 140 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 139 140 143
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(3) 139[73],140[74],143[85]
;; rd  kill	(11) 139[73],140[74],143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[85]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 25 )->[29]->( 37 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u237(7){ d5(bb 0 insn -1) }u238(13){ d6(bb 0 insn -1) }u239(102){ d44(bb 0 insn -1) }u240(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 141 142 143
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(3) 141[75],142[76],143[84]
;; rd  kill	(11) 141[75],142[76],143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[84]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 3 )->[30]->( 37 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u245(7){ d5(bb 0 insn -1) }u246(13){ d6(bb 0 insn -1) }u247(102){ d44(bb 0 insn -1) }u248(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[83]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 5 )->[31]->( 37 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u249(7){ d5(bb 0 insn -1) }u250(13){ d6(bb 0 insn -1) }u251(102){ d44(bb 0 insn -1) }u252(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[82]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[82]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 7 )->[32]->( 37 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u253(7){ d5(bb 0 insn -1) }u254(13){ d6(bb 0 insn -1) }u255(102){ d44(bb 0 insn -1) }u256(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[81]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[81]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 8 )->[33]->( 37 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u257(7){ d5(bb 0 insn -1) }u258(13){ d6(bb 0 insn -1) }u259(102){ d44(bb 0 insn -1) }u260(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[80]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[80]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 14 )->[34]->( 37 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u261(7){ d5(bb 0 insn -1) }u262(13){ d6(bb 0 insn -1) }u263(102){ d44(bb 0 insn -1) }u264(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[44],103[45],144[86],145[87]
;; rd  gen 	(1) 143[79]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[79]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 26 )->[35]->( 37 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u265(7){ d5(bb 0 insn -1) }u266(13){ d6(bb 0 insn -1) }u267(102){ d44(bb 0 insn -1) }u268(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[44],103[45],114[47,48,49,50],138[72]
;; rd  gen 	(1) 143[78]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[78]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 27 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u269(7){ d5(bb 0 insn -1) }u270(13){ d6(bb 0 insn -1) }u271(102){ d44(bb 0 insn -1) }u272(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[44],103[45],114[47,48,49,50]
;; rd  gen 	(1) 143[77]
;; rd  kill	(9) 143[77,78,79,80,81,82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; rd  out 	(5) 7[5],13[6],102[44],103[45],143[77]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 33 36 34 31 28 32 29 30 35 )->[37]->( 1 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u273(7){ d5(bb 0 insn -1) }u274(13){ d6(bb 0 insn -1) }u275(102){ d44(bb 0 insn -1) }u276(103){ d45(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(13) 7[5],13[6],102[44],103[45],143[77,78,79,80,81,82,83,84,85]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[44],103[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }
;;   reg 103 { d45(bb 0 insn -1) }

( 37 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u279(0){ d0(bb 37 insn 261) }u280(7){ d5(bb 0 insn -1) }u281(13){ d6(bb 0 insn -1) }u282(102){ d44(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[44],103[45]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 37 insn 261) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d44(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 38 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 52 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 94 to worklist
  Adding insn 99 to worklist
  Adding insn 106 to worklist
  Adding insn 110 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 155 to worklist
  Adding insn 153 to worklist
  Adding insn 196 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 184 to worklist
  Adding insn 182 to worklist
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 199 to worklist
  Adding insn 203 to worklist
  Adding insn 207 to worklist
  Adding insn 211 to worklist
  Adding insn 215 to worklist
  Adding insn 219 to worklist
  Adding insn 223 to worklist
  Adding insn 233 to worklist
  Adding insn 227 to worklist
  Adding insn 236 to worklist
  Adding insn 241 to worklist
  Adding insn 239 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 262 to worklist
Finished finding needed instructions:
  Adding insn 261 to worklist
Processing use of (reg 143 [ <retval> ]) in insn 261:
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 11 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 10 to worklist
  Adding insn 5 to worklist
  Adding insn 7 to worklist
  Adding insn 13 to worklist
Processing use of (reg 0 r0) in insn 262:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 247:
  Adding insn 81 to worklist
  Adding insn 128 to worklist
  Adding insn 140 to worklist
  Adding insn 152 to worklist
Processing use of (reg 144 [ htim ]) in insn 152:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 144 [ htim ]) in insn 140:
Processing use of (reg 144 [ htim ]) in insn 128:
Processing use of (reg 144 [ htim ]) in insn 81:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 249:
Processing use of (reg 142 [ _44 ]) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 141 [ _43 ]) in insn 248:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 239:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 241:
Processing use of (reg 140 [ _42 ]) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 139 [ _41 ]) in insn 240:
Processing use of (reg 100 cc) in insn 236:
  Adding insn 235 to worklist
Processing use of (reg 138 [ tmpsmcr ]) in insn 235:
  Adding insn 229 to worklist
Processing use of (reg 137 [ _39 ]) in insn 229:
Processing use of (reg 177) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 227:
Processing use of (reg 100 cc) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 138 [ tmpsmcr ]) in insn 232:
Processing use of (reg 100 cc) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 222:
Processing use of (reg 176) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 100 cc) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 218:
Processing use of (reg 175) in insn 218:
  Adding insn 217 to worklist
Processing use of (reg 100 cc) in insn 215:
  Adding insn 214 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 214:
Processing use of (reg 174) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 100 cc) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 210:
Processing use of (reg 173) in insn 210:
  Adding insn 209 to worklist
Processing use of (reg 100 cc) in insn 207:
  Adding insn 206 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 206:
Processing use of (reg 172) in insn 206:
  Adding insn 205 to worklist
Processing use of (reg 100 cc) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 202:
Processing use of (reg 171) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 100 cc) in insn 199:
  Adding insn 198 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 198:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 163:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 165:
Processing use of (reg 127 [ _29 ]) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 126 [ _28 ]) in insn 164:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 177:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 180:
Processing use of (reg 132 [ _34 ]) in insn 180:
  Adding insn 179 to worklist
Processing use of (reg 130 [ _32 ]) in insn 179:
Processing use of (reg 169) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 129 [ tmp ]) in insn 178:
  Adding insn 174 to worklist
Processing use of (reg 167) in insn 174:
  Adding insn 172 to worklist
Processing use of (reg 168) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 145 [ Channel ]) in insn 172:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 182:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 184:
Processing use of (reg 134 [ _36 ]) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 129 [ tmp ]) in insn 183:
Processing use of (reg 133 [ _35 ]) in insn 183:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 190:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 192:
Processing use of (reg 136 [ _38 ]) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 135 [ _37 ]) in insn 191:
Processing use of (reg 100 cc) in insn 196:
  Adding insn 195 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 195:
Processing use of (reg 170) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 153:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 155:
Processing use of (reg 125 [ _26 ]) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 124 [ _25 ]) in insn 154:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 141:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 143:
Processing use of (reg 123 [ _23 ]) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 122 [ _22 ]) in insn 142:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 129:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 131:
Processing use of (reg 121 [ _20 ]) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 120 [ _19 ]) in insn 130:
Processing use of (reg 144 [ htim ]) in insn 118:
Processing use of (subreg (reg 164) 0) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 166) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 166) in insn 121:
Processing use of (reg 145 [ Channel ]) in insn 120:
Processing use of (reg 144 [ htim ]) in insn 110:
Processing use of (subreg (reg 162) 0) in insn 110:
  Adding insn 108 to worklist
Processing use of (reg 100 cc) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 145 [ Channel ]) in insn 105:
Processing use of (reg 144 [ htim ]) in insn 99:
Processing use of (subreg (reg 160) 0) in insn 99:
  Adding insn 97 to worklist
Processing use of (reg 100 cc) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 145 [ Channel ]) in insn 93:
Processing use of (reg 144 [ htim ]) in insn 78:
Processing use of (subreg (reg 158) 0) in insn 78:
  Adding insn 76 to worklist
Processing use of (reg 114 [ prephitmp_7 ]) in insn 82:
Processing use of (reg 114 [ prephitmp_7 ]) in insn 84:
Processing use of (reg 119 [ _17 ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 118 [ _16 ]) in insn 83:
Processing use of (reg 144 [ htim ]) in insn 66:
Processing use of (reg 100 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 117 [ _12 ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (subreg (reg 157 [ htim_2(D)->ChannelNState[3] ]) 0) in insn 68:
Processing use of (reg 144 [ htim ]) in insn 55:
Processing use of (reg 100 cc) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 116 [ _10 ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (subreg (reg 154 [ htim_2(D)->ChannelNState[2] ]) 0) in insn 57:
Processing use of (reg 100 cc) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 145 [ Channel ]) in insn 51:
Processing use of (reg 144 [ htim ]) in insn 41:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 115 [ _8 ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (subreg (reg 151 [ htim_2(D)->ChannelNState[1] ]) 0) in insn 43:
Processing use of (reg 100 cc) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 145 [ Channel ]) in insn 37:
Processing use of (reg 144 [ htim ]) in insn 27:
Processing use of (reg 100 cc) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 113 [ _6 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (subreg (reg 148 [ htim_2(D)->ChannelNState[0] ]) 0) in insn 29:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 145 [ Channel ]) in insn 23:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,4u} r1={1d,1u} r2={1d} r3={1d} r7={1d,37u} r13={1d,37u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,19u} r102={1d,37u} r103={1d,36u} r113={1d,1u} r114={4d,29u,7e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,3u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u,1e} r138={1d,3u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={9d,1u} r144={1d,12u} r145={1d,9u} r148={1d,1u} r151={1d,1u} r154={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,2u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} 
;;    total ref usage 391{108d,274u,9e} in 173{173 regular + 0 call} insns.
(note 14 0 292 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 292 14 2 2 (var_location:SI D#21 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(insn 2 292 3 2 (set (reg/v/f:SI 144 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 145 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 4 17 2 (var_location:SI htim (debug_expr:SI D#21)) -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI Channel (reg/v:SI 145 [ Channel ])) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":731:21 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":732:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":735:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 35)
(note 25 24 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 25 29 3 (set (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 27 30 3 (set (reg:SI 113 [ _6 ])
        (zero_extend:SI (subreg:QI (reg:SI 148 [ htim_2(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 148 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(insn 30 29 31 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _6 ])
        (nil)))
(jump_insn 31 30 35 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 267)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 267)
      ; pc falls through to BB 9
(code_label 35 31 36 4 311 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 49)
(note 39 38 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 39 43 5 (set (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 41 44 5 (set (reg:SI 115 [ _8 ])
        (zero_extend:SI (subreg:QI (reg:SI 151 [ htim_2(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 151 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(insn 44 43 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _8 ])
        (nil)))
(jump_insn 45 44 49 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 271)
      ; pc falls through to BB 11
(code_label 49 45 50 6 314 (nil) [1 uses])
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 63)
(note 53 52 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 53 57 7 (set (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 57 55 58 7 (set (reg:SI 116 [ _10 ])
        (zero_extend:SI (subreg:QI (reg:SI 154 [ htim_2(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(insn 58 57 59 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _10 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(jump_insn 59 58 63 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 275)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 275)
      ; pc falls through to BB 13
(code_label 63 59 64 8 316 (nil) [1 uses])
(note 64 63 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 66 64 68 8 (set (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 68 66 69 8 (set (reg:SI 117 [ _12 ])
        (zero_extend:SI (subreg:QI (reg:SI 157 [ htim_2(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 157 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(insn 69 68 70 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _12 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _12 ])
        (nil)))
(jump_insn 70 69 75 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 279)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 279)
      ; pc falls through to BB 10
(note 75 70 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 78 9 (set (reg:SI 158)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 76 79 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 158) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(debug_insn 80 79 81 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 -1
     (nil))
(insn 81 80 82 9 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 82 81 83 9 (set (reg:SI 118 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 9 (set (reg:SI 119 [ _17 ])
        (ior:SI (reg:SI 118 [ _16 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _16 ])
        (nil)))
(insn 84 83 85 9 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])
        (reg:SI 119 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":751:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _17 ])
        (nil)))
(debug_insn 85 84 86 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":752:7 -1
     (nil))
(debug_insn 86 85 87 9 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 87 86 91 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
      ; pc falls through to BB 18
(note 91 87 92 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 -1
     (nil))
(insn 93 92 94 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 103)
(code_label 95 94 96 11 315 (nil) [0 uses])
(note 96 95 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 99 11 (set (reg:SI 160)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 97 100 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 100 99 103 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
      ; pc falls through to BB 15
(code_label 103 100 104 12 319 (nil) [1 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 106 105 107 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 114)
(note 107 106 108 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 110 13 (set (reg:SI 162)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 108 111 13 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 162) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 111 110 114 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
      ; pc falls through to BB 16
(code_label 114 111 115 14 321 (nil) [1 uses])
(note 115 114 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 118 14 (set (reg:SI 164)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 116 119 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 144 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":744:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 119 118 120 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 -1
     (nil))
(insn 120 119 121 14 (set (reg:SI 166)
        (plus:SI (reg/v:SI 145 [ Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 7 {*arm_addsi3}
     (nil))
(jump_insn 121 120 125 14 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 166)
                        (const_int 8 [0x8]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 166)
                                (const_int 4 [0x4]))
                            (label_ref:SI 122)) [0  S4 A32])
                    (label_ref:SI 283)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 122))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 283 (insn_list:REG_LABEL_TARGET 250 (nil)))))
 -> 122)
(code_label 125 121 126 15 320 (nil) [1 uses])
(note 126 125 127 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 -1
     (nil))
(insn 128 127 129 15 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 129 128 130 15 (set (reg:SI 120 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 15 (set (reg:SI 121 [ _20 ])
        (ior:SI (reg:SI 120 [ _19 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _19 ])
        (nil)))
(insn 131 130 132 15 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])
        (reg:SI 121 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _20 ])
        (nil)))
(debug_insn 132 131 133 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":759:7 -1
     (nil))
(debug_insn 133 132 134 15 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 134 133 137 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
      ; pc falls through to BB 18
(code_label 137 134 138 16 322 (nil) [1 uses])
(note 138 137 139 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 -1
     (nil))
(insn 140 139 141 16 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 141 140 142 16 (set (reg:SI 122 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _21->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 16 (set (reg:SI 123 [ _23 ])
        (ior:SI (reg:SI 122 [ _22 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _22 ])
        (nil)))
(insn 143 142 144 16 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _21->DIER+0 S4 A32])
        (reg:SI 123 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":765:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
        (nil)))
(debug_insn 144 143 145 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":766:7 -1
     (nil))
(debug_insn 145 144 146 16 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 146 145 149 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
      ; pc falls through to BB 18
(code_label 149 146 150 17 323 (nil) [1 uses])
(note 150 149 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 151 150 152 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 -1
     (nil))
(insn 152 151 153 17 (set (reg/f:SI 114 [ prephitmp_7 ])
        (mem/f:SI (reg/v/f:SI 144 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 144 [ htim ])
        (nil)))
(insn 153 152 154 17 (set (reg:SI 124 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _24->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 17 (set (reg:SI 125 [ _26 ])
        (ior:SI (reg:SI 124 [ _25 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _25 ])
        (nil)))
(insn 155 154 156 17 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 _24->DIER+0 S4 A32])
        (reg:SI 125 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":773:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _26 ])
        (nil)))
(debug_insn 156 155 157 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":774:7 -1
     (nil))
(debug_insn 157 156 158 17 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 158 157 159 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":782:3 -1
     (nil))
(code_label 159 158 160 18 318 (nil) [0 uses])
(note 160 159 161 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(debug_insn 162 161 163 18 (var_location:SI D#20 (mem/f:SI (debug_expr:SI D#21) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 -1
     (nil))
(insn 163 162 164 18 (set (reg:SI 126 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 164 163 165 18 (set (reg:SI 127 [ _29 ])
        (ior:SI (reg:SI 126 [ _28 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _28 ])
        (nil)))
(insn 165 164 166 18 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 12 [0xc])) [1 prephitmp_7->DIER+0 S4 A32])
        (reg:SI 127 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":785:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _29 ])
        (nil)))
(debug_insn 166 165 167 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 167 166 168 18 (var_location:SI TIMx (debug_expr:SI D#20)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 168 167 169 18 (var_location:SI Channel (reg/v:SI 145 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 169 168 170 18 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 170 169 171 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 171 170 172 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 172 171 173 18 (set (reg:SI 167)
        (and:SI (reg/v:SI 145 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 145 [ Channel ])
        (nil)))
(insn 173 172 174 18 (set (reg:SI 168)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 174 173 175 18 (set (reg/v:SI 129 [ tmp ])
        (ashift:SI (reg:SI 168)
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 167)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 167))
                (nil)))))
(debug_insn 175 174 176 18 (var_location:SI tmp (reg/v:SI 129 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 176 175 177 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 177 176 178 18 (set (reg:SI 130 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 177 179 18 (set (reg:SI 169)
        (not:SI (reg/v:SI 129 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 179 178 180 18 (set (reg:SI 132 [ _34 ])
        (and:SI (reg:SI 169)
            (reg:SI 130 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 130 [ _32 ])
            (nil))))
(insn 180 179 181 18 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 132 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _34 ])
        (nil)))
(debug_insn 181 180 182 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 182 181 183 18 (set (reg:SI 133 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 183 182 184 18 (set (reg:SI 134 [ _36 ])
        (ior:SI (reg/v:SI 129 [ tmp ])
            (reg:SI 133 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _35 ])
        (expr_list:REG_DEAD (reg/v:SI 129 [ tmp ])
            (nil))))
(insn 184 183 185 18 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 32 [0x20])) [1 prephitmp_7->CCER+0 S4 A32])
        (reg:SI 134 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _36 ])
        (nil)))
(debug_insn 185 184 186 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 186 185 187 18 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 187 186 188 18 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 188 187 189 18 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":788:5 -1
     (nil))
(debug_insn 189 188 190 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 -1
     (nil))
(insn 190 189 191 18 (set (reg:SI 135 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 18 (set (reg:SI 136 [ _38 ])
        (ior:SI (reg:SI 135 [ _37 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _37 ])
        (nil)))
(insn 192 191 193 18 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 68 [0x44])) [1 prephitmp_7->BDTR+0 S4 A32])
        (reg:SI 136 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _38 ])
        (nil)))
(debug_insn 193 192 194 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:5 -1
     (nil))
(insn 194 193 195 18 (set (reg:SI 170)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 194 196 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 196 195 197 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 197 196 198 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 19 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 199 198 200 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 200 199 201 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 201 200 202 20 (set (reg:SI 171)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 201 203 20 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 203 202 204 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 204 203 205 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 21 (set (reg:SI 172)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 21 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 207 206 208 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 208 207 209 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 210 22 (set (reg:SI 173)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 211 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 211 210 212 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 212 211 213 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 214 23 (set (reg:SI 174)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 213 215 23 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 174))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 215 214 216 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 216 215 217 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 217 216 218 24 (set (reg:SI 175)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 218 217 219 24 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 175))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 219 218 220 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 224)
(note 220 219 221 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 222 25 (set (reg:SI 176)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 223 25 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 223 222 224 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":794:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 244)
(code_label 224 223 225 26 325 (nil) [7 uses])
(note 225 224 226 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:7 -1
     (nil))
(insn 227 226 228 26 (set (reg:SI 137 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ prephitmp_7 ])
                (const_int 8 [0x8])) [1 prephitmp_7->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 227 229 26 (set (reg:SI 177)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 229 228 230 26 (set (reg/v:SI 138 [ tmpsmcr ])
        (and:SI (reg:SI 137 [ _39 ])
            (reg:SI 177))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg:SI 137 [ _39 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ _39 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 230 229 231 26 (var_location:SI tmpsmcr (reg/v:SI 138 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":796:15 -1
     (nil))
(debug_insn 231 230 232 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:7 -1
     (nil))
(insn 232 231 233 26 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 233 232 234 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 287)
(note 234 233 235 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 235 234 236 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 138 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmpsmcr ])
        (nil)))
(jump_insn 236 235 237 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 291)
(note 237 236 238 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 238 237 239 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 -1
     (nil))
(insn 239 238 240 28 (set (reg:SI 139 [ _41 ])
        (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 239 241 28 (set (reg:SI 140 [ _42 ])
        (ior:SI (reg:SI 139 [ _41 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _41 ])
        (nil)))
(insn 241 240 9 28 (set (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])
        (reg:SI 140 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _42 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ prephitmp_7 ])
            (nil))))
(insn 9 241 244 28 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":799:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 244 9 245 29 326 (nil) [1 uses])
(note 245 244 246 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 246 245 247 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 -1
     (nil))
(insn 247 246 248 29 (set (reg:SI 141 [ _43 ])
        (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 29 (set (reg:SI 142 [ _44 ])
        (ior:SI (reg:SI 141 [ _43 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _43 ])
        (nil)))
(insn 249 248 6 29 (set (mem/v:SI (reg/f:SI 114 [ prephitmp_7 ]) [1 prephitmp_7->CR1+0 S4 A32])
        (reg:SI 142 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _44 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ prephitmp_7 ])
            (nil))))
(insn 6 249 267 29 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":804:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 267 6 266 30 327 (nil) [1 uses])
(note 266 267 11 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 11 266 271 30 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 271 11 270 31 328 (nil) [1 uses])
(note 270 271 12 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 12 270 275 31 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 275 12 274 32 329 (nil) [1 uses])
(note 274 275 8 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 8 274 279 32 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 279 8 278 33 330 (nil) [1 uses])
(note 278 279 10 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 10 278 283 33 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 283 10 282 34 331 (nil) [7 uses])
(note 282 283 5 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 5 282 287 34 (set (reg:SI 143 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":746:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 287 5 286 35 332 (nil) [1 uses])
(note 286 287 7 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 7 286 291 35 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 37
(code_label 291 7 290 36 333 (nil) [1 uses])
(note 290 291 13 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 13 290 250 36 (set (reg:SI 143 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":797:11 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 250 13 251 37 312 (nil) [0 uses])
(note 251 250 252 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 253 37 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 253 252 254 37 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 254 253 255 37 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 37 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 256 255 261 37 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 261 256 262 37 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ <retval> ])
        (nil)))
(insn 262 261 0 37 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1260:19 -1
     (nil))

;; Function HAL_TIMEx_PWMN_Stop_IT (HAL_TIMEx_PWMN_Stop_IT, funcdef_no=423, decl_uid=9493, cgraph_uid=352, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 35 count 24 (    1)


HAL_TIMEx_PWMN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} r102={1d,23u} r103={1d,22u} r113={4d,23u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,2u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u,1e} r134={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r140={1d,1u,1e} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,10u} r146={1d,10u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} 
;;    total ref usage 280{86d,188u,6e} in 142{142 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,32] 102[33,33] 103[34,34] 113[35,38] 114[39,39] 115[40,40] 116[41,41] 117[42,42] 118[43,43] 119[44,44] 120[45,45] 121[46,46] 124[47,47] 126[48,48] 127[49,49] 128[50,50] 130[51,51] 131[52,52] 132[53,53] 134[54,54] 136[55,55] 137[56,56] 138[57,57] 140[58,58] 142[59,59] 143[60,60] 144[61,65] 145[66,66] 146[67,67] 147[68,68] 148[69,69] 149[70,70] 150[71,71] 151[72,72] 152[73,73] 153[74,74] 154[75,75] 155[76,76] 156[77,77] 157[78,78] 158[79,79] 159[80,80] 160[81,81] 161[82,82] 163[83,83] 165[84,84] 167[85,85] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[33],103[34]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[33],103[34]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 22 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d33(bb 0 insn -1) }u3(103){ d34(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 146
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145 146
;; live  kill	 100 [cc]
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[33],103[34]
;; rd  gen 	(2) 145[66],146[67]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31,32],145[66],146[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d33(bb 0 insn -1) }u13(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 113[38],114[39],115[40]
;; rd  kill	(6) 113[35,36,37,38],114[39],115[40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],113[38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d5(bb 0 insn -1) }u20(13){ d6(bb 0 insn -1) }u21(102){ d33(bb 0 insn -1) }u22(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 116 117
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 113[37],116[41],117[42]
;; rd  kill	(6) 113[35,36,37,38],116[41],117[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],113[37],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d5(bb 0 insn -1) }u29(13){ d6(bb 0 insn -1) }u30(102){ d33(bb 0 insn -1) }u31(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 118 119
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 113[36],118[43],119[44]
;; rd  kill	(6) 113[35,36,37,38],118[43],119[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],113[36],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ d5(bb 0 insn -1) }u38(13){ d6(bb 0 insn -1) }u39(102){ d33(bb 0 insn -1) }u40(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 113 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 113 120 121
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(3) 113[35],120[45],121[46]
;; rd  kill	(6) 113[35,36,37,38],120[45],121[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(7) 7[5],13[6],102[33],103[34],113[35],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 3 4 5 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ d5(bb 0 insn -1) }u47(13){ d6(bb 0 insn -1) }u48(102){ d33(bb 0 insn -1) }u49(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 146
;; lr  def 	 100 [cc] 124 126 127 128 147 148 149 150 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 124 126 127 128 147 148 149 150 151 152
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(11) 100[31],124[47],126[48],127[49],128[50],147[68],148[69],149[70],150[71],151[72],152[73]
;; rd  kill	(19) 100[24,25,26,27,28,29,30,31,32],124[47],126[48],127[49],128[50],147[68],148[69],149[70],150[71],151[72],152[73]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u73(7){ d5(bb 0 insn -1) }u74(13){ d6(bb 0 insn -1) }u75(102){ d33(bb 0 insn -1) }u76(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 130 131
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(2) 130[51],131[52]
;; rd  kill	(2) 130[51],131[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 8 7 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u81(7){ d5(bb 0 insn -1) }u82(13){ d6(bb 0 insn -1) }u83(102){ d33(bb 0 insn -1) }u84(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 132 153 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 132 153 154
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(4) 100[30],132[53],153[74],154[75]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],132[53],153[74],154[75]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u91(7){ d5(bb 0 insn -1) }u92(13){ d6(bb 0 insn -1) }u93(102){ d33(bb 0 insn -1) }u94(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 134 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 134 155 156
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(4) 100[29],134[54],155[76],156[77]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],134[54],155[76],156[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u101(7){ d5(bb 0 insn -1) }u102(13){ d6(bb 0 insn -1) }u103(102){ d33(bb 0 insn -1) }u104(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 136 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 136 137
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(2) 136[55],137[56]
;; rd  kill	(2) 136[55],137[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 11 9 10 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u109(7){ d5(bb 0 insn -1) }u110(13){ d6(bb 0 insn -1) }u111(102){ d33(bb 0 insn -1) }u112(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 138 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 138 157 158
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(4) 100[28],138[57],157[78],158[79]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],138[57],157[78],158[79]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u119(7){ d5(bb 0 insn -1) }u120(13){ d6(bb 0 insn -1) }u121(102){ d33(bb 0 insn -1) }u122(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 140 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 100 [cc] 140 159 160
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(4) 100[27],140[58],159[80],160[81]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32],140[58],159[80],160[81]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; rd  out 	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u129(7){ d5(bb 0 insn -1) }u130(13){ d6(bb 0 insn -1) }u131(102){ d33(bb 0 insn -1) }u132(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 145 146
;; live  gen 	 142 143
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(2) 142[59],143[60]
;; rd  kill	(2) 142[59],143[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 14 12 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u137(7){ d5(bb 0 insn -1) }u138(13){ d6(bb 0 insn -1) }u139(102){ d33(bb 0 insn -1) }u140(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[33],103[34],113[35,36,37,38],145[66],146[67]
;; rd  gen 	(1) 100[26]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 15 )->[16]->( 23 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(7){ d5(bb 0 insn -1) }u144(13){ d6(bb 0 insn -1) }u145(102){ d33(bb 0 insn -1) }u146(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  def 	 144 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 144 161
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(2) 144[61],161[82]
;; rd  kill	(6) 144[61,62,63,64,65],161[82]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u150(7){ d5(bb 0 insn -1) }u151(13){ d6(bb 0 insn -1) }u152(102){ d33(bb 0 insn -1) }u153(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(1) 100[25]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; rd  out 	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 17 )->[18]->( 23 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(7){ d5(bb 0 insn -1) }u157(13){ d6(bb 0 insn -1) }u158(102){ d33(bb 0 insn -1) }u159(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 163
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(2) 144[65],163[83]
;; rd  kill	(6) 144[61,62,63,64,65],163[83]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[65]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 17 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u162(7){ d5(bb 0 insn -1) }u163(13){ d6(bb 0 insn -1) }u164(102){ d33(bb 0 insn -1) }u165(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(1) 100[24]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; rd  out 	(5) 7[5],13[6],102[33],103[34],145[66]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 19 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ d5(bb 0 insn -1) }u169(13){ d6(bb 0 insn -1) }u170(102){ d33(bb 0 insn -1) }u171(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 165
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[33],103[34],145[66]
;; rd  gen 	(2) 144[64],165[84]
;; rd  kill	(6) 144[61,62,63,64,65],165[84]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[64]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 19 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u174(7){ d5(bb 0 insn -1) }u175(13){ d6(bb 0 insn -1) }u176(102){ d33(bb 0 insn -1) }u177(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 167
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[33],103[34],145[66]
;; rd  gen 	(2) 144[63],167[85]
;; rd  kill	(6) 144[61,62,63,64,65],167[85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[63]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u180(7){ d5(bb 0 insn -1) }u181(13){ d6(bb 0 insn -1) }u182(102){ d33(bb 0 insn -1) }u183(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[33],103[34],145[66],146[67]
;; rd  gen 	(1) 144[62]
;; rd  kill	(5) 144[61,62,63,64,65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; rd  out 	(5) 7[5],13[6],102[33],103[34],144[62]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 22 16 18 20 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u184(7){ d5(bb 0 insn -1) }u185(13){ d6(bb 0 insn -1) }u186(102){ d33(bb 0 insn -1) }u187(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[33],103[34],144[61,62,63,64,65]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u190(0){ d0(bb 23 insn 200) }u191(7){ d5(bb 0 insn -1) }u192(13){ d6(bb 0 insn -1) }u193(102){ d33(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[33],103[34]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 23 insn 200) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 101 to worklist
  Adding insn 95 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 80 to worklist
  Adding insn 106 to worklist
  Adding insn 104 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 155 to worklist
  Adding insn 159 to worklist
  Adding insn 165 to worklist
  Adding insn 169 to worklist
  Adding insn 175 to worklist
  Adding insn 179 to worklist
  Adding insn 186 to worklist
  Adding insn 201 to worklist
Finished finding needed instructions:
  Adding insn 200 to worklist
Processing use of (reg 144 [ <retval> ]) in insn 200:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
Processing use of (reg 146 [ Channel ]) in insn 6:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 201:
Processing use of (reg 145 [ htim ]) in insn 186:
  Adding insn 2 to worklist
Processing use of (subreg (reg 167) 0) in insn 186:
  Adding insn 184 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 145 [ htim ]) in insn 179:
Processing use of (subreg (reg 165) 0) in insn 179:
  Adding insn 177 to worklist
Processing use of (reg 100 cc) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 146 [ Channel ]) in insn 174:
Processing use of (reg 145 [ htim ]) in insn 169:
Processing use of (subreg (reg 163) 0) in insn 169:
  Adding insn 167 to worklist
Processing use of (reg 100 cc) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 146 [ Channel ]) in insn 164:
Processing use of (reg 145 [ htim ]) in insn 159:
Processing use of (subreg (reg 161) 0) in insn 159:
  Adding insn 157 to worklist
Processing use of (reg 100 cc) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 146 [ Channel ]) in insn 154:
Processing use of (reg 113 [ _6 ]) in insn 147:
  Adding insn 26 to worklist
  Adding insn 38 to worklist
  Adding insn 50 to worklist
  Adding insn 62 to worklist
Processing use of (reg 145 [ htim ]) in insn 62:
Processing use of (reg 145 [ htim ]) in insn 50:
Processing use of (reg 145 [ htim ]) in insn 38:
Processing use of (reg 145 [ htim ]) in insn 26:
Processing use of (reg 113 [ _6 ]) in insn 149:
Processing use of (reg 143 [ _40 ]) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 142 [ _39 ]) in insn 148:
Processing use of (reg 113 [ _6 ]) in insn 140:
Processing use of (reg 100 cc) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 160) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 140 [ _37 ]) in insn 142:
Processing use of (reg 159) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 113 [ _6 ]) in insn 133:
Processing use of (reg 100 cc) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 158) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 138 [ _35 ]) in insn 135:
Processing use of (reg 157) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 113 [ _6 ]) in insn 125:
Processing use of (reg 113 [ _6 ]) in insn 127:
Processing use of (reg 137 [ _34 ]) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 136 [ _33 ]) in insn 126:
Processing use of (reg 113 [ _6 ]) in insn 118:
Processing use of (reg 100 cc) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 156) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 134 [ _31 ]) in insn 120:
Processing use of (reg 155) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 113 [ _6 ]) in insn 111:
Processing use of (reg 100 cc) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 154) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 132 [ _29 ]) in insn 113:
Processing use of (reg 153) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 113 [ _6 ]) in insn 104:
Processing use of (reg 113 [ _6 ]) in insn 106:
Processing use of (reg 131 [ _28 ]) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 130 [ _27 ]) in insn 105:
Processing use of (reg 113 [ _6 ]) in insn 80:
Processing use of (reg 113 [ _6 ]) in insn 86:
Processing use of (reg 126 [ _23 ]) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 124 [ _21 ]) in insn 85:
Processing use of (reg 150) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 148 [ tmp ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 147) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 149) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 146 [ Channel ]) in insn 81:
Processing use of (reg 113 [ _6 ]) in insn 88:
Processing use of (reg 113 [ _6 ]) in insn 89:
Processing use of (reg 127 [ _24 ]) in insn 89:
Processing use of (reg 113 [ _6 ]) in insn 95:
Processing use of (reg 100 cc) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 152) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 128 [ tmpccer ]) in insn 99:
Processing use of (reg 151) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 113 [ _6 ]) in insn 63:
Processing use of (reg 113 [ _6 ]) in insn 65:
Processing use of (reg 121 [ _17 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 120 [ _16 ]) in insn 64:
Processing use of (reg 113 [ _6 ]) in insn 51:
Processing use of (reg 113 [ _6 ]) in insn 53:
Processing use of (reg 119 [ _14 ]) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 118 [ _13 ]) in insn 52:
Processing use of (reg 113 [ _6 ]) in insn 39:
Processing use of (reg 113 [ _6 ]) in insn 41:
Processing use of (reg 117 [ _11 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 116 [ _10 ]) in insn 40:
Processing use of (reg 113 [ _6 ]) in insn 27:
Processing use of (reg 113 [ _6 ]) in insn 29:
Processing use of (reg 115 [ _8 ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 114 [ _7 ]) in insn 28:
Processing use of (reg 146 [ Channel ]) in insn 19:
Processing use of (reg 146 [ Channel ]) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,8u} r102={1d,23u} r103={1d,22u} r113={4d,23u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,2u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u,1e} r134={1d,1u,1e} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r140={1d,1u,1e} r142={1d,1u} r143={1d,1u} r144={5d,1u} r145={1d,10u} r146={1d,10u} r147={1d,1u,1e} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r165={1d,1u} r167={1d,1u} 
;;    total ref usage 280{86d,188u,6e} in 142{142 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 145 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 146 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (var_location:SI htim (reg/v/f:SI 145 [ htim ])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":826:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":827:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":830:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 -1
     (nil))
(jump_insn 19 18 23 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 146 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 146 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 20)) [0  S4 A32])
                    (label_ref:SI 206)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 20))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 206 (insn_list:REG_LABEL_TARGET 187 (nil))))
 -> 20)
(code_label 23 19 24 3 350 (nil) [1 uses])
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 -1
     (nil))
(insn 26 25 27 3 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 115 [ _8 ])
        (and:SI (reg:SI 114 [ _7 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 29 28 30 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])
        (reg:SI 115 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":837:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _8 ])
        (nil)))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":838:7 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 32 31 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 35 32 36 4 349 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 -1
     (nil))
(insn 38 37 39 4 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:SI 116 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 117 [ _11 ])
        (and:SI (reg:SI 116 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _9->DIER+0 S4 A32])
        (reg:SI 117 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":844:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _11 ])
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":845:7 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 44 43 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 47 44 48 5 348 (nil) [1 uses])
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 -1
     (nil))
(insn 50 49 51 5 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 5 (set (reg:SI 118 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _12->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 5 (set (reg:SI 119 [ _14 ])
        (and:SI (reg:SI 118 [ _13 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _13 ])
        (nil)))
(insn 53 52 54 5 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _12->DIER+0 S4 A32])
        (reg:SI 119 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":851:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _14 ])
        (nil)))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":852:7 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 56 55 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 59 56 60 6 346 (nil) [1 uses])
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 -1
     (nil))
(insn 62 61 63 6 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 6 (set (reg:SI 120 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 6 (set (reg:SI 121 [ _17 ])
        (and:SI (reg:SI 120 [ _16 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _16 ])
        (nil)))
(insn 65 64 66 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _15->DIER+0 S4 A32])
        (reg:SI 121 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":858:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _17 ])
        (nil)))
(debug_insn 66 65 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":859:7 -1
     (nil))
(debug_insn 67 66 68 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":867:3 -1
     (nil))
(code_label 69 68 70 7 351 (nil) [0 uses])
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI D#23 (mem/f:SI (reg/v/f:SI 145 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI TIMx (debug_expr:SI D#23)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI Channel (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 75 74 76 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 78 77 79 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 80 79 81 7 (set (reg:SI 124 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 7 (set (reg:SI 147)
        (and:SI (reg/v:SI 146 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 82 81 83 7 (set (reg:SI 149)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 7 (set (reg:SI 148 [ tmp ])
        (ashift:SI (reg:SI 149)
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 147)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 147))
                (nil)))))
(insn 84 83 85 7 (set (reg:SI 150)
        (not:SI (reg:SI 148 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 148 [ tmp ])
        (nil)))
(insn 85 84 86 7 (set (reg:SI 126 [ _23 ])
        (and:SI (reg:SI 150)
            (reg:SI 124 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 124 [ _21 ])
            (nil))))
(insn 86 85 87 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 126 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _23 ])
        (nil)))
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 88 87 89 7 (set (reg:SI 127 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 7 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])
        (reg:SI 127 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _24 ])
        (nil)))
(debug_insn 90 89 91 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":870:5 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:5 -1
     (nil))
(insn 95 94 96 7 (set (reg/v:SI 128 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 97 7 (var_location:SI tmpccer (reg/v:SI 128 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":873:13 -1
     (nil))
(debug_insn 97 96 98 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:5 -1
     (nil))
(insn 98 97 99 7 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 7 (set (reg:SI 152)
        (and:SI (reg/v:SI 128 [ tmpccer ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/v:SI 128 [ tmpccer ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 128 [ tmpccer ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 100 99 101 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(jump_insn 101 100 102 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 107)
(note 102 101 103 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 -1
     (nil))
(insn 104 103 105 8 (set (reg:SI 130 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 8 (set (reg:SI 131 [ _28 ])
        (and:SI (reg:SI 130 [ _27 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _27 ])
        (nil)))
(insn 106 105 107 8 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 prephitmp_68->DIER+0 S4 A32])
        (reg:SI 131 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":876:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _28 ])
        (nil)))
(code_label 107 106 108 9 352 (nil) [1 uses])
(note 108 107 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 110 109 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 111 110 112 9 (set (reg:SI 132 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 9 (set (reg:SI 153)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 9 (set (reg:SI 154)
        (and:SI (reg:SI 132 [ _29 ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 132 [ _29 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 132 [ _29 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 114 113 115 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(jump_insn 115 114 116 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 117 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 118 117 119 10 (set (reg:SI 134 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 10 (set (reg:SI 155)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 121 10 (set (reg:SI 156)
        (and:SI (reg:SI 134 [ _31 ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 134 [ _31 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ _31 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 121 120 122 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(jump_insn 122 121 123 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(insn 125 124 126 11 (set (reg:SI 136 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 11 (set (reg:SI 137 [ _34 ])
        (and:SI (reg:SI 136 [ _33 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _33 ])
        (nil)))
(insn 127 126 128 11 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_68->BDTR+0 S4 A32])
        (reg:SI 137 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _34 ])
        (nil)))
(code_label 128 127 129 12 353 (nil) [2 uses])
(note 129 128 130 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":880:5 -1
     (nil))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 132 131 133 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 133 132 134 12 (set (reg:SI 138 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 12 (set (reg:SI 157)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 12 (set (reg:SI 158)
        (and:SI (reg:SI 138 [ _35 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 138 [ _35 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ _35 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 136 135 137 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(jump_insn 137 136 138 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 139 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 140 139 141 13 (set (reg:SI 140 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 32 [0x20])) [1 prephitmp_68->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 13 (set (reg:SI 159)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 13 (set (reg:SI 160)
        (and:SI (reg:SI 140 [ _37 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 140 [ _37 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ _37 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 143 142 144 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 144 143 145 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(insn 147 146 148 14 (set (reg:SI 142 [ _39 ])
        (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 prephitmp_68->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 14 (set (reg:SI 143 [ _40 ])
        (and:SI (reg:SI 142 [ _39 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _39 ])
        (nil)))
(insn 149 148 150 14 (set (mem/v:SI (reg/f:SI 113 [ _6 ]) [1 prephitmp_68->CR1+0 S4 A32])
        (reg:SI 143 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _40 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(code_label 150 149 151 15 354 (nil) [2 uses])
(note 151 150 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":883:5 -1
     (nil))
(debug_insn 153 152 154 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 -1
     (nil))
(insn 154 153 155 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 155 154 156 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 159 16 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 157 6 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 161) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 6 159 162 16 (set (reg/v:SI 144 [ <retval> ])
        (reg/v:SI 146 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 23
(code_label 162 6 163 17 355 (nil) [1 uses])
(note 163 162 164 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 166 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 172)
(note 166 165 167 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 18 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 167 7 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 163) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 7 169 172 18 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 172 7 173 19 356 (nil) [1 uses])
(note 173 172 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ Channel ])
        (nil)))
(jump_insn 175 174 176 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 176 175 177 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 179 20 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 177 8 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 8 179 182 20 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 182 8 183 21 357 (nil) [1 uses])
(note 183 182 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 186 21 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 184 5 21 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ htim ])
            (nil))))
(insn 5 186 206 21 (set (reg/v:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":886:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 23
(code_label 206 5 205 22 358 (nil) [10 uses])
(note 205 206 9 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 9 205 187 22 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":832:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 187 9 188 23 345 (nil) [0 uses])
(note 188 187 189 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":890:3 -1
     (nil))
(debug_insn 191 190 192 23 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 23 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 23 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 195 23 (var_location:SI tmpccer (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 195 194 200 23 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 200 195 201 23 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 201 200 0 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1354:19 -1
     (nil))

;; Function HAL_TIMEx_PWMN_Start_DMA (HAL_TIMEx_PWMN_Start_DMA, funcdef_no=425, decl_uid=9498, cgraph_uid=353, symbol_order=352)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 56 n_edges 92 count 56 (    1)


HAL_TIMEx_PWMN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,55u} r12={8d} r13={1d,59u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,38u} r101={4d} r102={1d,55u} r103={1d,54u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={3d,1u} r117={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r121={4d,27u,7e} r122={1d,1u} r123={1d,4u} r130={1d,1u} r131={1d,1u} r132={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,4u} r157={1d,1u} r158={1d,1u} r160={1d,3u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u,1e} r169={1d,3u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,2u} r175={1d,24u} r176={1d,14u} r177={1d,8u} r178={1d,7u} r181={1d,1u} r184={1d,1u} r186={1d,1u} r189={1d,1u} r191={1d,1u} r194={1d,1u} r196={1d,1u} r199={1d,1u} r201={1d,1u} r204={1d,1u} r206={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} 
;;    total ref usage 991{510d,472u,9e} in 303{299 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	100
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 387, 388, 389, 390, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404
;;  reg->defs[] map:	0[0,9] 1[10,18] 2[19,27] 3[28,36] 7[37,37] 12[38,45] 13[46,46] 14[47,51] 15[52,55] 16[56,60] 17[61,65] 18[66,70] 19[71,75] 20[76,80] 21[81,85] 22[86,90] 23[91,95] 24[96,100] 25[101,105] 26[106,110] 27[111,115] 28[116,120] 29[121,125] 30[126,130] 31[131,135] 48[136,139] 49[140,143] 50[144,147] 51[148,151] 52[152,155] 53[156,159] 54[160,163] 55[164,167] 56[168,171] 57[172,175] 58[176,179] 59[180,183] 60[184,187] 61[188,191] 62[192,195] 63[196,199] 64[200,203] 65[204,207] 66[208,211] 67[212,215] 68[216,219] 69[220,223] 70[224,227] 71[228,231] 72[232,235] 73[236,239] 74[240,243] 75[244,247] 76[248,251] 77[252,255] 78[256,259] 79[260,263] 80[264,267] 81[268,271] 82[272,275] 83[276,279] 84[280,283] 85[284,287] 86[288,291] 87[292,295] 88[296,299] 89[300,303] 90[304,307] 91[308,311] 92[312,315] 93[316,319] 94[320,323] 95[324,327] 96[328,331] 97[332,335] 98[336,339] 99[340,343] 100[344,386] 101[387,390] 102[391,391] 103[392,392] 104[393,396] 105[397,400] 106[401,404] 113[405,405] 114[406,406] 115[407,407] 116[408,410] 117[411,411] 118[412,413] 119[414,414] 120[415,415] 121[416,419] 122[420,420] 123[421,421] 130[422,422] 131[423,423] 132[424,424] 139[425,425] 140[426,426] 141[427,427] 148[428,428] 149[429,429] 150[430,430] 157[431,431] 158[432,432] 160[433,433] 161[434,434] 163[435,435] 164[436,436] 165[437,437] 166[438,438] 167[439,439] 168[440,440] 169[441,441] 170[442,442] 171[443,443] 172[444,444] 173[445,445] 174[446,453] 175[454,454] 176[455,455] 177[456,456] 178[457,457] 181[458,458] 184[459,459] 186[460,460] 189[461,461] 191[462,462] 194[463,463] 196[464,464] 199[465,465] 201[466,466] 204[467,467] 206[468,468] 209[469,469] 212[470,470] 213[471,471] 215[472,472] 217[473,473] 219[474,474] 221[475,475] 222[476,476] 223[477,477] 224[478,478] 225[479,479] 226[480,480] 227[481,481] 228[482,482] 229[483,483] 230[484,484] 231[485,485] 232[486,486] 233[487,487] 234[488,488] 235[489,489] 236[490,490] 237[491,491] 238[492,492] 239[493,493] 240[494,494] 241[495,495] 242[496,496] 243[497,497] 244[498,498] 245[499,499] 246[500,500] 247[501,501] 248[502,502] 249[503,503] 250[504,504] 251[505,505] 252[506,506] 253[507,507] 254[508,508] 255[509,509] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d18(1){ }d27(2){ }d36(3){ }d37(7){ }d46(13){ }d51(14){ }d60(16){ }d65(17){ }d70(18){ }d75(19){ }d80(20){ }d85(21){ }d90(22){ }d95(23){ }d100(24){ }d105(25){ }d110(26){ }d115(27){ }d120(28){ }d125(29){ }d130(30){ }d135(31){ }d391(102){ }d392(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[18],2[27],3[36],7[37],13[46],14[51],16[60],17[65],18[70],19[75],20[80],21[85],22[90],23[95],24[100],25[105],26[110],27[115],28[120],29[125],30[130],31[135],102[391],103[392]
;; rd  kill	(126) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14,15,16,17,18],2[19,20,21,22,23,24,25,26,27],3[28,29,30,31,32,33,34,35,36],7[37],13[46],14[47,48,49,50,51],16[56,57,58,59,60],17[61,62,63,64,65],18[66,67,68,69,70],19[71,72,73,74,75],20[76,77,78,79,80],21[81,82,83,84,85],22[86,87,88,89,90],23[91,92,93,94,95],24[96,97,98,99,100],25[101,102,103,104,105],26[106,107,108,109,110],27[111,112,113,114,115],28[116,117,118,119,120],29[121,122,123,124,125],30[126,127,128,129,130],31[131,132,133,134,135],102[391],103[392]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[9],1[18],2[27],3[36],7[37],13[46],102[391],103[392]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d37(bb 0 insn -1) }u1(13){ d46(bb 0 insn -1) }u2(102){ d391(bb 0 insn -1) }u3(103){ d392(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 175 176 177 178
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 175 176 177 178
;; live  kill	
;; rd  in  	(8) 0[9],1[18],2[27],3[36],7[37],13[46],102[391],103[392]
;; rd  gen 	(5) 100[386],175[454],176[455],177[456],178[457]
;; rd  kill	(4) 175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 2 )->[3]->( 55 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d37(bb 0 insn -1) }u15(13){ d46(bb 0 insn -1) }u16(102){ d391(bb 0 insn -1) }u17(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 174 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 174 181
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(3) 100[385],174[446],181[458]
;; rd  kill	(9) 174[446,447,448,449,450,451,452,453],181[458]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],174[446],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ d37(bb 0 insn -1) }u23(13){ d46(bb 0 insn -1) }u24(102){ d391(bb 0 insn -1) }u25(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[384]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 4 )->[5]->( 54 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d37(bb 0 insn -1) }u29(13){ d46(bb 0 insn -1) }u30(102){ d391(bb 0 insn -1) }u31(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 113 116 184 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 113 116 184 186
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[383],113[405],116[410],184[459],186[460]
;; rd  kill	(6) 113[405],116[408,409,410],184[459],186[460]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],116[410],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ d37(bb 0 insn -1) }u38(13){ d46(bb 0 insn -1) }u39(102){ d391(bb 0 insn -1) }u40(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[382]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 6 )->[7]->( 54 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ d37(bb 0 insn -1) }u44(13){ d46(bb 0 insn -1) }u45(102){ d391(bb 0 insn -1) }u46(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 114 116 189 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 114 116 189 191
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[381],114[406],116[409],189[461],191[462]
;; rd  kill	(6) 114[406],116[408,409,410],189[461],191[462]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],116[409],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 6 )->[8]->( 54 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ d37(bb 0 insn -1) }u53(13){ d46(bb 0 insn -1) }u54(102){ d391(bb 0 insn -1) }u55(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 115 116 194 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 115 116 194 196
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[380],115[407],116[408],194[463],196[464]
;; rd  kill	(6) 115[407],116[408,409,410],194[463],196[464]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],116[408],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 54 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(7){ d37(bb 0 insn -1) }u62(13){ d46(bb 0 insn -1) }u63(102){ d391(bb 0 insn -1) }u64(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[379]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 9 3 )->[10]->( 53 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(7){ d37(bb 0 insn -1) }u68(13){ d46(bb 0 insn -1) }u69(102){ d391(bb 0 insn -1) }u70(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 117 118 199 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 117 118 199 201
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],174[446],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[378],117[411],118[413],199[465],201[466]
;; rd  kill	(5) 117[411],118[412,413],199[465],201[466]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],118[413],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ d37(bb 0 insn -1) }u77(13){ d46(bb 0 insn -1) }u78(102){ d391(bb 0 insn -1) }u79(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[377]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 11 )->[12]->( 53 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u82(7){ d37(bb 0 insn -1) }u83(13){ d46(bb 0 insn -1) }u84(102){ d391(bb 0 insn -1) }u85(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 118 119 204 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 118 119 204 206
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(5) 100[376],118[412],119[414],204[467],206[468]
;; rd  kill	(5) 118[412,413],119[414],204[467],206[468]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; rd  out 	(9) 7[37],13[46],102[391],103[392],118[412],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 11 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(7){ d37(bb 0 insn -1) }u92(13){ d46(bb 0 insn -1) }u93(102){ d391(bb 0 insn -1) }u94(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[375]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 13 )->[14]->( 52 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u97(7){ d37(bb 0 insn -1) }u98(13){ d46(bb 0 insn -1) }u99(102){ d391(bb 0 insn -1) }u100(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 120 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 120 209
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(3) 100[374],120[415],209[469]
;; rd  kill	(2) 120[415],209[469]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 30 32 14 16 18 26 28 51 53 )->[15]->( 55 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u105(7){ d37(bb 0 insn -1) }u106(13){ d46(bb 0 insn -1) }u107(102){ d391(bb 0 insn -1) }u108(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 174[453]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[453]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 13 )->[16]->( 50 15 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u109(7){ d37(bb 0 insn -1) }u110(13){ d46(bb 0 insn -1) }u111(102){ d391(bb 0 insn -1) }u112(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 100 [cc] 122 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc] 122 212
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(3) 100[373],122[420],212[470]
;; rd  kill	(2) 122[420],212[470]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 53 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u117(7){ d37(bb 0 insn -1) }u118(13){ d46(bb 0 insn -1) }u119(102){ d391(bb 0 insn -1) }u120(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[372]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 17 52 )->[18]->( 15 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u123(7){ d37(bb 0 insn -1) }u124(13){ d46(bb 0 insn -1) }u125(102){ d391(bb 0 insn -1) }u126(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[371]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 17 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u129(7){ d37(bb 0 insn -1) }u130(13){ d46(bb 0 insn -1) }u131(102){ d391(bb 0 insn -1) }u132(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[370]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 19 )->[20]->( 26 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u135(7){ d37(bb 0 insn -1) }u136(13){ d46(bb 0 insn -1) }u137(102){ d391(bb 0 insn -1) }u138(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 213
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 213[471]
;; rd  kill	(1) 213[471]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 19 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(7){ d37(bb 0 insn -1) }u142(13){ d46(bb 0 insn -1) }u143(102){ d391(bb 0 insn -1) }u144(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[369]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 21 )->[22]->( 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u147(7){ d37(bb 0 insn -1) }u148(13){ d46(bb 0 insn -1) }u149(102){ d391(bb 0 insn -1) }u150(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 215
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 215[472]
;; rd  kill	(1) 215[472]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u153(7){ d37(bb 0 insn -1) }u154(13){ d46(bb 0 insn -1) }u155(102){ d391(bb 0 insn -1) }u156(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[368]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 23 52 )->[24]->( 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u159(7){ d37(bb 0 insn -1) }u160(13){ d46(bb 0 insn -1) }u161(102){ d391(bb 0 insn -1) }u162(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 217
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 217[473]
;; rd  kill	(1) 217[473]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 23 50 51 )->[25]->( 46 26 28 30 32 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u165(7){ d37(bb 0 insn -1) }u166(13){ d46(bb 0 insn -1) }u167(102){ d391(bb 0 insn -1) }u168(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  def 	 100 [cc] 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 219
;; live  kill	 100 [cc]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 219[474]
;; rd  kill	(1) 219[474]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 20 25 )->[26]->( 15 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u173(7){ d37(bb 0 insn -1) }u174(13){ d46(bb 0 insn -1) }u175(102){ d391(bb 0 insn -1) }u176(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 221 222 223 224 225 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 123 221 222 223 224 225 226
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[7],100[347],123[421],221[475],222[476],223[477],224[478],225[479],226[480]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],123[421],221[475],222[476],223[477],224[478],225[479],226[480]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 26 )->[27]->( 34 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u198(7){ d37(bb 0 insn -1) }u199(13){ d46(bb 0 insn -1) }u200(102){ d391(bb 0 insn -1) }u201(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 130 131
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 121[419],130[422],131[423]
;; rd  kill	(6) 121[416,417,418,419],130[422],131[423]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],121[419],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 22 25 )->[28]->( 15 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u207(7){ d37(bb 0 insn -1) }u208(13){ d46(bb 0 insn -1) }u209(102){ d391(bb 0 insn -1) }u210(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 132 227 228 229 230 231 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 132 227 228 229 230 231 232
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[5],100[346],132[424],227[481],228[482],229[483],230[484],231[485],232[486]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],132[424],227[481],228[482],229[483],230[484],231[485],232[486]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 28 )->[29]->( 34 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u232(7){ d37(bb 0 insn -1) }u233(13){ d46(bb 0 insn -1) }u234(102){ d391(bb 0 insn -1) }u235(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 139 140
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 121[418],139[425],140[426]
;; rd  kill	(6) 121[416,417,418,419],139[425],140[426]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],121[418],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 24 25 )->[30]->( 15 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u241(7){ d37(bb 0 insn -1) }u242(13){ d46(bb 0 insn -1) }u243(102){ d391(bb 0 insn -1) }u244(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 141 233 234 235 236 237 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 141 233 234 235 236 237 238
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[3],100[345],141[427],233[487],234[488],235[489],236[490],237[491],238[492]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],141[427],233[487],234[488],235[489],236[490],237[491],238[492]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 30 )->[31]->( 34 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u266(7){ d37(bb 0 insn -1) }u267(13){ d46(bb 0 insn -1) }u268(102){ d391(bb 0 insn -1) }u269(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 148 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 148 149
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 121[417],148[428],149[429]
;; rd  kill	(6) 121[416,417,418,419],148[428],149[429]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],121[417],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 25 )->[32]->( 15 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u275(7){ d37(bb 0 insn -1) }u276(13){ d46(bb 0 insn -1) }u277(102){ d391(bb 0 insn -1) }u278(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 177 178
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 239 240 241 242 243 244
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 150 239 240 241 242 243 244
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(9) 0[1],100[344],150[430],239[493],240[494],241[495],242[496],243[497],244[498]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[47,48,49,50,51],150[430],239[493],240[494],241[495],242[496],243[497],244[498]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u300(7){ d37(bb 0 insn -1) }u301(13){ d46(bb 0 insn -1) }u302(102){ d391(bb 0 insn -1) }u303(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175
;; lr  def 	 121 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176
;; live  gen 	 121 157 158
;; live  kill	
;; rd  in  	(6) 7[37],13[46],102[391],103[392],175[454],176[455]
;; rd  gen 	(3) 121[416],157[431],158[432]
;; rd  kill	(6) 121[416,417,418,419],157[431],158[432]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; rd  out 	(6) 7[37],13[46],102[391],103[392],121[416],176[455]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 27 29 31 33 )->[34]->( 42 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u309(7){ d37(bb 0 insn -1) }u310(13){ d46(bb 0 insn -1) }u311(102){ d391(bb 0 insn -1) }u312(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; lr  def 	 100 [cc] 160 161 163 164 165 166 167 245 246 247 248
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 176
;; live  gen 	 100 [cc] 160 161 163 164 165 166 167 245 246 247 248
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],121[416,417,418,419],176[455]
;; rd  gen 	(12) 100[362],160[433],161[434],163[435],164[436],165[437],166[438],167[439],245[499],246[500],247[501],248[502]
;; rd  kill	(11) 160[433],161[434],163[435],164[436],165[437],166[438],167[439],245[499],246[500],247[501],248[502]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 34 )->[35]->( 42 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u338(7){ d37(bb 0 insn -1) }u339(13){ d46(bb 0 insn -1) }u340(102){ d391(bb 0 insn -1) }u341(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(1) 100[361]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 35 )->[36]->( 42 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u344(7){ d37(bb 0 insn -1) }u345(13){ d46(bb 0 insn -1) }u346(102){ d391(bb 0 insn -1) }u347(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 249
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(2) 100[360],249[503]
;; rd  kill	(1) 249[503]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 36 )->[37]->( 42 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u352(7){ d37(bb 0 insn -1) }u353(13){ d46(bb 0 insn -1) }u354(102){ d391(bb 0 insn -1) }u355(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 250
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(2) 100[359],250[504]
;; rd  kill	(1) 250[504]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 37 )->[38]->( 42 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u360(7){ d37(bb 0 insn -1) }u361(13){ d46(bb 0 insn -1) }u362(102){ d391(bb 0 insn -1) }u363(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 251
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 251
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(2) 100[358],251[505]
;; rd  kill	(1) 251[505]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 38 )->[39]->( 42 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u368(7){ d37(bb 0 insn -1) }u369(13){ d46(bb 0 insn -1) }u370(102){ d391(bb 0 insn -1) }u371(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 252
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(2) 100[357],252[506]
;; rd  kill	(1) 252[506]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 39 )->[40]->( 42 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(7){ d37(bb 0 insn -1) }u377(13){ d46(bb 0 insn -1) }u378(102){ d391(bb 0 insn -1) }u379(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 253
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 253
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(2) 100[356],253[507]
;; rd  kill	(1) 253[507]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 40 )->[41]->( 42 45 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u384(7){ d37(bb 0 insn -1) }u385(13){ d46(bb 0 insn -1) }u386(102){ d391(bb 0 insn -1) }u387(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 254
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(2) 100[355],254[508]
;; rd  kill	(1) 254[508]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 39 40 38 37 36 35 34 41 )->[42]->( 43 47 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u392(7){ d37(bb 0 insn -1) }u393(13){ d46(bb 0 insn -1) }u394(102){ d391(bb 0 insn -1) }u395(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc] 168 169 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 100 [cc] 168 169 255
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(4) 100[354],168[440],169[441],255[509]
;; rd  kill	(3) 168[440],169[441],255[509]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
;; rd  out 	(9) 7[37],13[46],102[391],103[392],121[416,417,418,419],169[441]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 42 )->[43]->( 44 48 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u403(7){ d37(bb 0 insn -1) }u404(13){ d46(bb 0 insn -1) }u405(102){ d391(bb 0 insn -1) }u406(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 169
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],121[416,417,418,419],169[441]
;; rd  gen 	(1) 100[353]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 43 )->[44]->( 55 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u409(7){ d37(bb 0 insn -1) }u410(13){ d46(bb 0 insn -1) }u411(102){ d391(bb 0 insn -1) }u412(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 170 171 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 170 171 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(3) 170[442],171[443],174[452]
;; rd  kill	(10) 170[442],171[443],174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[452]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 41 )->[45]->( 55 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u417(7){ d37(bb 0 insn -1) }u418(13){ d46(bb 0 insn -1) }u419(102){ d391(bb 0 insn -1) }u420(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 172 173 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 172 173 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(3) 172[444],173[445],174[451]
;; rd  kill	(10) 172[444],173[445],174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[451]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 25 )->[46]->( 55 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u425(7){ d37(bb 0 insn -1) }u426(13){ d46(bb 0 insn -1) }u427(102){ d391(bb 0 insn -1) }u428(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 174[450]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[450]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 42 )->[47]->( 55 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u429(7){ d37(bb 0 insn -1) }u430(13){ d46(bb 0 insn -1) }u431(102){ d391(bb 0 insn -1) }u432(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(9) 7[37],13[46],102[391],103[392],121[416,417,418,419],169[441]
;; rd  gen 	(1) 174[449]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[449]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 43 )->[48]->( 55 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u433(7){ d37(bb 0 insn -1) }u434(13){ d46(bb 0 insn -1) }u435(102){ d391(bb 0 insn -1) }u436(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],121[416,417,418,419]
;; rd  gen 	(1) 174[448]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[448]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 54 )->[49]->( 55 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u437(7){ d37(bb 0 insn -1) }u438(13){ d46(bb 0 insn -1) }u439(102){ d391(bb 0 insn -1) }u440(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 174
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 174[447]
;; rd  kill	(8) 174[446,447,448,449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; rd  out 	(5) 7[37],13[46],102[391],103[392],174[447]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 16 )->[50]->( 51 25 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u441(7){ d37(bb 0 insn -1) }u442(13){ d46(bb 0 insn -1) }u443(102){ d391(bb 0 insn -1) }u444(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[352]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 50 )->[51]->( 15 25 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u447(7){ d37(bb 0 insn -1) }u448(13){ d46(bb 0 insn -1) }u449(102){ d391(bb 0 insn -1) }u450(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[351]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 14 )->[52]->( 18 24 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u453(7){ d37(bb 0 insn -1) }u454(13){ d46(bb 0 insn -1) }u455(102){ d391(bb 0 insn -1) }u456(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[350]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 10 12 )->[53]->( 17 15 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u459(7){ d37(bb 0 insn -1) }u460(13){ d46(bb 0 insn -1) }u461(102){ d391(bb 0 insn -1) }u462(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[37],13[46],102[391],103[392],118[412,413],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[349]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 5 7 8 )->[54]->( 49 9 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u465(7){ d37(bb 0 insn -1) }u466(13){ d46(bb 0 insn -1) }u467(102){ d391(bb 0 insn -1) }u468(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 175 176 177 178
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[37],13[46],102[391],103[392],116[408,409,410],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 100[348]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 175 176 177 178
;; rd  out 	(8) 7[37],13[46],102[391],103[392],175[454],176[455],177[456],178[457]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 49 3 15 44 45 46 47 48 )->[55]->( 1 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u471(7){ d37(bb 0 insn -1) }u472(13){ d46(bb 0 insn -1) }u473(102){ d391(bb 0 insn -1) }u474(103){ d392(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 174
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(16) 7[37],13[46],102[391],103[392],174[446,447,448,449,450,451,452,453],175[454],176[455],177[456],178[457]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[37],13[46],102[391],103[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }
;;   reg 103 { d392(bb 0 insn -1) }

( 55 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u477(0){ d0(bb 55 insn 462) }u478(7){ d37(bb 0 insn -1) }u479(13){ d46(bb 0 insn -1) }u480(102){ d391(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[37],13[46],102[391],103[392]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 55 insn 462) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d391(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 40 to worklist
  Adding insn 43 to worklist
  Adding insn 55 to worklist
  Adding insn 58 to worklist
  Adding insn 70 to worklist
  Adding insn 82 to worklist
  Adding insn 86 to worklist
  Adding insn 98 to worklist
  Adding insn 101 to worklist
  Adding insn 113 to worklist
  Adding insn 120 to worklist
  Adding insn 116 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 139 to worklist
  Adding insn 142 to worklist
  Adding insn 147 to worklist
  Adding insn 151 to worklist
  Adding insn 158 to worklist
  Adding insn 162 to worklist
  Adding insn 169 to worklist
  Adding insn 173 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 192 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 245 to worklist
  Adding insn 241 to worklist
  Adding insn 233 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 251 to worklist
  Adding insn 249 to worklist
  Adding insn 280 to worklist
  Adding insn 276 to worklist
  Adding insn 268 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 286 to worklist
  Adding insn 284 to worklist
  Adding insn 315 to worklist
  Adding insn 311 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 321 to worklist
  Adding insn 319 to worklist
  Adding insn 358 to worklist
  Adding insn 354 to worklist
  Adding insn 352 to worklist
  Adding insn 346 to worklist
  Adding insn 344 to worklist
  Adding insn 342 to worklist
  Adding insn 339 to worklist
  Adding insn 361 to worklist
  Adding insn 365 to worklist
  Adding insn 369 to worklist
  Adding insn 373 to worklist
  Adding insn 377 to worklist
  Adding insn 381 to worklist
  Adding insn 385 to worklist
  Adding insn 395 to worklist
  Adding insn 389 to worklist
  Adding insn 398 to worklist
  Adding insn 403 to worklist
  Adding insn 401 to worklist
  Adding insn 411 to worklist
  Adding insn 409 to worklist
  Adding insn 428 to worklist
  Adding insn 431 to worklist
  Adding insn 440 to worklist
  Adding insn 449 to worklist
  Adding insn 456 to worklist
  Adding insn 463 to worklist
Finished finding needed instructions:
  Adding insn 462 to worklist
Processing use of (reg 174 [ <retval> ]) in insn 462:
  Adding insn 9 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 10 to worklist
  Adding insn 12 to worklist
  Adding insn 13 to worklist
  Adding insn 31 to worklist
Processing use of (subreg (reg 181 [ htim_2(D)->ChannelNState[0] ]) 0) in insn 31:
Processing use of (reg 0 r0) in insn 463:
Processing use of (reg 100 cc) in insn 456:
  Adding insn 455 to worklist
Processing use of (reg 116 [ iftmp.21_15 ]) in insn 455:
  Adding insn 49 to worklist
  Adding insn 64 to worklist
  Adding insn 76 to worklist
Processing use of (subreg (reg 196) 0) in insn 76:
  Adding insn 74 to worklist
Processing use of (reg 100 cc) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 115 [ _14 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (subreg (reg 194 [ htim_2(D)->ChannelNState[3] ]) 0) in insn 72:
Processing use of (subreg (reg 191) 0) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 100 cc) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 114 [ _12 ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (subreg (reg 189 [ htim_2(D)->ChannelNState[2] ]) 0) in insn 60:
Processing use of (subreg (reg 186) 0) in insn 49:
  Adding insn 47 to worklist
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 113 [ _10 ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (subreg (reg 184 [ htim_2(D)->ChannelNState[1] ]) 0) in insn 45:
Processing use of (reg 100 cc) in insn 449:
  Adding insn 448 to worklist
Processing use of (reg 118 [ iftmp.22_18 ]) in insn 448:
  Adding insn 92 to worklist
  Adding insn 107 to worklist
Processing use of (subreg (reg 206) 0) in insn 107:
  Adding insn 105 to worklist
Processing use of (reg 100 cc) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 119 [ _19 ]) in insn 104:
  Adding insn 103 to worklist
Processing use of (subreg (reg 204 [ htim_2(D)->ChannelNState[1] ]) 0) in insn 103:
Processing use of (subreg (reg 201) 0) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 100 cc) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 117 [ _17 ]) in insn 89:
  Adding insn 88 to worklist
Processing use of (subreg (reg 199 [ htim_2(D)->ChannelNState[0] ]) 0) in insn 88:
Processing use of (reg 100 cc) in insn 440:
  Adding insn 439 to worklist
Processing use of (reg 177 [ pData ]) in insn 439:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 431:
  Adding insn 430 to worklist
Processing use of (reg 178 [ Length ]) in insn 430:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 100 cc) in insn 428:
  Adding insn 427 to worklist
Processing use of (reg 177 [ pData ]) in insn 427:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 409:
  Adding insn 213 to worklist
  Adding insn 248 to worklist
  Adding insn 283 to worklist
  Adding insn 318 to worklist
Processing use of (reg 175 [ htim ]) in insn 318:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 175 [ htim ]) in insn 283:
Processing use of (reg 175 [ htim ]) in insn 248:
Processing use of (reg 175 [ htim ]) in insn 213:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 411:
Processing use of (reg 173 [ _81 ]) in insn 411:
  Adding insn 410 to worklist
Processing use of (reg 172 [ _80 ]) in insn 410:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 401:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 403:
Processing use of (reg 171 [ _79 ]) in insn 403:
  Adding insn 402 to worklist
Processing use of (reg 170 [ _78 ]) in insn 402:
Processing use of (reg 100 cc) in insn 398:
  Adding insn 397 to worklist
Processing use of (reg 169 [ tmpsmcr ]) in insn 397:
  Adding insn 391 to worklist
Processing use of (reg 168 [ _76 ]) in insn 391:
Processing use of (reg 255) in insn 391:
  Adding insn 390 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 389:
Processing use of (reg 100 cc) in insn 395:
  Adding insn 394 to worklist
Processing use of (reg 169 [ tmpsmcr ]) in insn 394:
Processing use of (reg 100 cc) in insn 385:
  Adding insn 384 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 384:
Processing use of (reg 254) in insn 384:
  Adding insn 383 to worklist
Processing use of (reg 100 cc) in insn 381:
  Adding insn 380 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 380:
Processing use of (reg 253) in insn 380:
  Adding insn 379 to worklist
Processing use of (reg 100 cc) in insn 377:
  Adding insn 376 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 376:
Processing use of (reg 252) in insn 376:
  Adding insn 375 to worklist
Processing use of (reg 100 cc) in insn 373:
  Adding insn 372 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 372:
Processing use of (reg 251) in insn 372:
  Adding insn 371 to worklist
Processing use of (reg 100 cc) in insn 369:
  Adding insn 368 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 368:
Processing use of (reg 250) in insn 368:
  Adding insn 367 to worklist
Processing use of (reg 100 cc) in insn 365:
  Adding insn 364 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 364:
Processing use of (reg 249) in insn 364:
  Adding insn 363 to worklist
Processing use of (reg 100 cc) in insn 361:
  Adding insn 360 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 360:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 339:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 342:
Processing use of (reg 163 [ _71 ]) in insn 342:
  Adding insn 341 to worklist
Processing use of (reg 161 [ _69 ]) in insn 341:
Processing use of (reg 247) in insn 341:
  Adding insn 340 to worklist
Processing use of (reg 160 [ tmp ]) in insn 340:
  Adding insn 336 to worklist
Processing use of (reg 245) in insn 336:
  Adding insn 334 to worklist
Processing use of (reg 246) in insn 336:
  Adding insn 335 to worklist
Processing use of (reg 176 [ Channel ]) in insn 334:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 344:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 346:
Processing use of (reg 165 [ _73 ]) in insn 346:
  Adding insn 345 to worklist
Processing use of (reg 160 [ tmp ]) in insn 345:
Processing use of (reg 164 [ _72 ]) in insn 345:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 352:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 354:
Processing use of (reg 167 [ _75 ]) in insn 354:
  Adding insn 353 to worklist
Processing use of (reg 166 [ _74 ]) in insn 353:
Processing use of (reg 100 cc) in insn 358:
  Adding insn 357 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 357:
Processing use of (reg 248) in insn 357:
  Adding insn 356 to worklist
Processing use of (reg 121 [ prephitmp_22 ]) in insn 319:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 321:
Processing use of (reg 158 [ _65 ]) in insn 321:
  Adding insn 320 to worklist
Processing use of (reg 157 [ _64 ]) in insn 320:
Processing use of (reg 150 [ _56 ]) in insn 297:
  Adding insn 295 to worklist
Processing use of (reg 239) in insn 297:
  Adding insn 296 to worklist
Processing use of (reg 175 [ htim ]) in insn 295:
Processing use of (reg 150 [ _56 ]) in insn 300:
Processing use of (reg 240) in insn 300:
  Adding insn 299 to worklist
Processing use of (reg 150 [ _56 ]) in insn 303:
Processing use of (reg 241) in insn 303:
  Adding insn 302 to worklist
Processing use of (reg 13 sp) in insn 311:
Processing use of (reg 0 r0) in insn 311:
  Adding insn 310 to worklist
Processing use of (reg 1 r1) in insn 311:
  Adding insn 309 to worklist
Processing use of (reg 2 r2) in insn 311:
  Adding insn 308 to worklist
Processing use of (reg 3 r3) in insn 311:
  Adding insn 307 to worklist
Processing use of (reg 178 [ Length ]) in insn 307:
Processing use of (reg 242) in insn 308:
  Adding insn 306 to worklist
Processing use of (reg 243 [ htim_2(D)->Instance ]) in insn 306:
  Adding insn 305 to worklist
Processing use of (reg 175 [ htim ]) in insn 305:
Processing use of (reg 177 [ pData ]) in insn 309:
Processing use of (reg 150 [ _56 ]) in insn 310:
Processing use of (reg 100 cc) in insn 315:
  Adding insn 314 to worklist
Processing use of (reg 244) in insn 314:
  Adding insn 312 to worklist
Processing use of (reg 0 r0) in insn 312:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 284:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 286:
Processing use of (reg 149 [ _55 ]) in insn 286:
  Adding insn 285 to worklist
Processing use of (reg 148 [ _54 ]) in insn 285:
Processing use of (reg 141 [ _46 ]) in insn 262:
  Adding insn 260 to worklist
Processing use of (reg 233) in insn 262:
  Adding insn 261 to worklist
Processing use of (reg 175 [ htim ]) in insn 260:
Processing use of (reg 141 [ _46 ]) in insn 265:
Processing use of (reg 234) in insn 265:
  Adding insn 264 to worklist
Processing use of (reg 141 [ _46 ]) in insn 268:
Processing use of (reg 235) in insn 268:
  Adding insn 267 to worklist
Processing use of (reg 13 sp) in insn 276:
Processing use of (reg 0 r0) in insn 276:
  Adding insn 275 to worklist
Processing use of (reg 1 r1) in insn 276:
  Adding insn 274 to worklist
Processing use of (reg 2 r2) in insn 276:
  Adding insn 273 to worklist
Processing use of (reg 3 r3) in insn 276:
  Adding insn 272 to worklist
Processing use of (reg 178 [ Length ]) in insn 272:
Processing use of (reg 236) in insn 273:
  Adding insn 271 to worklist
Processing use of (reg 237 [ htim_2(D)->Instance ]) in insn 271:
  Adding insn 270 to worklist
Processing use of (reg 175 [ htim ]) in insn 270:
Processing use of (reg 177 [ pData ]) in insn 274:
Processing use of (reg 141 [ _46 ]) in insn 275:
Processing use of (reg 100 cc) in insn 280:
  Adding insn 279 to worklist
Processing use of (reg 238) in insn 279:
  Adding insn 277 to worklist
Processing use of (reg 0 r0) in insn 277:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 249:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 251:
Processing use of (reg 140 [ _45 ]) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 139 [ _44 ]) in insn 250:
Processing use of (reg 132 [ _36 ]) in insn 227:
  Adding insn 225 to worklist
Processing use of (reg 227) in insn 227:
  Adding insn 226 to worklist
Processing use of (reg 175 [ htim ]) in insn 225:
Processing use of (reg 132 [ _36 ]) in insn 230:
Processing use of (reg 228) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 132 [ _36 ]) in insn 233:
Processing use of (reg 229) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 13 sp) in insn 241:
Processing use of (reg 0 r0) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 1 r1) in insn 241:
  Adding insn 239 to worklist
Processing use of (reg 2 r2) in insn 241:
  Adding insn 238 to worklist
Processing use of (reg 3 r3) in insn 241:
  Adding insn 237 to worklist
Processing use of (reg 178 [ Length ]) in insn 237:
Processing use of (reg 230) in insn 238:
  Adding insn 236 to worklist
Processing use of (reg 231 [ htim_2(D)->Instance ]) in insn 236:
  Adding insn 235 to worklist
Processing use of (reg 175 [ htim ]) in insn 235:
Processing use of (reg 177 [ pData ]) in insn 239:
Processing use of (reg 132 [ _36 ]) in insn 240:
Processing use of (reg 100 cc) in insn 245:
  Adding insn 244 to worklist
Processing use of (reg 232) in insn 244:
  Adding insn 242 to worklist
Processing use of (reg 0 r0) in insn 242:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 214:
Processing use of (reg 121 [ prephitmp_22 ]) in insn 216:
Processing use of (reg 131 [ _35 ]) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 130 [ _34 ]) in insn 215:
Processing use of (reg 123 [ _26 ]) in insn 192:
  Adding insn 190 to worklist
Processing use of (reg 221) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 175 [ htim ]) in insn 190:
Processing use of (reg 123 [ _26 ]) in insn 195:
Processing use of (reg 222) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 123 [ _26 ]) in insn 198:
Processing use of (reg 223) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 13 sp) in insn 206:
Processing use of (reg 0 r0) in insn 206:
  Adding insn 205 to worklist
Processing use of (reg 1 r1) in insn 206:
  Adding insn 204 to worklist
Processing use of (reg 2 r2) in insn 206:
  Adding insn 203 to worklist
Processing use of (reg 3 r3) in insn 206:
  Adding insn 202 to worklist
Processing use of (reg 178 [ Length ]) in insn 202:
Processing use of (reg 224) in insn 203:
  Adding insn 201 to worklist
Processing use of (reg 225 [ htim_2(D)->Instance ]) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 175 [ htim ]) in insn 200:
Processing use of (reg 177 [ pData ]) in insn 204:
Processing use of (reg 123 [ _26 ]) in insn 205:
Processing use of (reg 100 cc) in insn 210:
  Adding insn 209 to worklist
Processing use of (reg 226) in insn 209:
  Adding insn 207 to worklist
Processing use of (reg 0 r0) in insn 207:
Processing use of (reg 175 [ htim ]) in insn 181:
Processing use of (subreg (reg 219) 0) in insn 181:
  Adding insn 179 to worklist
Processing use of (reg 176 [ Channel ]) in insn 183:
Processing use of (reg 176 [ Channel ]) in insn 183:
Processing use of (reg 175 [ htim ]) in insn 173:
Processing use of (subreg (reg 217) 0) in insn 173:
  Adding insn 171 to worklist
Processing use of (reg 100 cc) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 176 [ Channel ]) in insn 168:
Processing use of (reg 175 [ htim ]) in insn 162:
Processing use of (subreg (reg 215) 0) in insn 162:
  Adding insn 160 to worklist
Processing use of (reg 100 cc) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 176 [ Channel ]) in insn 157:
Processing use of (reg 175 [ htim ]) in insn 151:
Processing use of (subreg (reg 213) 0) in insn 151:
  Adding insn 149 to worklist
Processing use of (reg 100 cc) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 176 [ Channel ]) in insn 146:
Processing use of (reg 100 cc) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 178 [ Length ]) in insn 141:
Processing use of (reg 100 cc) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 177 [ pData ]) in insn 138:
Processing use of (reg 175 [ htim ]) in insn 127:
Processing use of (reg 100 cc) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 122 [ _23 ]) in insn 130:
  Adding insn 129 to worklist
Processing use of (subreg (reg 212 [ htim_2(D)->ChannelNState[3] ]) 0) in insn 129:
Processing use of (reg 175 [ htim ]) in insn 116:
Processing use of (reg 100 cc) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 120 [ _21 ]) in insn 119:
  Adding insn 118 to worklist
Processing use of (subreg (reg 209 [ htim_2(D)->ChannelNState[2] ]) 0) in insn 118:
Processing use of (reg 100 cc) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 176 [ Channel ]) in insn 112:
Processing use of (reg 175 [ htim ]) in insn 101:
Processing use of (reg 100 cc) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 176 [ Channel ]) in insn 97:
Processing use of (reg 175 [ htim ]) in insn 86:
Processing use of (reg 100 cc) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 176 [ Channel ]) in insn 81:
Processing use of (reg 175 [ htim ]) in insn 70:
Processing use of (reg 175 [ htim ]) in insn 58:
Processing use of (reg 100 cc) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 176 [ Channel ]) in insn 54:
Processing use of (reg 175 [ htim ]) in insn 43:
Processing use of (reg 100 cc) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 176 [ Channel ]) in insn 39:
Processing use of (reg 175 [ htim ]) in insn 29:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 174 [ <retval> ]) in insn 32:
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 176 [ Channel ]) in insn 25:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Start_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,12u} r1={9d,5u} r2={9d,5u} r3={9d,5u} r7={1d,55u} r12={8d} r13={1d,59u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={43d,38u} r101={4d} r102={1d,55u} r103={1d,54u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={3d,1u} r117={1d,1u} r118={2d,1u} r119={1d,1u} r120={1d,1u} r121={4d,27u,7e} r122={1d,1u} r123={1d,4u} r130={1d,1u} r131={1d,1u} r132={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,4u} r148={1d,1u} r149={1d,1u} r150={1d,4u} r157={1d,1u} r158={1d,1u} r160={1d,3u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u,1e} r169={1d,3u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={8d,2u} r175={1d,24u} r176={1d,14u} r177={1d,8u} r178={1d,7u} r181={1d,1u} r184={1d,1u} r186={1d,1u} r189={1d,1u} r191={1d,1u} r194={1d,1u} r196={1d,1u} r199={1d,1u} r201={1d,1u} r204={1d,1u} r206={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r215={1d,1u} r217={1d,1u} r219={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} 
;;    total ref usage 991{510d,472u,9e} in 303{299 regular + 4 call} insns.
(note 14 0 482 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 482 14 2 2 (var_location:SI D#25 (reg:SI 0 r0 [ htim ])) -1
     (nil))
(insn 2 482 3 2 (set (reg/v/f:SI 175 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 176 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 177 [ pData ])
        (reg:SI 2 r2 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pData ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 178 [ Length ])
        (reg:SI 3 r3 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Length ])
        (nil)))
(note 6 5 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 6 17 2 (var_location:SI htim (debug_expr:SI D#25)) -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI Channel (reg/v:SI 176 [ Channel ])) -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI pData (reg/v/f:SI 177 [ pData ])) -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI Length (subreg:HI (reg/v:SI 178 [ Length ]) 0)) -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":909:21 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":910:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":913:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 27 26 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 27 31 3 (set (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 31 29 32 3 (set (reg:SI 174 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 181 [ htim_2(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 181 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 174 [ <retval> ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 37 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 481)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 481)
      ; pc falls through to BB 10
(code_label 37 33 38 4 364 (nil) [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 52)
(note 41 40 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 43 41 45 5 (set (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 43 46 5 (set (reg:SI 113 [ _10 ])
        (zero_extend:SI (subreg:QI (reg:SI 184 [ htim_2(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 184 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(insn 46 45 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _10 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _10 ])
        (nil)))
(insn 47 46 49 5 (set (reg:SI 186)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 49 47 52 5 (set (reg:SI 116 [ iftmp.21_15 ])
        (zero_extend:SI (subreg:QI (reg:SI 186) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
      ; pc falls through to BB 54
(code_label 52 49 53 6 367 (nil) [1 uses])
(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 67)
(note 56 55 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 56 60 7 (set (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 60 58 61 7 (set (reg:SI 114 [ _12 ])
        (zero_extend:SI (subreg:QI (reg:SI 189 [ htim_2(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 189 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(insn 61 60 62 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _12 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _12 ])
        (nil)))
(insn 62 61 64 7 (set (reg:SI 191)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 64 62 67 7 (set (reg:SI 116 [ iftmp.21_15 ])
        (zero_extend:SI (subreg:QI (reg:SI 191) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
      ; pc falls through to BB 54
(code_label 67 64 68 8 369 (nil) [1 uses])
(note 68 67 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 70 68 72 8 (set (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 72 70 73 8 (set (reg:SI 115 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 194 [ htim_2(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 194 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(insn 73 72 74 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _14 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _14 ])
        (nil)))
(insn 74 73 76 8 (set (reg:SI 196)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 76 74 79 8 (set (reg:SI 116 [ iftmp.21_15 ])
        (zero_extend:SI (subreg:QI (reg:SI 196) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:46 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
      ; pc falls through to BB 54
(note 79 76 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:8 -1
     (nil))
(insn 81 80 82 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 83 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 95)
(code_label 83 82 84 10 366 (nil) [0 uses])
(note 84 83 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 86 84 88 10 (set (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 88 86 89 10 (set (reg:SI 117 [ _17 ])
        (zero_extend:SI (subreg:QI (reg:SI 199 [ htim_2(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 199 [ htim_2(D)->ChannelNState[0] ])
        (nil)))
(insn 89 88 90 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _17 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _17 ])
        (nil)))
(insn 90 89 92 10 (set (reg:SI 201)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 92 90 95 10 (set (reg:SI 118 [ iftmp.22_18 ])
        (zero_extend:SI (subreg:QI (reg:SI 201) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
      ; pc falls through to BB 53
(code_label 95 92 96 11 370 (nil) [1 uses])
(note 96 95 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 98 97 99 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 110)
(note 99 98 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 101 99 103 12 (set (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 103 101 104 12 (set (reg:SI 119 [ _19 ])
        (zero_extend:SI (subreg:QI (reg:SI 204 [ htim_2(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 204 [ htim_2(D)->ChannelNState[1] ])
        (nil)))
(insn 104 103 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _19 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _19 ])
        (nil)))
(insn 105 104 107 12 (set (reg:SI 206)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 107 105 110 12 (set (reg:SI 118 [ iftmp.22_18 ])
        (zero_extend:SI (subreg:QI (reg:SI 206) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
      ; pc falls through to BB 53
(code_label 110 107 111 13 372 (nil) [1 uses])
(note 111 110 112 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 113 112 114 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:51 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 124)
(note 114 113 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 116 114 118 14 (set (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 118 116 119 14 (set (reg:SI 120 [ _21 ])
        (zero_extend:SI (subreg:QI (reg:SI 209 [ htim_2(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 209 [ htim_2(D)->ChannelNState[2] ])
        (nil)))
(insn 119 118 120 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _21 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _21 ])
        (nil)))
(jump_insn 120 119 132 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 435)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 435)
(code_label 132 120 121 15 376 (nil) [6 uses])
(note 121 132 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 121 124 15 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":933:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 124 9 125 16 373 (nil) [1 uses])
(note 125 124 127 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 127 125 129 16 (set (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                    (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 129 127 130 16 (set (reg:SI 122 [ _23 ])
        (zero_extend:SI (subreg:QI (reg:SI 212 [ htim_2(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 212 [ htim_2(D)->ChannelNState[3] ])
        (nil)))
(insn 130 129 131 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _23 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _23 ])
        (nil)))
(jump_insn 131 130 447 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 424)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 424)
      ; pc falls through to BB 15
(code_label 447 131 136 17 391 (nil) [1 uses])
(note 136 447 137 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(insn 138 137 139 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 177 [ pData ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 139 138 438 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 143)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 143)
(code_label 438 139 140 18 389 (nil) [1 uses])
(note 140 438 141 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 141 140 142 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 178 [ Length ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 142 141 143 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 132)
(code_label 143 142 144 19 377 (nil) [1 uses])
(note 144 143 145 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 -1
     (nil))
(insn 146 145 147 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 148 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 155)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 300975468 (nil)))
 -> 155)
(note 148 147 149 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 151 20 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 149 152 20 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(debug_insn 152 151 155 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
      ; pc falls through to BB 26
(code_label 155 152 156 21 378 (nil) [1 uses])
(note 156 155 157 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 158 157 159 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 136404516 (nil)))
 -> 166)
(note 159 158 160 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 162 22 (set (reg:SI 215)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 160 163 22 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 215) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 163 162 166 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
      ; pc falls through to BB 28
(code_label 166 163 167 23 380 (nil) [1 uses])
(note 167 166 168 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 176 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 169 168 441 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 177)
(code_label 441 169 170 24 390 (nil) [0 uses])
(note 170 441 171 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 173 24 (set (reg:SI 217)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 171 174 24 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 217) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(debug_insn 174 173 177 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
      ; pc falls through to BB 30
(code_label 177 174 178 25 382 (nil) [2 uses])
(note 178 177 179 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 181 25 (set (reg:SI 219)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 179 182 25 (set (mem/v:QI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 219) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":928:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(debug_insn 182 181 183 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 -1
     (nil))
(jump_insn 183 182 187 25 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 176 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 176 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 184)) [0  S4 A32])
                    (label_ref:SI 468)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 184))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 468 (insn_list:REG_LABEL_TARGET 412 (nil))))
 -> 184)
(code_label 187 183 188 26 379 (nil) [1 uses])
(note 188 187 189 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:7 -1
     (nil))
(insn 190 189 191 26 (set (reg/f:SI 123 [ _26 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 26 (set (reg/f:SI 221)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 191 193 26 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 44 [0x2c])) [10 _26->XferCpltCallback+0 S4 A32])
        (reg/f:SI 221)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":941:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 221)
        (nil)))
(debug_insn 193 192 194 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:7 -1
     (nil))
(insn 194 193 195 26 (set (reg/f:SI 222)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 194 196 26 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 48 [0x30])) [10 _26->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":942:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 222)
        (nil)))
(debug_insn 196 195 197 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:7 -1
     (nil))
(insn 197 196 198 26 (set (reg/f:SI 223)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 199 26 (set (mem/f:SI (plus:SI (reg/f:SI 123 [ _26 ])
                (const_int 52 [0x34])) [10 _26->XferErrorCallback+0 S4 A32])
        (reg/f:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":945:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(debug_insn 199 198 200 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:7 -1
     (nil))
(insn 200 199 201 26 (set (reg/f:SI 225 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 201 200 202 26 (set (reg/f:SI 224)
        (plus:SI (reg/f:SI 225 [ htim_2(D)->Instance ])
            (const_int 52 [0x34]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 225 [ htim_2(D)->Instance ])
        (nil)))
(insn 202 201 203 26 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 203 202 204 26 (set (reg:SI 2 r2)
        (reg/f:SI 224)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 224)
        (nil)))
(insn 204 203 205 26 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 205 204 206 26 (set (reg:SI 0 r0)
        (reg/f:SI 123 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _26 ])
        (nil)))
(call_insn 206 205 207 26 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 207 206 209 26 (set (reg:SI 226)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 209 207 210 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(jump_insn 210 209 211 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":948:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 132)
(note 211 210 212 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 -1
     (nil))
(insn 213 212 214 27 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 214 213 215 27 (set (reg:SI 130 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _33->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 27 (set (reg:SI 131 [ _35 ])
        (ior:SI (reg:SI 130 [ _34 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _34 ])
        (nil)))
(insn 216 215 217 27 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _33->DIER+0 S4 A32])
        (reg:SI 131 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":955:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _35 ])
        (nil)))
(debug_insn 217 216 218 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":956:7 -1
     (nil))
(debug_insn 218 217 219 27 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 219 218 222 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
      ; pc falls through to BB 34
(code_label 222 219 223 28 381 (nil) [1 uses])
(note 223 222 224 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 224 223 225 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:7 -1
     (nil))
(insn 225 224 226 28 (set (reg/f:SI 132 [ _36 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 225 227 28 (set (reg/f:SI 227)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 28 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 44 [0x2c])) [10 _36->XferCpltCallback+0 S4 A32])
        (reg/f:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":962:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 227)
        (nil)))
(debug_insn 228 227 229 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:7 -1
     (nil))
(insn 229 228 230 28 (set (reg/f:SI 228)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 229 231 28 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 48 [0x30])) [10 _36->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":963:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (nil)))
(debug_insn 231 230 232 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:7 -1
     (nil))
(insn 232 231 233 28 (set (reg/f:SI 229)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 28 (set (mem/f:SI (plus:SI (reg/f:SI 132 [ _36 ])
                (const_int 52 [0x34])) [10 _36->XferErrorCallback+0 S4 A32])
        (reg/f:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":966:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(debug_insn 234 233 235 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:7 -1
     (nil))
(insn 235 234 236 28 (set (reg/f:SI 231 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 235 237 28 (set (reg/f:SI 230)
        (plus:SI (reg/f:SI 231 [ htim_2(D)->Instance ])
            (const_int 56 [0x38]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 231 [ htim_2(D)->Instance ])
        (nil)))
(insn 237 236 238 28 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 238 237 239 28 (set (reg:SI 2 r2)
        (reg/f:SI 230)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 230)
        (nil)))
(insn 239 238 240 28 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 240 239 241 28 (set (reg:SI 0 r0)
        (reg/f:SI 132 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132 [ _36 ])
        (nil)))
(call_insn 241 240 242 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 242 241 244 28 (set (reg:SI 232)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 244 242 245 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 232)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(jump_insn 245 244 246 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":969:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 132)
(note 246 245 247 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 247 246 248 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 -1
     (nil))
(insn 248 247 249 29 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 249 248 250 29 (set (reg:SI 139 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _43->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 249 251 29 (set (reg:SI 140 [ _45 ])
        (ior:SI (reg:SI 139 [ _44 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _44 ])
        (nil)))
(insn 251 250 252 29 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _43->DIER+0 S4 A32])
        (reg:SI 140 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":976:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _45 ])
        (nil)))
(debug_insn 252 251 253 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":977:7 -1
     (nil))
(debug_insn 253 252 254 29 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 254 253 257 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
      ; pc falls through to BB 34
(code_label 257 254 258 30 383 (nil) [1 uses])
(note 258 257 259 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 259 258 260 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:7 -1
     (nil))
(insn 260 259 261 30 (set (reg/f:SI 141 [ _46 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 260 262 30 (set (reg/f:SI 233)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 263 30 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 44 [0x2c])) [10 _46->XferCpltCallback+0 S4 A32])
        (reg/f:SI 233)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":983:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 263 262 264 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:7 -1
     (nil))
(insn 264 263 265 30 (set (reg/f:SI 234)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 265 264 266 30 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 48 [0x30])) [10 _46->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 234)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":984:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))
(debug_insn 266 265 267 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:7 -1
     (nil))
(insn 267 266 268 30 (set (reg/f:SI 235)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 268 267 269 30 (set (mem/f:SI (plus:SI (reg/f:SI 141 [ _46 ])
                (const_int 52 [0x34])) [10 _46->XferErrorCallback+0 S4 A32])
        (reg/f:SI 235)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":987:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 269 268 270 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:7 -1
     (nil))
(insn 270 269 271 30 (set (reg/f:SI 237 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 271 270 272 30 (set (reg/f:SI 236)
        (plus:SI (reg/f:SI 237 [ htim_2(D)->Instance ])
            (const_int 60 [0x3c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 237 [ htim_2(D)->Instance ])
        (nil)))
(insn 272 271 273 30 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 273 272 274 30 (set (reg:SI 2 r2)
        (reg/f:SI 236)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 236)
        (nil)))
(insn 274 273 275 30 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 275 274 276 30 (set (reg:SI 0 r0)
        (reg/f:SI 141 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141 [ _46 ])
        (nil)))
(call_insn 276 275 277 30 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 277 276 279 30 (set (reg:SI 238)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 279 277 280 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 238)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(jump_insn 280 279 281 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":990:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 132)
(note 281 280 282 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 282 281 283 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 -1
     (nil))
(insn 283 282 284 31 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 284 283 285 31 (set (reg:SI 148 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _53->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 31 (set (reg:SI 149 [ _55 ])
        (ior:SI (reg:SI 148 [ _54 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _54 ])
        (nil)))
(insn 286 285 287 31 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _53->DIER+0 S4 A32])
        (reg:SI 149 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":997:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _55 ])
        (nil)))
(debug_insn 287 286 288 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":998:7 -1
     (nil))
(debug_insn 288 287 289 31 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 289 288 292 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
      ; pc falls through to BB 34
(code_label 292 289 293 32 384 (nil) [1 uses])
(note 293 292 294 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 294 293 295 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:7 -1
     (nil))
(insn 295 294 296 32 (set (reg/f:SI 150 [ _56 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 175 [ htim ])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 296 295 297 32 (set (reg/f:SI 239)
        (symbol_ref:SI ("TIM_DMADelayPulseNCplt") [flags 0x3]  <function_decl 0000000006b32b00 TIM_DMADelayPulseNCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 297 296 298 32 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 44 [0x2c])) [10 _56->XferCpltCallback+0 S4 A32])
        (reg/f:SI 239)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1004:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))
(debug_insn 298 297 299 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:7 -1
     (nil))
(insn 299 298 300 32 (set (reg/f:SI 240)
        (symbol_ref:SI ("TIM_DMADelayPulseHalfCplt") [flags 0x41]  <function_decl 0000000006bc6e00 TIM_DMADelayPulseHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 300 299 301 32 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 48 [0x30])) [10 _56->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 240)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1005:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (nil)))
(debug_insn 301 300 302 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:7 -1
     (nil))
(insn 302 301 303 32 (set (reg/f:SI 241)
        (symbol_ref:SI ("TIM_DMAErrorCCxN") [flags 0x3]  <function_decl 0000000006b32c00 TIM_DMAErrorCCxN>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 302 304 32 (set (mem/f:SI (plus:SI (reg/f:SI 150 [ _56 ])
                (const_int 52 [0x34])) [10 _56->XferErrorCallback+0 S4 A32])
        (reg/f:SI 241)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1008:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 241)
        (nil)))
(debug_insn 304 303 305 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:7 -1
     (nil))
(insn 305 304 306 32 (set (reg/f:SI 243 [ htim_2(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 728 {*thumb2_movsi_vfp}
     (nil))
(insn 306 305 307 32 (set (reg/f:SI 242)
        (plus:SI (reg/f:SI 243 [ htim_2(D)->Instance ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:83 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 243 [ htim_2(D)->Instance ])
        (nil)))
(insn 307 306 308 32 (set (reg:SI 3 r3)
        (reg/v:SI 178 [ Length ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Length ])
        (nil)))
(insn 308 307 309 32 (set (reg:SI 2 r2)
        (reg/f:SI 242)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 242)
        (nil)))
(insn 309 308 310 32 (set (reg:SI 1 r1)
        (reg/v/f:SI 177 [ pData ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ pData ])
        (nil)))
(insn 310 309 311 32 (set (reg:SI 0 r0)
        (reg/f:SI 150 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150 [ _56 ])
        (nil)))
(call_insn 311 310 312 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 0000000006873b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 312 311 314 32 (set (reg:SI 244)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 314 312 315 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
(jump_insn 315 314 316 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1011:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 132)
(note 316 315 317 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 317 316 318 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 -1
     (nil))
(insn 318 317 319 33 (set (reg/f:SI 121 [ prephitmp_22 ])
        (mem/f:SI (reg/v/f:SI 175 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 175 [ htim ])
        (nil)))
(insn 319 318 320 33 (set (reg:SI 157 [ _64 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _63->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 320 319 321 33 (set (reg:SI 158 [ _65 ])
        (ior:SI (reg:SI 157 [ _64 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _64 ])
        (nil)))
(insn 321 320 322 33 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 12 [0xc])) [1 _63->DIER+0 S4 A32])
        (reg:SI 158 [ _65 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1018:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _65 ])
        (nil)))
(debug_insn 322 321 323 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1019:7 -1
     (nil))
(debug_insn 323 322 324 33 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 324 323 325 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1027:3 -1
     (nil))
(code_label 325 324 326 34 386 (nil) [0 uses])
(note 326 325 327 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 327 326 328 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 328 327 329 34 (var_location:SI D#24 (mem/f:SI (debug_expr:SI D#25) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 329 328 330 34 (var_location:SI TIMx (debug_expr:SI D#24)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 330 329 331 34 (var_location:SI Channel (reg/v:SI 176 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 331 330 332 34 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 332 331 333 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 333 332 334 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 334 333 335 34 (set (reg:SI 245)
        (and:SI (reg/v:SI 176 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ Channel ])
        (nil)))
(insn 335 334 336 34 (set (reg:SI 246)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 336 335 337 34 (set (reg/v:SI 160 [ tmp ])
        (ashift:SI (reg:SI 246)
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_DEAD (reg:SI 245)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 245))
                (nil)))))
(debug_insn 337 336 338 34 (var_location:SI tmp (reg/v:SI 160 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 338 337 339 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 339 338 340 34 (set (reg:SI 161 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 340 339 341 34 (set (reg:SI 247)
        (not:SI (reg/v:SI 160 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 341 340 342 34 (set (reg:SI 163 [ _71 ])
        (and:SI (reg:SI 247)
            (reg:SI 161 [ _69 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg:SI 161 [ _69 ])
            (nil))))
(insn 342 341 343 34 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 163 [ _71 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _71 ])
        (nil)))
(debug_insn 343 342 344 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 344 343 345 34 (set (reg:SI 164 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 345 344 346 34 (set (reg:SI 165 [ _73 ])
        (ior:SI (reg/v:SI 160 [ tmp ])
            (reg:SI 164 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ _72 ])
        (expr_list:REG_DEAD (reg/v:SI 160 [ tmp ])
            (nil))))
(insn 346 345 347 34 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 32 [0x20])) [1 prephitmp_22->CCER+0 S4 A32])
        (reg:SI 165 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _73 ])
        (nil)))
(debug_insn 347 346 348 34 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 348 347 349 34 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 349 348 350 34 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 350 349 351 34 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1030:5 -1
     (nil))
(debug_insn 351 350 352 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 -1
     (nil))
(insn 352 351 353 34 (set (reg:SI 166 [ _74 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 353 352 354 34 (set (reg:SI 167 [ _75 ])
        (ior:SI (reg:SI 166 [ _74 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ _74 ])
        (nil)))
(insn 354 353 355 34 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 68 [0x44])) [1 prephitmp_22->BDTR+0 S4 A32])
        (reg:SI 167 [ _75 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ _75 ])
        (nil)))
(debug_insn 355 354 356 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:5 -1
     (nil))
(insn 356 355 357 34 (set (reg:SI 248)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 357 356 358 34 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 248))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 358 357 359 34 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 359 358 360 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 35 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 361 360 362 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 362 361 363 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 363 362 364 36 (set (reg:SI 249)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 364 363 365 36 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 365 364 366 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 366 365 367 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 367 366 368 37 (set (reg:SI 250)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 368 367 369 37 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 250))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 369 368 370 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 370 369 371 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 371 370 372 38 (set (reg:SI 251)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 372 371 373 38 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 251))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 373 372 374 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 374 373 375 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 39 (set (reg:SI 252)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 376 375 377 39 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 377 376 378 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 378 377 379 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 40 (set (reg:SI 253)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 380 379 381 40 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 253))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 253)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 381 380 382 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 386)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 386)
(note 382 381 383 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 41 (set (reg:SI 254)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 384 383 385 41 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
            (reg:SI 254))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 254)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 385 384 386 41 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 406)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1036:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 406)
(code_label 386 385 387 42 387 (nil) [7 uses])
(note 387 386 388 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 388 387 389 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:7 -1
     (nil))
(insn 389 388 390 42 (set (reg:SI 168 [ _76 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ prephitmp_22 ])
                (const_int 8 [0x8])) [1 prephitmp_22->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 390 389 391 42 (set (reg:SI 255)
        (const_int 65543 [0x10007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 391 390 392 42 (set (reg/v:SI 169 [ tmpsmcr ])
        (and:SI (reg:SI 168 [ _76 ])
            (reg:SI 255))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 255)
        (expr_list:REG_DEAD (reg:SI 168 [ _76 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 168 [ _76 ])
                    (const_int 65543 [0x10007]))
                (nil)))))
(debug_insn 392 391 393 42 (var_location:SI tmpsmcr (reg/v:SI 169 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1038:15 -1
     (nil))
(debug_insn 393 392 394 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:7 -1
     (nil))
(insn 394 393 395 42 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ tmpsmcr ])
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 395 394 396 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 472)
(note 396 395 397 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 397 396 398 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 169 [ tmpsmcr ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 169 [ tmpsmcr ])
        (nil)))
(jump_insn 398 397 399 43 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 476)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 476)
(note 399 398 400 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 400 399 401 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 -1
     (nil))
(insn 401 400 402 44 (set (reg:SI 170 [ _78 ])
        (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 402 401 403 44 (set (reg:SI 171 [ _79 ])
        (ior:SI (reg:SI 170 [ _78 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ _78 ])
        (nil)))
(insn 403 402 11 44 (set (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])
        (reg:SI 171 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171 [ _79 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ prephitmp_22 ])
            (nil))))
(insn 11 403 406 44 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1041:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 406 11 407 45 388 (nil) [1 uses])
(note 407 406 408 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 408 407 409 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 -1
     (nil))
(insn 409 408 410 45 (set (reg:SI 172 [ _80 ])
        (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 410 409 411 45 (set (reg:SI 173 [ _81 ])
        (ior:SI (reg:SI 172 [ _80 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _80 ])
        (nil)))
(insn 411 410 8 45 (set (mem/v:SI (reg/f:SI 121 [ prephitmp_22 ]) [1 prephitmp_22->CR1+0 S4 A32])
        (reg:SI 173 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _81 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ prephitmp_22 ])
            (nil))))
(insn 8 411 468 45 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1046:7 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 468 8 467 46 393 (nil) [10 uses])
(note 467 468 7 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 7 467 472 46 (set (reg:SI 174 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":936:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 472 7 471 47 394 (nil) [1 uses])
(note 471 472 10 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 10 471 476 47 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 476 10 475 48 395 (nil) [1 uses])
(note 475 476 12 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 12 475 480 48 (set (reg:SI 174 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1039:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 480 12 479 49 396 (nil) [1 uses])
(note 479 480 13 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 13 479 414 49 (set (reg:SI 174 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 414 13 415 49 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 415 414 416 49 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 416 415 417 49 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 417 416 418 49 (var_location:SI pData (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 418 417 419 49 (var_location:HI Length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 419 418 420 49 (var_location:SI tmpsmcr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 420 419 424 49 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
      ; pc falls through to BB 55
(code_label 424 420 425 50 375 (nil) [1 uses])
(note 425 424 426 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 426 425 427 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(insn 427 426 428 50 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 177 [ pData ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 428 427 429 50 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 177)
(note 429 428 430 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 430 429 431 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 178 [ Length ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 431 430 435 51 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:25 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072244 (nil)))
 -> 132)
      ; pc falls through to BB 25
(code_label 435 431 436 52 374 (nil) [1 uses])
(note 436 435 437 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 437 436 439 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:5 -1
     (nil))
(insn 439 437 440 52 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 177 [ pData ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 440 439 445 52 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 438)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":922:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122564 (nil)))
 -> 438)
      ; pc falls through to BB 24
(code_label 445 440 446 53 371 (nil) [0 uses])
(note 446 445 448 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 448 446 449 53 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ iftmp.22_18 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ iftmp.22_18 ])
        (nil)))
(jump_insn 449 448 453 53 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 447)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":920:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 447)
      ; pc falls through to BB 15
(code_label 453 449 454 54 368 (nil) [0 uses])
(note 454 453 455 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 455 454 456 54 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ iftmp.21_15 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ iftmp.21_15 ])
        (nil)))
(jump_insn 456 455 481 54 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 480)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":916:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 480)
      ; pc falls through to BB 9
(code_label 481 456 464 55 397 (nil) [1 uses])
(note 464 481 462 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 462 464 463 55 (set (reg/i:SI 0 r0)
        (reg:SI 174 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174 [ <retval> ])
        (nil)))
(insn 463 462 0 55 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1437:19 -1
     (nil))

;; Function HAL_TIMEx_PWMN_Stop_DMA (HAL_TIMEx_PWMN_Stop_DMA, funcdef_no=427, decl_uid=9501, cgraph_uid=354, symbol_order=353)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 22 n_edges 32 count 22 (    1)


HAL_TIMEx_PWMN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u,1e} r138={1d,1u,1e} r140={1d,1u} r141={1d,1u} r142={1d,1u,1e} r144={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,14u} r150={1d,10u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} 
;;    total ref usage 605{413d,187u,5e} in 144{140 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361
;;  reg->defs[] map:	0[0,9] 1[10,14] 2[15,19] 3[20,24] 7[25,25] 12[26,33] 13[34,34] 14[35,39] 15[40,43] 16[44,48] 17[49,53] 18[54,58] 19[59,63] 20[64,68] 21[69,73] 22[74,78] 23[79,83] 24[84,88] 25[89,93] 26[94,98] 27[99,103] 28[104,108] 29[109,113] 30[114,118] 31[119,123] 48[124,127] 49[128,131] 50[132,135] 51[136,139] 52[140,143] 53[144,147] 54[148,151] 55[152,155] 56[156,159] 57[160,163] 58[164,167] 59[168,171] 60[172,175] 61[176,179] 62[180,183] 63[184,187] 64[188,191] 65[192,195] 66[196,199] 67[200,203] 68[204,207] 69[208,211] 70[212,215] 71[216,219] 72[220,223] 73[224,227] 74[228,231] 75[232,235] 76[236,239] 77[240,243] 78[244,247] 79[248,251] 80[252,255] 81[256,259] 82[260,263] 83[264,267] 84[268,271] 85[272,275] 86[276,279] 87[280,283] 88[284,287] 89[288,291] 90[292,295] 91[296,299] 92[300,303] 93[304,307] 94[308,311] 95[312,315] 96[316,319] 97[320,323] 98[324,327] 99[328,331] 100[332,343] 101[344,347] 102[348,348] 103[349,349] 104[350,353] 105[354,357] 106[358,361] 113[362,362] 114[363,363] 115[364,364] 117[365,365] 118[366,366] 119[367,367] 121[368,368] 122[369,369] 123[370,370] 125[371,371] 126[372,372] 127[373,373] 129[374,374] 132[375,375] 134[376,376] 135[377,377] 136[378,378] 138[379,379] 140[380,380] 141[381,381] 142[382,382] 144[383,383] 146[384,384] 147[385,385] 148[386,390] 149[391,391] 150[392,392] 151[393,393] 152[394,394] 153[395,395] 154[396,396] 155[397,397] 156[398,398] 157[399,399] 158[400,400] 159[401,401] 160[402,402] 161[403,403] 162[404,404] 163[405,405] 164[406,406] 165[407,407] 166[408,408] 167[409,409] 169[410,410] 171[411,411] 173[412,412] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d14(1){ }d19(2){ }d24(3){ }d25(7){ }d34(13){ }d39(14){ }d48(16){ }d53(17){ }d58(18){ }d63(19){ }d68(20){ }d73(21){ }d78(22){ }d83(23){ }d88(24){ }d93(25){ }d98(26){ }d103(27){ }d108(28){ }d113(29){ }d118(30){ }d123(31){ }d348(102){ }d349(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[14],2[19],3[24],7[25],13[34],14[39],16[48],17[53],18[58],19[63],20[68],21[73],22[78],23[83],24[88],25[93],26[98],27[103],28[108],29[113],30[118],31[123],102[348],103[349]
;; rd  kill	(114) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14],2[15,16,17,18,19],3[20,21,22,23,24],7[25],13[34],14[35,36,37,38,39],16[44,45,46,47,48],17[49,50,51,52,53],18[54,55,56,57,58],19[59,60,61,62,63],20[64,65,66,67,68],21[69,70,71,72,73],22[74,75,76,77,78],23[79,80,81,82,83],24[84,85,86,87,88],25[89,90,91,92,93],26[94,95,96,97,98],27[99,100,101,102,103],28[104,105,106,107,108],29[109,110,111,112,113],30[114,115,116,117,118],31[119,120,121,122,123],102[348],103[349]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[9],1[14],7[25],13[34],102[348],103[349]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 20 3 4 5 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d25(bb 0 insn -1) }u1(13){ d34(bb 0 insn -1) }u2(102){ d348(bb 0 insn -1) }u3(103){ d349(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 149 150
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 149 150
;; live  kill	 100 [cc]
;; rd  in  	(6) 0[9],1[14],7[25],13[34],102[348],103[349]
;; rd  gen 	(2) 149[391],150[392]
;; rd  kill	(14) 100[332,333,334,335,336,337,338,339,340,341,342,343],149[391],150[392]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d25(bb 0 insn -1) }u11(13){ d34(bb 0 insn -1) }u12(102){ d348(bb 0 insn -1) }u13(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 113 114 115 151
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[7],113[362],114[363],115[364],151[393]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],113[362],114[363],115[364],151[393]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ d25(bb 0 insn -1) }u24(13){ d34(bb 0 insn -1) }u25(102){ d348(bb 0 insn -1) }u26(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 118 119 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 117 118 119 152
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[5],117[365],118[366],119[367],152[394]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],117[365],118[366],119[367],152[394]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ d25(bb 0 insn -1) }u37(13){ d34(bb 0 insn -1) }u38(102){ d348(bb 0 insn -1) }u39(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 121 122 123 153
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[3],121[368],122[369],123[370],153[395]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],121[368],122[369],123[370],153[395]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(7){ d25(bb 0 insn -1) }u50(13){ d34(bb 0 insn -1) }u51(102){ d348(bb 0 insn -1) }u52(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 126 127 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 0 [r0] 125 126 127 154
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(5) 0[1],125[371],126[372],127[373],154[396]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9],14[35,36,37,38,39],125[371],126[372],127[373],154[396]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 3 4 5 6 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u62(7){ d25(bb 0 insn -1) }u63(13){ d34(bb 0 insn -1) }u64(102){ d348(bb 0 insn -1) }u65(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 100 [cc] 129 132 134 135 136 155 156 157 158 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc] 129 132 134 135 136 155 156 157 158 159 160
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(12) 100[338],129[374],132[375],134[376],135[377],136[378],155[397],156[398],157[399],158[400],159[401],160[402]
;; rd  kill	(23) 100[332,333,334,335,336,337,338,339,340,341,342,343],129[374],132[375],134[376],135[377],136[378],155[397],156[398],157[399],158[400],159[401],160[402]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u89(7){ d25(bb 0 insn -1) }u90(13){ d34(bb 0 insn -1) }u91(102){ d348(bb 0 insn -1) }u92(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 138 161 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 138 161 162
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(4) 100[337],138[379],161[403],162[404]
;; rd  kill	(15) 100[332,333,334,335,336,337,338,339,340,341,342,343],138[379],161[403],162[404]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u99(7){ d25(bb 0 insn -1) }u100(13){ d34(bb 0 insn -1) }u101(102){ d348(bb 0 insn -1) }u102(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 140 141
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(2) 140[380],141[381]
;; rd  kill	(2) 140[380],141[381]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 9 7 8 )->[10]->( 11 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u107(7){ d25(bb 0 insn -1) }u108(13){ d34(bb 0 insn -1) }u109(102){ d348(bb 0 insn -1) }u110(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 142 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 142 163 164
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(4) 100[336],142[382],163[405],164[406]
;; rd  kill	(15) 100[332,333,334,335,336,337,338,339,340,341,342,343],142[382],163[405],164[406]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u117(7){ d25(bb 0 insn -1) }u118(13){ d34(bb 0 insn -1) }u119(102){ d348(bb 0 insn -1) }u120(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 144 165 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 100 [cc] 144 165 166
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(4) 100[335],144[383],165[407],166[408]
;; rd  kill	(15) 100[332,333,334,335,336,337,338,339,340,341,342,343],144[383],165[407],166[408]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; rd  out 	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u127(7){ d25(bb 0 insn -1) }u128(13){ d34(bb 0 insn -1) }u129(102){ d348(bb 0 insn -1) }u130(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 146 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 149 150
;; live  gen 	 146 147
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(2) 146[384],147[385]
;; rd  kill	(2) 146[384],147[385]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 12 10 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u135(7){ d25(bb 0 insn -1) }u136(13){ d34(bb 0 insn -1) }u137(102){ d348(bb 0 insn -1) }u138(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[25],13[34],102[348],103[349],129[374],149[391],150[392]
;; rd  gen 	(1) 100[334]
;; rd  kill	(12) 100[332,333,334,335,336,337,338,339,340,341,342,343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 13 )->[14]->( 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u141(7){ d25(bb 0 insn -1) }u142(13){ d34(bb 0 insn -1) }u143(102){ d348(bb 0 insn -1) }u144(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  def 	 148 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 148 167
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(2) 148[386],167[409]
;; rd  kill	(6) 148[386,387,388,389,390],167[409]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u148(7){ d25(bb 0 insn -1) }u149(13){ d34(bb 0 insn -1) }u150(102){ d348(bb 0 insn -1) }u151(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(1) 100[333]
;; rd  kill	(12) 100[332,333,334,335,336,337,338,339,340,341,342,343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; rd  out 	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 15 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u154(7){ d25(bb 0 insn -1) }u155(13){ d34(bb 0 insn -1) }u156(102){ d348(bb 0 insn -1) }u157(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 169
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(2) 148[390],169[410]
;; rd  kill	(6) 148[386,387,388,389,390],169[410]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[390]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u160(7){ d25(bb 0 insn -1) }u161(13){ d34(bb 0 insn -1) }u162(102){ d348(bb 0 insn -1) }u163(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(1) 100[332]
;; rd  kill	(12) 100[332,333,334,335,336,337,338,339,340,341,342,343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; rd  out 	(5) 7[25],13[34],102[348],103[349],149[391]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 17 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u166(7){ d25(bb 0 insn -1) }u167(13){ d34(bb 0 insn -1) }u168(102){ d348(bb 0 insn -1) }u169(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 171
;; live  kill	
;; rd  in  	(5) 7[25],13[34],102[348],103[349],149[391]
;; rd  gen 	(2) 148[389],171[411]
;; rd  kill	(6) 148[386,387,388,389,390],171[411]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[389]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 17 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u172(7){ d25(bb 0 insn -1) }u173(13){ d34(bb 0 insn -1) }u174(102){ d348(bb 0 insn -1) }u175(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 148 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; live  gen 	 148 173
;; live  kill	
;; rd  in  	(5) 7[25],13[34],102[348],103[349],149[391]
;; rd  gen 	(2) 148[388],173[412]
;; rd  kill	(6) 148[386,387,388,389,390],173[412]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[388]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u178(7){ d25(bb 0 insn -1) }u179(13){ d34(bb 0 insn -1) }u180(102){ d348(bb 0 insn -1) }u181(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 148
;; live  kill	
;; rd  in  	(6) 7[25],13[34],102[348],103[349],149[391],150[392]
;; rd  gen 	(1) 148[387]
;; rd  kill	(5) 148[386,387,388,389,390]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; rd  out 	(5) 7[25],13[34],102[348],103[349],148[387]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 20 14 16 18 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u182(7){ d25(bb 0 insn -1) }u183(13){ d34(bb 0 insn -1) }u184(102){ d348(bb 0 insn -1) }u185(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[25],13[34],102[348],103[349],148[386,387,388,389,390]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[25],13[34],102[348],103[349]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u188(0){ d0(bb 21 insn 199) }u189(7){ d25(bb 0 insn -1) }u190(13){ d34(bb 0 insn -1) }u191(102){ d348(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[25],13[34],102[348],103[349]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 21 insn 199) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 13 { d34(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 64 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 115 to worklist
  Adding insn 111 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 95 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 137 to worklist
  Adding insn 133 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 155 to worklist
  Adding insn 159 to worklist
  Adding insn 165 to worklist
  Adding insn 169 to worklist
  Adding insn 175 to worklist
  Adding insn 179 to worklist
  Adding insn 186 to worklist
  Adding insn 200 to worklist
Finished finding needed instructions:
  Adding insn 199 to worklist
Processing use of (reg 148 [ <retval> ]) in insn 199:
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
Processing use of (reg 150 [ Channel ]) in insn 6:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 200:
Processing use of (reg 149 [ htim ]) in insn 186:
  Adding insn 2 to worklist
Processing use of (subreg (reg 173) 0) in insn 186:
  Adding insn 184 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 149 [ htim ]) in insn 179:
Processing use of (subreg (reg 171) 0) in insn 179:
  Adding insn 177 to worklist
Processing use of (reg 100 cc) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 150 [ Channel ]) in insn 174:
Processing use of (reg 149 [ htim ]) in insn 169:
Processing use of (subreg (reg 169) 0) in insn 169:
  Adding insn 167 to worklist
Processing use of (reg 100 cc) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 150 [ Channel ]) in insn 164:
Processing use of (reg 149 [ htim ]) in insn 159:
Processing use of (subreg (reg 167) 0) in insn 159:
  Adding insn 157 to worklist
Processing use of (reg 100 cc) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 150 [ Channel ]) in insn 154:
Processing use of (reg 129 [ _22 ]) in insn 147:
  Adding insn 87 to worklist
Processing use of (reg 149 [ htim ]) in insn 87:
Processing use of (reg 129 [ _22 ]) in insn 149:
Processing use of (reg 147 [ _40 ]) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 146 [ _39 ]) in insn 148:
Processing use of (reg 129 [ _22 ]) in insn 140:
Processing use of (reg 100 cc) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 166) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 144 [ _37 ]) in insn 142:
Processing use of (reg 165) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 129 [ _22 ]) in insn 133:
Processing use of (reg 100 cc) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 164) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 142 [ _35 ]) in insn 135:
Processing use of (reg 163) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 129 [ _22 ]) in insn 125:
Processing use of (reg 129 [ _22 ]) in insn 127:
Processing use of (reg 141 [ _34 ]) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 140 [ _33 ]) in insn 126:
Processing use of (reg 129 [ _22 ]) in insn 118:
Processing use of (reg 100 cc) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 162) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 138 [ _31 ]) in insn 120:
Processing use of (reg 161) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 129 [ _22 ]) in insn 95:
Processing use of (reg 129 [ _22 ]) in insn 101:
Processing use of (reg 134 [ _27 ]) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 132 [ _25 ]) in insn 100:
Processing use of (reg 158) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 156 [ tmp ]) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 155) in insn 98:
  Adding insn 96 to worklist
Processing use of (reg 157) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 150 [ Channel ]) in insn 96:
Processing use of (reg 129 [ _22 ]) in insn 103:
Processing use of (reg 129 [ _22 ]) in insn 104:
Processing use of (reg 135 [ _28 ]) in insn 104:
Processing use of (reg 129 [ _22 ]) in insn 111:
Processing use of (reg 100 cc) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 160) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 136 [ _29 ]) in insn 113:
Processing use of (reg 159) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 125 [ _18 ]) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 149 [ htim ]) in insn 73:
Processing use of (reg 125 [ _18 ]) in insn 76:
Processing use of (reg 127 [ _20 ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 126 [ _19 ]) in insn 75:
Processing use of (reg 13 sp) in insn 80:
Processing use of (reg 0 r0) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 154 [ htim_2(D)->hdma[4] ]) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 149 [ htim ]) in insn 78:
Processing use of (reg 121 [ _14 ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 149 [ htim ]) in insn 57:
Processing use of (reg 121 [ _14 ]) in insn 60:
Processing use of (reg 123 [ _16 ]) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 122 [ _15 ]) in insn 59:
Processing use of (reg 13 sp) in insn 64:
Processing use of (reg 0 r0) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 153 [ htim_2(D)->hdma[3] ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 149 [ htim ]) in insn 62:
Processing use of (reg 117 [ _10 ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 149 [ htim ]) in insn 41:
Processing use of (reg 117 [ _10 ]) in insn 44:
Processing use of (reg 119 [ _12 ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 118 [ _11 ]) in insn 43:
Processing use of (reg 13 sp) in insn 48:
Processing use of (reg 0 r0) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 152 [ htim_2(D)->hdma[2] ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 149 [ htim ]) in insn 46:
Processing use of (reg 113 [ _6 ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 149 [ htim ]) in insn 25:
Processing use of (reg 113 [ _6 ]) in insn 28:
Processing use of (reg 115 [ _8 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 114 [ _7 ]) in insn 27:
Processing use of (reg 13 sp) in insn 32:
Processing use of (reg 0 r0) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 151 [ htim_2(D)->hdma[1] ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 149 [ htim ]) in insn 30:
Processing use of (reg 150 [ Channel ]) in insn 18:
Processing use of (reg 150 [ Channel ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_PWMN_Stop_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,21u} r12={8d} r13={1d,25u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,7u} r101={4d} r102={1d,21u} r103={1d,20u} r104={4d} r105={4d} r106={4d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r129={1d,13u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u,1e} r138={1d,1u,1e} r140={1d,1u} r141={1d,1u} r142={1d,1u,1e} r144={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={5d,1u} r149={1d,14u} r150={1d,10u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} 
;;    total ref usage 605{413d,187u,5e} in 144{140 regular + 4 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 149 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 150 [ Channel ])
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (var_location:SI htim (reg/v/f:SI 149 [ htim ])) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1068:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1071:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 -1
     (nil))
(jump_insn 18 17 22 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 150 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 150 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 19)) [0  S4 A32])
                    (label_ref:SI 205)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 19))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 205 (insn_list:REG_LABEL_TARGET 187 (nil))))
 -> 19)
(code_label 22 18 23 3 421 (nil) [1 uses])
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 -1
     (nil))
(insn 25 24 26 3 (set (reg/f:SI 113 [ _6 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 114 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 115 [ _8 ])
        (and:SI (reg:SI 114 [ _7 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
        (nil)))
(insn 28 27 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _6 ])
                (const_int 12 [0xc])) [1 _6->DIER+0 S4 A32])
        (reg:SI 115 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1078:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _6 ])
            (nil))))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:7 -1
     (nil))
(insn 30 29 31 3 (set (reg/f:SI 151 [ htim_2(D)->hdma[1] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 36 [0x24])) [5 htim_2(D)->hdma[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 0 r0)
        (reg/f:SI 151 [ htim_2(D)->hdma[1] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151 [ htim_2(D)->hdma[1] ])
        (nil)))
(call_insn 32 31 33 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1079:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1080:7 -1
     (nil))
(debug_insn 34 33 35 3 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 35 34 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 38 35 39 4 420 (nil) [1 uses])
(note 39 38 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 -1
     (nil))
(insn 41 40 42 4 (set (reg/f:SI 117 [ _10 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 4 (set (reg:SI 118 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _10 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 4 (set (reg:SI 119 [ _12 ])
        (and:SI (reg:SI 118 [ _11 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _11 ])
        (nil)))
(insn 44 43 45 4 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _10 ])
                (const_int 12 [0xc])) [1 _10->DIER+0 S4 A32])
        (reg:SI 119 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1086:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _10 ])
            (nil))))
(debug_insn 45 44 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:7 -1
     (nil))
(insn 46 45 47 4 (set (reg/f:SI 152 [ htim_2(D)->hdma[2] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 40 [0x28])) [5 htim_2(D)->hdma[2]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 4 (set (reg:SI 0 r0)
        (reg/f:SI 152 [ htim_2(D)->hdma[2] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152 [ htim_2(D)->hdma[2] ])
        (nil)))
(call_insn 48 47 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1087:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1088:7 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 51 50 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 54 51 55 5 419 (nil) [1 uses])
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 -1
     (nil))
(insn 57 56 58 5 (set (reg/f:SI 121 [ _14 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 122 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _14 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 5 (set (reg:SI 123 [ _16 ])
        (and:SI (reg:SI 122 [ _15 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
        (nil)))
(insn 60 59 61 5 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ _14 ])
                (const_int 12 [0xc])) [1 _14->DIER+0 S4 A32])
        (reg:SI 123 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1094:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _16 ])
        (expr_list:REG_DEAD (reg/f:SI 121 [ _14 ])
            (nil))))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:7 -1
     (nil))
(insn 62 61 63 5 (set (reg/f:SI 153 [ htim_2(D)->hdma[3] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 44 [0x2c])) [5 htim_2(D)->hdma[3]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 5 (set (reg:SI 0 r0)
        (reg/f:SI 153 [ htim_2(D)->hdma[3] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153 [ htim_2(D)->hdma[3] ])
        (nil)))
(call_insn 64 63 65 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1095:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 65 64 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1096:7 -1
     (nil))
(debug_insn 66 65 67 5 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 67 66 70 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
      ; pc falls through to BB 7
(code_label 70 67 71 6 417 (nil) [1 uses])
(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 -1
     (nil))
(insn 73 72 74 6 (set (reg/f:SI 125 [ _18 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 6 (set (reg:SI 126 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 125 [ _18 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 6 (set (reg:SI 127 [ _20 ])
        (and:SI (reg:SI 126 [ _19 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _19 ])
        (nil)))
(insn 76 75 77 6 (set (mem/v:SI (plus:SI (reg/f:SI 125 [ _18 ])
                (const_int 12 [0xc])) [1 _18->DIER+0 S4 A32])
        (reg:SI 127 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1102:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _20 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _18 ])
            (nil))))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:7 -1
     (nil))
(insn 78 77 79 6 (set (reg/f:SI 154 [ htim_2(D)->hdma[4] ])
        (mem/f:SI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 48 [0x30])) [5 htim_2(D)->hdma[4]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 6 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ htim_2(D)->hdma[4] ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154 [ htim_2(D)->hdma[4] ])
        (nil)))
(call_insn 80 79 81 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>) [0 HAL_DMA_Abort_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1103:13 291 {*call_value_symbol}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Abort_IT") [flags 0x41]  <function_decl 0000000006873d00 HAL_DMA_Abort_IT>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1104:7 -1
     (nil))
(debug_insn 82 81 83 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1112:3 -1
     (nil))
(code_label 84 83 85 7 422 (nil) [0 uses])
(note 85 84 86 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(insn 87 86 88 7 (set (reg/f:SI 129 [ _22 ])
        (mem/f:SI (reg/v/f:SI 149 [ htim ]) [3 htim_2(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 88 87 89 7 (var_location:SI TIMx (reg/f:SI 129 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI Channel (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 95 94 96 7 (set (reg:SI 132 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 7 (set (reg:SI 155)
        (and:SI (reg/v:SI 150 [ Channel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (nil))
(insn 97 96 98 7 (set (reg:SI 157)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 7 (set (reg:SI 156 [ tmp ])
        (ashift:SI (reg:SI 157)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(insn 99 98 100 7 (set (reg:SI 158)
        (not:SI (reg:SI 156 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 156 [ tmp ])
        (nil)))
(insn 100 99 101 7 (set (reg:SI 134 [ _27 ])
        (and:SI (reg:SI 158)
            (reg:SI 132 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 132 [ _25 ])
            (nil))))
(insn 101 100 102 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 134 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _27 ])
        (nil)))
(debug_insn 102 101 103 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 103 102 104 7 (set (reg:SI 135 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 7 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])
        (reg:SI 135 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _28 ])
        (nil)))
(debug_insn 105 104 106 7 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 107 106 108 7 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 108 107 109 7 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1115:5 -1
     (nil))
(debug_insn 109 108 110 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 110 109 111 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 111 110 112 7 (set (reg:SI 136 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 7 (set (reg:SI 159)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 7 (set (reg:SI 160)
        (and:SI (reg:SI 136 [ _29 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 136 [ _29 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ _29 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 114 113 115 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(jump_insn 115 114 116 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 116 115 117 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 118 117 119 8 (set (reg:SI 138 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 8 (set (reg:SI 161)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 121 8 (set (reg:SI 162)
        (and:SI (reg:SI 138 [ _31 ])
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 138 [ _31 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ _31 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 121 120 122 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(jump_insn 122 121 123 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(note 123 122 124 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(insn 125 124 126 9 (set (reg:SI 140 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 9 (set (reg:SI 141 [ _34 ])
        (and:SI (reg:SI 140 [ _33 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _33 ])
        (nil)))
(insn 127 126 128 9 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 68 [0x44])) [1 _22->BDTR+0 S4 A32])
        (reg:SI 141 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _34 ])
        (nil)))
(code_label 128 127 129 10 423 (nil) [2 uses])
(note 129 128 130 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1118:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 132 131 133 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 133 132 134 10 (set (reg:SI 142 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 10 (set (reg:SI 163)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 10 (set (reg:SI 164)
        (and:SI (reg:SI 142 [ _35 ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 142 [ _35 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ _35 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 136 135 137 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 137 136 138 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 138 137 139 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 140 139 141 11 (set (reg:SI 144 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 129 [ _22 ])
                (const_int 32 [0x20])) [1 _22->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 11 (set (reg:SI 165)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 143 11 (set (reg:SI 166)
        (and:SI (reg:SI 144 [ _37 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 144 [ _37 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 144 [ _37 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 143 142 144 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(jump_insn 144 143 145 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 145 144 146 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(insn 147 146 148 12 (set (reg:SI 146 [ _39 ])
        (mem/v:SI (reg/f:SI 129 [ _22 ]) [1 _22->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 149 12 (set (reg:SI 147 [ _40 ])
        (and:SI (reg:SI 146 [ _39 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _39 ])
        (nil)))
(insn 149 148 150 12 (set (mem/v:SI (reg/f:SI 129 [ _22 ]) [1 _22->CR1+0 S4 A32])
        (reg:SI 147 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _40 ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ _22 ])
            (nil))))
(code_label 150 149 151 13 424 (nil) [2 uses])
(note 151 150 152 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1121:5 -1
     (nil))
(debug_insn 153 152 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 -1
     (nil))
(insn 154 153 155 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 155 154 156 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 162)
(note 156 155 157 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 159 14 (set (reg:SI 167)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 157 6 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 68 [0x44])) [0 htim_2(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 167) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 6 159 162 14 (set (reg/v:SI 148 [ <retval> ])
        (reg/v:SI 150 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 21
(code_label 162 6 163 15 425 (nil) [1 uses])
(note 163 162 164 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 165 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 165 164 166 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 172)
(note 166 165 167 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 169 16 (set (reg:SI 169)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 167 7 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 69 [0x45])) [0 htim_2(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 7 169 172 16 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 172 7 173 17 426 (nil) [1 uses])
(note 173 172 174 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 175 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ Channel ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ Channel ])
        (nil)))
(jump_insn 175 174 176 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 182)
(note 176 175 177 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 179 18 (set (reg:SI 171)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 177 8 18 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 70 [0x46])) [0 htim_2(D)->ChannelNState[2]+0 S1 A16])
        (subreg:QI (reg:SI 171) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 8 179 182 18 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 182 8 183 19 427 (nil) [1 uses])
(note 183 182 184 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 186 19 (set (reg:SI 173)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 184 5 19 (set (mem/v:QI (plus:SI (reg/v/f:SI 149 [ htim ])
                (const_int 71 [0x47])) [0 htim_2(D)->ChannelNState[3]+0 S1 A8])
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg/v/f:SI 149 [ htim ])
            (nil))))
(insn 5 186 205 19 (set (reg/v:SI 148 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1124:5 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 21
(code_label 205 5 204 20 428 (nil) [10 uses])
(note 204 205 9 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 9 204 187 20 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1073:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 187 9 188 21 416 (nil) [0 uses])
(note 188 187 189 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 190 189 191 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1128:3 -1
     (nil))
(debug_insn 191 190 192 21 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 192 191 193 21 (var_location:SI Channel (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 193 192 194 21 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 194 193 199 21 (var_location:SI tmp (clobber (const_int 0 [0]))) -1
     (nil))
(insn 199 194 200 21 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 200 199 0 21 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1596:19 -1
     (nil))

;; Function HAL_TIMEx_OnePulseN_Start (HAL_TIMEx_OnePulseN_Start, funcdef_no=351, decl_uid=9504, cgraph_uid=355, symbol_order=354)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,3u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={3d,4u} r129={1d,10u} r130={1d,3u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,4u} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 239{141d,97u,1e} in 81{80 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 112, 113, 114
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,108] 101[109,109] 102[110,110] 103[111,111] 104[112,112] 105[113,113] 106[114,114] 113[115,115] 114[116,116] 115[117,117] 116[118,118] 117[119,119] 118[120,120] 119[121,121] 120[122,122] 122[123,123] 123[124,124] 125[125,125] 126[126,126] 127[127,127] 128[128,130] 129[131,131] 130[132,132] 133[133,133] 136[134,134] 139[135,135] 142[136,136] 143[137,137] 151[138,138] 152[139,139] 153[140,140] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[110],103[111]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[110],103[111]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d110(bb 0 insn -1) }u3(103){ d111(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 118 119 120 128 129 130 133 136 139 142
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 117 118 119 120 128 129 130 133 136 139 142
;; live  kill	
;; rd  in  	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;; rd  gen 	(12) 100[108],117[119],118[120],119[121],120[122],128[128],129[131],130[132],133[133],136[134],139[135],142[136]
;; rd  kill	(19) 100[103,104,105,106,107,108],117[119],118[120],119[121],120[122],128[128,129,130],129[131],130[132],133[133],136[134],139[135],142[136]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
;; rd  out 	(11) 7[12],13[15],102[110],103[111],117[119],118[120],119[121],120[122],128[128],129[131],130[132]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ d12(bb 0 insn -1) }u24(13){ d15(bb 0 insn -1) }u25(102){ d110(bb 0 insn -1) }u26(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 119 120 128 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[12],13[15],102[110],103[111],117[119],118[120],119[121],120[122],128[128],129[131],130[132]
;; rd  gen 	(1) 100[107]
;; rd  kill	(6) 100[103,104,105,106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
;; rd  out 	(10) 7[12],13[15],102[110],103[111],117[119],119[121],120[122],128[128],129[131],130[132]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(7){ d12(bb 0 insn -1) }u30(13){ d15(bb 0 insn -1) }u31(102){ d110(bb 0 insn -1) }u32(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119 120 128 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[12],13[15],102[110],103[111],117[119],119[121],120[122],128[128],129[131],130[132]
;; rd  gen 	(1) 100[106]
;; rd  kill	(6) 100[103,104,105,106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
;; rd  out 	(9) 7[12],13[15],102[110],103[111],117[119],120[122],128[128],129[131],130[132]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 4 )->[5]->( 8 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d12(bb 0 insn -1) }u36(13){ d15(bb 0 insn -1) }u37(102){ d110(bb 0 insn -1) }u38(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 120 128 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[12],13[15],102[110],103[111],117[119],120[122],128[128],129[131],130[132]
;; rd  gen 	(1) 100[105]
;; rd  kill	(6) 100[103,104,105,106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; rd  out 	(8) 7[12],13[15],102[110],103[111],117[119],128[128],129[131],130[132]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d12(bb 0 insn -1) }u42(13){ d15(bb 0 insn -1) }u43(102){ d110(bb 0 insn -1) }u44(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 122 123 125 126 127 128 143 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 128 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 113 114 115 116 122 123 125 126 127 128 143 151 152 153
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[12],13[15],102[110],103[111],117[119],128[128],129[131],130[132]
;; rd  gen 	(14) 113[115],114[116],115[117],116[118],122[123],123[124],125[125],126[126],127[127],128[130],143[137],151[138],152[139],153[140]
;; rd  kill	(18) 14[16,17],113[115],114[116],115[117],116[118],122[123],123[124],125[125],126[126],127[127],128[128,129,130],143[137],151[138],152[139],153[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[12],13[15],102[110],103[111],128[130]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u84(7){ d12(bb 0 insn -1) }u85(13){ d15(bb 0 insn -1) }u86(102){ d110(bb 0 insn -1) }u87(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 128
;; live  kill	
;; rd  in  	(11) 7[12],13[15],102[110],103[111],117[119],118[120],119[121],120[122],128[128],129[131],130[132]
;; rd  gen 	(1) 128[129]
;; rd  kill	(3) 128[128,129,130]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; rd  out 	(5) 7[12],13[15],102[110],103[111],128[129]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 6 4 3 7 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u88(7){ d12(bb 0 insn -1) }u89(13){ d15(bb 0 insn -1) }u90(102){ d110(bb 0 insn -1) }u91(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(12) 7[12],13[15],102[110],103[111],117[119],119[121],120[122],128[128,129,130],129[131],130[132]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u94(0){ d0(bb 8 insn 116) }u95(7){ d12(bb 0 insn -1) }u96(13){ d15(bb 0 insn -1) }u97(102){ d110(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[110],103[111]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 116) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 50 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 117 to worklist
Finished finding needed instructions:
  Adding insn 116 to worklist
Processing use of (reg 128 [ <retval> ]) in insn 116:
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 24 to worklist
Processing use of (subreg (reg 133 [ htim_10(D)->ChannelState[0] ]) 0) in insn 24:
Processing use of (reg 0 r0) in insn 117:
Processing use of (reg 129 [ htim ]) in insn 61:
  Adding insn 2 to worklist
Processing use of (subreg (reg 143) 0) in insn 61:
  Adding insn 59 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 129 [ htim ]) in insn 65:
Processing use of (subreg (reg 143) 0) in insn 65:
Processing use of (reg 129 [ htim ]) in insn 69:
Processing use of (subreg (reg 143) 0) in insn 69:
Processing use of (reg 129 [ htim ]) in insn 73:
Processing use of (subreg (reg 143) 0) in insn 73:
Processing use of (reg 113 [ _1 ]) in insn 87:
  Adding insn 75 to worklist
Processing use of (reg 129 [ htim ]) in insn 75:
Processing use of (reg 113 [ _1 ]) in insn 90:
Processing use of (reg 125 [ _25 ]) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 123 [ _23 ]) in insn 89:
Processing use of (reg 153) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 122 [ tmp ]) in insn 88:
  Adding insn 84 to worklist
Processing use of (reg 151) in insn 84:
  Adding insn 82 to worklist
Processing use of (reg 152) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 130 [ OutputChannel ]) in insn 82:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 113 [ _1 ]) in insn 92:
Processing use of (reg 113 [ _1 ]) in insn 94:
Processing use of (reg 127 [ _27 ]) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 122 [ tmp ]) in insn 93:
Processing use of (reg 126 [ _26 ]) in insn 93:
Processing use of (reg 13 sp) in insn 103:
Processing use of (reg 0 r0) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 1 r1) in insn 103:
  Adding insn 101 to worklist
Processing use of (reg 2 r2) in insn 103:
  Adding insn 100 to worklist
Processing use of (reg 128 [ <retval> ]) in insn 100:
Processing use of (reg 117 [ iftmp.69_5 ]) in insn 101:
  Adding insn 136 to worklist
Processing use of (reg 100 cc) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 130 [ OutputChannel ]) in insn 135:
Processing use of (reg 113 [ _1 ]) in insn 102:
Processing use of (reg 114 [ _2 ]) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 129 [ htim ]) in insn 105:
Processing use of (reg 114 [ _2 ]) in insn 108:
Processing use of (reg 116 [ _4 ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 115 [ _3 ]) in insn 107:
Processing use of (reg 100 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 120 [ complementary_channel_2_state ]) in insn 55:
  Adding insn 42 to worklist
Processing use of (subreg (reg 142 [ htim_10(D)->ChannelNState[1] ]) 0) in insn 42:
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 119 [ complementary_channel_1_state ]) in insn 52:
  Adding insn 36 to worklist
Processing use of (subreg (reg 139 [ htim_10(D)->ChannelNState[0] ]) 0) in insn 36:
Processing use of (reg 100 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 118 [ channel_2_state ]) in insn 49:
  Adding insn 30 to worklist
Processing use of (subreg (reg 136 [ htim_10(D)->ChannelState[1] ]) 0) in insn 30:
Processing use of (reg 129 [ htim ]) in insn 22:
Processing use of (reg 129 [ htim ]) in insn 28:
Processing use of (reg 129 [ htim ]) in insn 34:
Processing use of (reg 129 [ htim ]) in insn 40:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 128 [ <retval> ]) in insn 46:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,3u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={3d,4u} r129={1d,10u} r130={1d,3u} r133={1d,1u} r136={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,4u} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 239{141d,97u,1e} in 81{80 regular + 1 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 129 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 130 [ OutputChannel ])
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1696:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 135 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:3 -1
     (nil))
(insn 135 13 136 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ OutputChannel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 268 {*arm_cmpsi_insn}
     (nil))
(insn 136 135 19 2 (set (reg:SI 117 [ iftmp.69_5 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 136 20 2 (var_location:SI input_channel (reg:SI 117 [ iftmp.69_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1697:12 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:3 -1
     (nil))
(insn 22 20 24 2 (set (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 25 2 (set (reg/v:SI 128 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ htim_10(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ htim_10(D)->ChannelState[0] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 128 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1698:31 -1
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:3 -1
     (nil))
(insn 28 26 30 2 (set (reg:SI 136 [ htim_10(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 28 31 2 (set (reg/v:SI 118 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 136 [ htim_10(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 136 [ htim_10(D)->ChannelState[1] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 118 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1699:31 -1
     (nil))
(debug_insn 32 31 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:3 -1
     (nil))
(insn 34 32 36 2 (set (reg:SI 139 [ htim_10(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 34 37 2 (set (reg/v:SI 119 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ htim_10(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139 [ htim_10(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 119 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1700:31 -1
     (nil))
(debug_insn 38 37 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:3 -1
     (nil))
(insn 40 38 42 2 (set (reg:SI 142 [ htim_10(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                    (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 40 43 2 (set (reg/v:SI 120 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 142 [ htim_10(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 142 [ htim_10(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 43 42 44 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 120 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1701:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1704:3 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:3 -1
     (nil))
(insn 46 45 47 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1707:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 118 [ channel_2_state ])
        (nil)))
(jump_insn 50 49 51 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1708:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1709:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 120 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ complementary_channel_2_state ])
        (nil)))
(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1710:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 110)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 -1
     (nil))
(insn 59 58 61 6 (set (reg:SI 143)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 59 62 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 62 [0x3e])) [0 htim_10(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1716:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 -1
     (nil))
(insn 65 62 66 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 63 [0x3f])) [0 htim_10(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1717:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 -1
     (nil))
(insn 69 66 70 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 68 [0x44])) [0 htim_10(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1718:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 -1
     (nil))
(insn 73 70 74 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 129 [ htim ])
                (const_int 69 [0x45])) [0 htim_10(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1719:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 129 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 76 75 77 6 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 77 76 78 6 (var_location:SI Channel (reg/v:SI 130 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 79 78 80 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 82 81 83 6 (set (reg:SI 151)
        (and:SI (reg/v:SI 130 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ OutputChannel ])
        (nil)))
(insn 83 82 84 6 (set (reg:SI 152)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 6 (set (reg/v:SI 122 [ tmp ])
        (ashift:SI (reg:SI 152)
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg:SI 151)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 151))
                (nil)))))
(debug_insn 85 84 86 6 (var_location:SI tmp (reg/v:SI 122 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 86 85 87 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 87 86 88 6 (set (reg:SI 123 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 6 (set (reg:SI 153)
        (not:SI (reg/v:SI 122 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 89 88 90 6 (set (reg:SI 125 [ _25 ])
        (and:SI (reg:SI 153)
            (reg:SI 123 [ _23 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
            (nil))))
(insn 90 89 91 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 125 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _25 ])
        (nil)))
(debug_insn 91 90 92 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 92 91 93 6 (set (reg:SI 126 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 94 6 (set (reg:SI 127 [ _27 ])
        (ior:SI (reg/v:SI 122 [ tmp ])
            (reg:SI 126 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _26 ])
        (expr_list:REG_DEAD (reg/v:SI 122 [ tmp ])
            (nil))))
(insn 94 93 95 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 127 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _27 ])
        (nil)))
(debug_insn 95 94 96 6 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 96 95 97 6 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 97 96 98 6 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 98 97 99 6 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1722:3 -1
     (nil))
(debug_insn 99 98 100 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 -1
     (nil))
(insn 100 99 101 6 (set (reg:SI 2 r2)
        (reg/v:SI 128 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 101 100 102 6 (set (reg:SI 1 r1)
        (reg:SI 117 [ iftmp.69_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ iftmp.69_5 ])
        (nil)))
(insn 102 101 103 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 103 102 104 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1723:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 104 103 105 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 -1
     (nil))
(insn 105 104 106 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 129 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 129 [ htim ])
        (nil)))
(insn 106 105 107 6 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 6 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 108 107 109 6 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 109 108 8 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:3 -1
     (nil))
(insn 8 109 126 6 (set (reg/v:SI 128 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1729:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 126 8 125 7 435 (nil) [1 uses])
(note 125 126 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 110 7 (set (reg/v:SI 128 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1712:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 110 7 111 8 433 (nil) [3 uses])
(note 111 110 116 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 116 111 117 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 128 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ <retval> ])
        (nil)))
(insn 117 116 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1730:1 -1
     (nil))

;; Function HAL_TIMEx_OnePulseN_Stop (HAL_TIMEx_OnePulseN_Stop, funcdef_no=352, decl_uid=9507, cgraph_uid=356, symbol_order=355)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,8u} r115={1d,1u,1e} r117={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u,1e} r123={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,2u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,6u} r136={1d,4u} r137={1d,1u,1e} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,4u} 
;;    total ref usage 246{144d,97u,5e} in 85{84 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 112, 113, 114
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,108] 101[109,109] 102[110,110] 103[111,111] 104[112,112] 105[113,113] 106[114,114] 113[115,115] 114[116,116] 115[117,117] 117[118,118] 119[119,119] 120[120,120] 121[121,121] 123[122,122] 125[123,123] 126[124,124] 127[125,125] 130[126,126] 132[127,127] 133[128,128] 135[129,129] 136[130,130] 137[131,131] 138[132,132] 139[133,133] 140[134,134] 141[135,135] 142[136,136] 143[137,137] 144[138,138] 145[139,139] 146[140,140] 147[141,141] 148[142,142] 149[143,143] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[110],103[111]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[110],103[111]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d110(bb 0 insn -1) }u3(103){ d111(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 127 130 132 133 135 136 137 138 139 140 141 142
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 113 114 115 127 130 132 133 135 136 137 138 139 140 141 142
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;; rd  gen 	(16) 100[107],113[115],114[116],115[117],127[125],130[126],132[127],133[128],135[129],136[130],137[131],138[132],139[133],140[134],141[135],142[136]
;; rd  kill	(23) 14[16,17],100[103,104,105,106,107,108],113[115],114[116],115[117],127[125],130[126],132[127],133[128],135[129],136[130],137[131],138[132],139[133],140[134],141[135],142[136]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; rd  out 	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u39(7){ d12(bb 0 insn -1) }u40(13){ d15(bb 0 insn -1) }u41(102){ d110(bb 0 insn -1) }u42(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 117 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 100 [cc] 117 143 144
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;; rd  gen 	(4) 100[106],117[118],143[137],144[138]
;; rd  kill	(9) 100[103,104,105,106,107,108],117[118],143[137],144[138]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; rd  out 	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(7){ d12(bb 0 insn -1) }u50(13){ d15(bb 0 insn -1) }u51(102){ d110(bb 0 insn -1) }u52(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 119 120
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;; rd  gen 	(2) 119[119],120[120]
;; rd  kill	(2) 119[119],120[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; rd  out 	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 4 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u57(7){ d12(bb 0 insn -1) }u58(13){ d15(bb 0 insn -1) }u59(102){ d110(bb 0 insn -1) }u60(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 121 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 100 [cc] 121 145 146
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;; rd  gen 	(4) 100[105],121[121],145[139],146[140]
;; rd  kill	(9) 100[103,104,105,106,107,108],121[121],145[139],146[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; rd  out 	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(7){ d12(bb 0 insn -1) }u68(13){ d15(bb 0 insn -1) }u69(102){ d110(bb 0 insn -1) }u70(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 123 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 100 [cc] 123 147 148
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;; rd  gen 	(4) 100[104],123[122],147[141],148[142]
;; rd  kill	(9) 100[103,104,105,106,107,108],123[122],147[141],148[142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; rd  out 	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u77(7){ d12(bb 0 insn -1) }u78(13){ d15(bb 0 insn -1) }u79(102){ d110(bb 0 insn -1) }u80(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 125 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 125 126
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;; rd  gen 	(2) 125[123],126[124]
;; rd  kill	(2) 125[123],126[124]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[12],13[15],102[110],103[111],135[129]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 7 5 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u85(7){ d12(bb 0 insn -1) }u86(13){ d15(bb 0 insn -1) }u87(102){ d110(bb 0 insn -1) }u88(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 0 [r0] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 0 [r0] 149
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],114[116],135[129]
;; rd  gen 	(2) 0[0],149[143]
;; rd  kill	(5) 0[0,1,2,3],149[143]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u98(0){ d0(bb 8 insn 112) }u99(7){ d12(bb 0 insn -1) }u100(13){ d15(bb 0 insn -1) }u101(102){ d110(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[110],103[111]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 112) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 113 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
Finished finding needed instructions:
  Adding insn 112 to worklist
Processing use of (reg 135 [ htim ]) in insn 94:
  Adding insn 2 to worklist
Processing use of (subreg (reg 149) 0) in insn 94:
  Adding insn 92 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 135 [ htim ]) in insn 98:
Processing use of (subreg (reg 149) 0) in insn 98:
Processing use of (reg 135 [ htim ]) in insn 102:
Processing use of (subreg (reg 149) 0) in insn 102:
Processing use of (reg 135 [ htim ]) in insn 106:
Processing use of (subreg (reg 149) 0) in insn 106:
Processing use of (reg 0 r0) in insn 113:
Processing use of (reg 114 [ _2 ]) in insn 85:
  Adding insn 48 to worklist
Processing use of (reg 135 [ htim ]) in insn 48:
Processing use of (reg 114 [ _2 ]) in insn 87:
Processing use of (reg 126 [ _14 ]) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 125 [ _13 ]) in insn 86:
Processing use of (reg 114 [ _2 ]) in insn 78:
Processing use of (reg 100 cc) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 148) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 123 [ _11 ]) in insn 80:
Processing use of (reg 147) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 114 [ _2 ]) in insn 71:
Processing use of (reg 100 cc) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 146) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 121 [ _9 ]) in insn 73:
Processing use of (reg 145) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 114 [ _2 ]) in insn 63:
Processing use of (reg 114 [ _2 ]) in insn 65:
Processing use of (reg 120 [ _8 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 119 [ _7 ]) in insn 64:
Processing use of (reg 114 [ _2 ]) in insn 56:
Processing use of (reg 100 cc) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 144) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 117 [ _5 ]) in insn 58:
Processing use of (reg 143) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 113 [ _1 ]) in insn 27:
  Adding insn 18 to worklist
Processing use of (reg 135 [ htim ]) in insn 18:
Processing use of (reg 113 [ _1 ]) in insn 33:
Processing use of (reg 132 [ _32 ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 130 [ _30 ]) in insn 32:
Processing use of (reg 140) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 138 [ tmp ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 137) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 139) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 136 [ OutputChannel ]) in insn 28:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 113 [ _1 ]) in insn 35:
Processing use of (reg 113 [ _1 ]) in insn 36:
Processing use of (reg 133 [ _33 ]) in insn 36:
Processing use of (reg 13 sp) in insn 45:
Processing use of (reg 0 r0) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 1 r1) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 2 r2) in insn 45:
  Adding insn 42 to worklist
Processing use of (reg 127 [ iftmp.70_15 ]) in insn 43:
  Adding insn 120 to worklist
Processing use of (reg 100 cc) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 136 [ OutputChannel ]) in insn 119:
Processing use of (reg 113 [ _1 ]) in insn 44:
Processing use of (reg 114 [ _2 ]) in insn 49:
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 142) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 115 [ _3 ]) in insn 51:
Processing use of (reg 141) in insn 51:
  Adding insn 50 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Stop

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,6u} r114={1d,8u} r115={1d,1u,1e} r117={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u,1e} r123={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,2u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,6u} r136={1d,4u} r137={1d,1u,1e} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,4u} 
;;    total ref usage 246{144d,97u,5e} in 85{84 regular + 1 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 135 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 136 [ OutputChannel ])
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1745:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 119 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:3 -1
     (nil))
(insn 119 9 120 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ OutputChannel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:77 268 {*arm_cmpsi_insn}
     (nil))
(insn 120 119 15 2 (set (reg:SI 127 [ iftmp.70_15 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 120 16 2 (var_location:SI input_channel (reg:SI 127 [ iftmp.70_15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1746:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1749:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 19 18 20 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI Channel (reg/v:SI 136 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 136 [ OutputChannel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 130 [ _30 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 2 (set (reg:SI 137)
        (and:SI (reg/v:SI 136 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ OutputChannel ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 139)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 2 (set (reg:SI 138 [ tmp ])
        (ashift:SI (reg:SI 139)
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 137)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 137))
                (nil)))))
(insn 31 30 32 2 (set (reg:SI 140)
        (not:SI (reg:SI 138 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 138 [ tmp ])
        (nil)))
(insn 32 31 33 2 (set (reg:SI 132 [ _32 ])
        (and:SI (reg:SI 140)
            (reg:SI 130 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
            (nil))))
(insn 33 32 34 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 132 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _32 ])
        (nil)))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 133 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 133 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _33 ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1752:3 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 -1
     (nil))
(insn 42 41 43 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 2 (set (reg:SI 1 r1)
        (reg:SI 127 [ iftmp.70_15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ iftmp.70_15 ])
        (nil)))
(insn 44 43 45 2 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 45 44 46 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1753:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 46 45 47 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 48 47 49 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 2 (set (reg:SI 141)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 2 (set (reg:SI 142)
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 115 [ _3 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 52 51 53 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(jump_insn 53 52 54 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 54 53 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 56 55 57 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 3 (set (reg:SI 143)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 3 (set (reg:SI 144)
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 117 [ _5 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 59 58 60 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 60 59 61 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 61 60 62 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(insn 63 62 64 4 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 4 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 65 64 66 4 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 68 [0x44])) [1 _2->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(code_label 66 65 67 5 442 (nil) [2 uses])
(note 67 66 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1756:3 -1
     (nil))
(debug_insn 69 68 70 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 70 69 71 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 71 70 72 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 5 (set (reg:SI 145)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 5 (set (reg:SI 146)
        (and:SI (reg:SI 121 [ _9 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 121 [ _9 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 74 73 75 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 75 74 76 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 76 75 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 78 77 79 6 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 32 [0x20])) [1 _2->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 6 (set (reg:SI 147)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 6 (set (reg:SI 148)
        (and:SI (reg:SI 123 [ _11 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 123 [ _11 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 81 80 82 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 82 81 83 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 83 82 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(insn 85 84 86 7 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 87 7 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 87 86 88 7 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CR1+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 88 87 89 8 443 (nil) [2 uses])
(note 89 88 90 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1759:3 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 -1
     (nil))
(insn 92 91 94 8 (set (reg:SI 149)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 95 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 62 [0x3e])) [0 htim_20(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1762:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 95 94 98 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 -1
     (nil))
(insn 98 95 99 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 63 [0x3f])) [0 htim_20(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1763:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 99 98 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 -1
     (nil))
(insn 102 99 103 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 68 [0x44])) [0 htim_20(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1764:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 -1
     (nil))
(insn 106 103 107 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 69 [0x45])) [0 htim_20(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1765:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ htim ])
            (nil))))
(debug_insn 107 106 112 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1768:3 -1
     (nil))
(insn 112 107 113 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1769:1 -1
     (nil))

;; Function HAL_TIMEx_OnePulseN_Start_IT (HAL_TIMEx_OnePulseN_Start_IT, funcdef_no=353, decl_uid=9510, cgraph_uid=357, symbol_order=356)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r126={1d,3u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={3d,4u} r133={1d,10u} r134={1d,3u} r137={1d,1u} r140={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 251{145d,105u,1e} in 89{88 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 112, 113, 114
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,108] 101[109,109] 102[110,110] 103[111,111] 104[112,112] 105[113,113] 106[114,114] 113[115,115] 114[116,116] 115[117,117] 116[118,118] 117[119,119] 118[120,120] 119[121,121] 120[122,122] 121[123,123] 122[124,124] 123[125,125] 124[126,126] 126[127,127] 127[128,128] 129[129,129] 130[130,130] 131[131,131] 132[132,134] 133[135,135] 134[136,136] 137[137,137] 140[138,138] 143[139,139] 146[140,140] 147[141,141] 155[142,142] 156[143,143] 157[144,144] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[110],103[111]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[110],103[111]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d110(bb 0 insn -1) }u3(103){ d111(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 122 123 124 132 133 134 137 140 143 146
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121 122 123 124 132 133 134 137 140 143 146
;; live  kill	
;; rd  in  	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;; rd  gen 	(12) 100[108],121[123],122[124],123[125],124[126],132[132],133[135],134[136],137[137],140[138],143[139],146[140]
;; rd  kill	(19) 100[103,104,105,106,107,108],121[123],122[124],123[125],124[126],132[132,133,134],133[135],134[136],137[137],140[138],143[139],146[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
;; rd  out 	(11) 7[12],13[15],102[110],103[111],121[123],122[124],123[125],124[126],132[132],133[135],134[136]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ d12(bb 0 insn -1) }u24(13){ d15(bb 0 insn -1) }u25(102){ d110(bb 0 insn -1) }u26(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 122 123 124 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[12],13[15],102[110],103[111],121[123],122[124],123[125],124[126],132[132],133[135],134[136]
;; rd  gen 	(1) 100[107]
;; rd  kill	(6) 100[103,104,105,106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
;; rd  out 	(10) 7[12],13[15],102[110],103[111],121[123],123[125],124[126],132[132],133[135],134[136]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(7){ d12(bb 0 insn -1) }u30(13){ d15(bb 0 insn -1) }u31(102){ d110(bb 0 insn -1) }u32(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 123 124 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[12],13[15],102[110],103[111],121[123],123[125],124[126],132[132],133[135],134[136]
;; rd  gen 	(1) 100[106]
;; rd  kill	(6) 100[103,104,105,106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
;; rd  out 	(9) 7[12],13[15],102[110],103[111],121[123],124[126],132[132],133[135],134[136]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 4 )->[5]->( 8 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d12(bb 0 insn -1) }u36(13){ d15(bb 0 insn -1) }u37(102){ d110(bb 0 insn -1) }u38(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 124 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[12],13[15],102[110],103[111],121[123],124[126],132[132],133[135],134[136]
;; rd  gen 	(1) 100[105]
;; rd  kill	(6) 100[103,104,105,106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; rd  out 	(8) 7[12],13[15],102[110],103[111],121[123],132[132],133[135],134[136]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d12(bb 0 insn -1) }u42(13){ d15(bb 0 insn -1) }u43(102){ d110(bb 0 insn -1) }u44(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119 120 126 127 129 130 131 132 147 155 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 133 134
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 113 114 115 116 117 118 119 120 126 127 129 130 131 132 147 155 156 157
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[12],13[15],102[110],103[111],121[123],132[132],133[135],134[136]
;; rd  gen 	(18) 113[115],114[116],115[117],116[118],117[119],118[120],119[121],120[122],126[127],127[128],129[129],130[130],131[131],132[134],147[141],155[142],156[143],157[144]
;; rd  kill	(22) 14[16,17],113[115],114[116],115[117],116[118],117[119],118[120],119[121],120[122],126[127],127[128],129[129],130[130],131[131],132[132,133,134],147[141],155[142],156[143],157[144]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; rd  out 	(5) 7[12],13[15],102[110],103[111],132[134]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u92(7){ d12(bb 0 insn -1) }u93(13){ d15(bb 0 insn -1) }u94(102){ d110(bb 0 insn -1) }u95(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 132
;; live  kill	
;; rd  in  	(11) 7[12],13[15],102[110],103[111],121[123],122[124],123[125],124[126],132[132],133[135],134[136]
;; rd  gen 	(1) 132[133]
;; rd  kill	(3) 132[132,133,134]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; rd  out 	(5) 7[12],13[15],102[110],103[111],132[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 6 4 3 7 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u96(7){ d12(bb 0 insn -1) }u97(13){ d15(bb 0 insn -1) }u98(102){ d110(bb 0 insn -1) }u99(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(12) 7[12],13[15],102[110],103[111],121[123],123[125],124[126],132[132,133,134],133[135],134[136]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u102(0){ d0(bb 8 insn 124) }u103(7){ d12(bb 0 insn -1) }u104(13){ d15(bb 0 insn -1) }u105(102){ d110(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[110],103[111]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 124) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 50 to worklist
  Adding insn 53 to worklist
  Adding insn 56 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 125 to worklist
Finished finding needed instructions:
  Adding insn 124 to worklist
Processing use of (reg 132 [ <retval> ]) in insn 124:
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 24 to worklist
Processing use of (subreg (reg 137 [ htim_14(D)->ChannelState[0] ]) 0) in insn 24:
Processing use of (reg 0 r0) in insn 125:
Processing use of (reg 133 [ htim ]) in insn 61:
  Adding insn 2 to worklist
Processing use of (subreg (reg 147) 0) in insn 61:
  Adding insn 59 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 133 [ htim ]) in insn 65:
Processing use of (subreg (reg 147) 0) in insn 65:
Processing use of (reg 133 [ htim ]) in insn 69:
Processing use of (subreg (reg 147) 0) in insn 69:
Processing use of (reg 133 [ htim ]) in insn 73:
Processing use of (subreg (reg 147) 0) in insn 73:
Processing use of (reg 113 [ _1 ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 133 [ htim ]) in insn 75:
Processing use of (reg 113 [ _1 ]) in insn 78:
Processing use of (reg 115 [ _3 ]) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 114 [ _2 ]) in insn 77:
Processing use of (reg 113 [ _1 ]) in insn 80:
Processing use of (reg 113 [ _1 ]) in insn 82:
Processing use of (reg 117 [ _5 ]) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 116 [ _4 ]) in insn 81:
Processing use of (reg 113 [ _1 ]) in insn 95:
Processing use of (reg 113 [ _1 ]) in insn 98:
Processing use of (reg 129 [ _31 ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 127 [ _29 ]) in insn 97:
Processing use of (reg 157) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 126 [ tmp ]) in insn 96:
  Adding insn 92 to worklist
Processing use of (reg 155) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 156) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 134 [ OutputChannel ]) in insn 90:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 113 [ _1 ]) in insn 100:
Processing use of (reg 113 [ _1 ]) in insn 102:
Processing use of (reg 131 [ _33 ]) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 126 [ tmp ]) in insn 101:
Processing use of (reg 130 [ _32 ]) in insn 101:
Processing use of (reg 13 sp) in insn 111:
Processing use of (reg 0 r0) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 1 r1) in insn 111:
  Adding insn 109 to worklist
Processing use of (reg 2 r2) in insn 111:
  Adding insn 108 to worklist
Processing use of (reg 132 [ <retval> ]) in insn 108:
Processing use of (reg 121 [ iftmp.71_9 ]) in insn 109:
  Adding insn 144 to worklist
Processing use of (reg 100 cc) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 134 [ OutputChannel ]) in insn 143:
Processing use of (reg 113 [ _1 ]) in insn 110:
Processing use of (reg 118 [ _6 ]) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 133 [ htim ]) in insn 113:
Processing use of (reg 118 [ _6 ]) in insn 116:
Processing use of (reg 120 [ _8 ]) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 119 [ _7 ]) in insn 115:
Processing use of (reg 100 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 124 [ complementary_channel_2_state ]) in insn 55:
  Adding insn 42 to worklist
Processing use of (subreg (reg 146 [ htim_14(D)->ChannelNState[1] ]) 0) in insn 42:
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 123 [ complementary_channel_1_state ]) in insn 52:
  Adding insn 36 to worklist
Processing use of (subreg (reg 143 [ htim_14(D)->ChannelNState[0] ]) 0) in insn 36:
Processing use of (reg 100 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 122 [ channel_2_state ]) in insn 49:
  Adding insn 30 to worklist
Processing use of (subreg (reg 140 [ htim_14(D)->ChannelState[1] ]) 0) in insn 30:
Processing use of (reg 133 [ htim ]) in insn 22:
Processing use of (reg 133 [ htim ]) in insn 28:
Processing use of (reg 133 [ htim ]) in insn 34:
Processing use of (reg 133 [ htim ]) in insn 40:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 132 [ <retval> ]) in insn 46:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,2u} r124={1d,2u} r126={1d,3u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={3d,4u} r133={1d,10u} r134={1d,3u} r137={1d,1u} r140={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 251{145d,105u,1e} in 89{88 regular + 1 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:SI 133 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 134 [ OutputChannel ])
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1784:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 143 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:3 -1
     (nil))
(insn 143 13 144 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 134 [ OutputChannel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 268 {*arm_cmpsi_insn}
     (nil))
(insn 144 143 19 2 (set (reg:SI 121 [ iftmp.71_9 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 144 20 2 (var_location:SI input_channel (reg:SI 121 [ iftmp.71_9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1785:12 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:3 -1
     (nil))
(insn 22 20 24 2 (set (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 25 2 (set (reg/v:SI 132 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 137 [ htim_14(D)->ChannelState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137 [ htim_14(D)->ChannelState[0] ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:QI channel_1_state (subreg:QI (reg/v:SI 132 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1786:31 -1
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:3 -1
     (nil))
(insn 28 26 30 2 (set (reg:SI 140 [ htim_14(D)->ChannelState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 28 31 2 (set (reg/v:SI 122 [ channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 140 [ htim_14(D)->ChannelState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ htim_14(D)->ChannelState[1] ])
        (nil)))
(debug_insn 31 30 32 2 (var_location:QI channel_2_state (subreg:QI (reg/v:SI 122 [ channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1787:31 -1
     (nil))
(debug_insn 32 31 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:3 -1
     (nil))
(insn 34 32 36 2 (set (reg:SI 143 [ htim_14(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 34 37 2 (set (reg/v:SI 123 [ complementary_channel_1_state ])
        (zero_extend:SI (subreg:QI (reg:SI 143 [ htim_14(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143 [ htim_14(D)->ChannelNState[0] ])
        (nil)))
(debug_insn 37 36 38 2 (var_location:QI complementary_channel_1_state (subreg:QI (reg/v:SI 123 [ complementary_channel_1_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1788:31 -1
     (nil))
(debug_insn 38 37 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:3 -1
     (nil))
(insn 40 38 42 2 (set (reg:SI 146 [ htim_14(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                    (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 40 43 2 (set (reg/v:SI 124 [ complementary_channel_2_state ])
        (zero_extend:SI (subreg:QI (reg:SI 146 [ htim_14(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_14(D)->ChannelNState[1] ])
        (nil)))
(debug_insn 43 42 44 2 (var_location:QI complementary_channel_2_state (subreg:QI (reg/v:SI 124 [ complementary_channel_2_state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1789:31 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1792:3 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:3 -1
     (nil))
(insn 46 45 47 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 132 [ <retval> ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 134)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1795:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 122 [ channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ channel_2_state ])
        (nil)))
(jump_insn 50 49 51 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1796:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 118)
(note 51 50 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ complementary_channel_1_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ complementary_channel_1_state ])
        (nil)))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1797:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 118)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ complementary_channel_2_state ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ complementary_channel_2_state ])
        (nil)))
(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1798:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 118)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 -1
     (nil))
(insn 59 58 61 6 (set (reg:SI 147)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 59 62 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 62 [0x3e])) [0 htim_14(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1804:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 62 61 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 -1
     (nil))
(insn 65 62 66 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 63 [0x3f])) [0 htim_14(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1805:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 66 65 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 -1
     (nil))
(insn 69 66 70 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 68 [0x44])) [0 htim_14(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1806:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 70 69 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 -1
     (nil))
(insn 73 70 74 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ htim ])
                (const_int 69 [0x45])) [0 htim_14(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1807:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 -1
     (nil))
(insn 75 74 76 6 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 78 77 79 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1810:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 79 78 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 -1
     (nil))
(insn 80 79 81 6 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 6 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 82 81 83 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1813:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 84 83 85 6 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 85 84 86 6 (var_location:SI Channel (reg/v:SI 134 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 86 85 87 6 (var_location:SI ChannelNState (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 87 86 88 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 88 87 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 89 88 90 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(insn 90 89 91 6 (set (reg:SI 155)
        (and:SI (reg/v:SI 134 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ OutputChannel ])
        (nil)))
(insn 91 90 92 6 (set (reg:SI 156)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 6 (set (reg/v:SI 126 [ tmp ])
        (ashift:SI (reg:SI 156)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155))
                (nil)))))
(debug_insn 93 92 94 6 (var_location:SI tmp (reg/v:SI 126 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 94 93 95 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 95 94 96 6 (set (reg:SI 127 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 6 (set (reg:SI 157)
        (not:SI (reg/v:SI 126 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (nil))
(insn 97 96 98 6 (set (reg:SI 129 [ _31 ])
        (and:SI (reg:SI 157)
            (reg:SI 127 [ _29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 127 [ _29 ])
            (nil))))
(insn 98 97 99 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 129 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _31 ])
        (nil)))
(debug_insn 99 98 100 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 100 99 101 6 (set (reg:SI 130 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 6 (set (reg:SI 131 [ _33 ])
        (ior:SI (reg/v:SI 126 [ tmp ])
            (reg:SI 130 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _32 ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ tmp ])
            (nil))))
(insn 102 101 103 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 131 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _33 ])
        (nil)))
(debug_insn 103 102 104 6 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 104 103 105 6 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 105 104 106 6 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 106 105 107 6 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1816:3 -1
     (nil))
(debug_insn 107 106 108 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 -1
     (nil))
(insn 108 107 109 6 (set (reg:SI 2 r2)
        (reg/v:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 109 108 110 6 (set (reg:SI 1 r1)
        (reg:SI 121 [ iftmp.71_9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ iftmp.71_9 ])
        (nil)))
(insn 110 109 111 6 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 111 110 112 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1817:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 112 111 113 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 -1
     (nil))
(insn 113 112 114 6 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 133 [ htim ]) [3 htim_14(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ htim ])
        (nil)))
(insn 114 113 115 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 6 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 116 115 117 6 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1820:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(debug_insn 117 116 8 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:3 -1
     (nil))
(insn 8 117 134 6 (set (reg/v:SI 132 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1823:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 134 8 133 7 451 (nil) [1 uses])
(note 133 134 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 133 118 7 (set (reg/v:SI 132 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1800:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 118 7 119 8 449 (nil) [3 uses])
(note 119 118 124 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 124 119 125 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ <retval> ])
        (nil)))
(insn 125 124 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1824:1 -1
     (nil))

;; Function HAL_TIMEx_OnePulseN_Stop_IT (HAL_TIMEx_OnePulseN_Stop_IT, funcdef_no=354, decl_uid=9513, cgraph_uid=358, symbol_order=357)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


HAL_TIMEx_OnePulseN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,8u} r119={1d,1u,1e} r121={1d,1u,1e} r123={1d,1u} r124={1d,1u} r125={1d,1u,1e} r127={1d,1u,1e} r129={1d,1u} r130={1d,1u} r131={1d,2u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,6u} r140={1d,4u} r141={1d,1u,1e} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,4u} 
;;    total ref usage 258{148d,105u,5e} in 93{92 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 112, 113, 114
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,11] 7[12,12] 12[13,14] 13[15,15] 14[16,17] 15[18,18] 16[19,20] 17[21,22] 18[23,24] 19[25,26] 20[27,28] 21[29,30] 22[31,32] 23[33,34] 24[35,36] 25[37,38] 26[39,40] 27[41,42] 28[43,44] 29[45,46] 30[47,48] 31[49,50] 48[51,51] 49[52,52] 50[53,53] 51[54,54] 52[55,55] 53[56,56] 54[57,57] 55[58,58] 56[59,59] 57[60,60] 58[61,61] 59[62,62] 60[63,63] 61[64,64] 62[65,65] 63[66,66] 64[67,67] 65[68,68] 66[69,69] 67[70,70] 68[71,71] 69[72,72] 70[73,73] 71[74,74] 72[75,75] 73[76,76] 74[77,77] 75[78,78] 76[79,79] 77[80,80] 78[81,81] 79[82,82] 80[83,83] 81[84,84] 82[85,85] 83[86,86] 84[87,87] 85[88,88] 86[89,89] 87[90,90] 88[91,91] 89[92,92] 90[93,93] 91[94,94] 92[95,95] 93[96,96] 94[97,97] 95[98,98] 96[99,99] 97[100,100] 98[101,101] 99[102,102] 100[103,108] 101[109,109] 102[110,110] 103[111,111] 104[112,112] 105[113,113] 106[114,114] 113[115,115] 114[116,116] 115[117,117] 116[118,118] 117[119,119] 118[120,120] 119[121,121] 121[122,122] 123[123,123] 124[124,124] 125[125,125] 127[126,126] 129[127,127] 130[128,128] 131[129,129] 134[130,130] 136[131,131] 137[132,132] 139[133,133] 140[134,134] 141[135,135] 142[136,136] 143[137,137] 144[138,138] 145[139,139] 146[140,140] 147[141,141] 148[142,142] 149[143,143] 150[144,144] 151[145,145] 152[146,146] 153[147,147] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d11(3){ }d12(7){ }d15(13){ }d17(14){ }d20(16){ }d22(17){ }d24(18){ }d26(19){ }d28(20){ }d30(21){ }d32(22){ }d34(23){ }d36(24){ }d38(25){ }d40(26){ }d42(27){ }d44(28){ }d46(29){ }d48(30){ }d50(31){ }d110(102){ }d111(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[11],7[12],13[15],14[17],16[20],17[22],18[24],19[26],20[28],21[30],22[32],23[34],24[36],25[38],26[40],27[42],28[44],29[46],30[48],31[50],102[110],103[111]
;; rd  kill	(50) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11],7[12],13[15],14[16,17],16[19,20],17[21,22],18[23,24],19[25,26],20[27,28],21[29,30],22[31,32],23[33,34],24[35,36],25[37,38],26[39,40],27[41,42],28[43,44],29[45,46],30[47,48],31[49,50],102[110],103[111]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d12(bb 0 insn -1) }u1(13){ d15(bb 0 insn -1) }u2(102){ d110(bb 0 insn -1) }u3(103){ d111(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119 131 134 136 137 139 140 141 142 143 144 145 146
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc] 113 114 115 116 117 118 119 131 134 136 137 139 140 141 142 143 144 145 146
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 0[3],1[6],7[12],13[15],102[110],103[111]
;; rd  gen 	(20) 100[107],113[115],114[116],115[117],116[118],117[119],118[120],119[121],131[129],134[130],136[131],137[132],139[133],140[134],141[135],142[136],143[137],144[138],145[139],146[140]
;; rd  kill	(27) 14[16,17],100[103,104,105,106,107,108],113[115],114[116],115[117],116[118],117[119],118[120],119[121],131[129],134[130],136[131],137[132],139[133],140[134],141[135],142[136],143[137],144[138],145[139],146[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; rd  out 	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u47(7){ d12(bb 0 insn -1) }u48(13){ d15(bb 0 insn -1) }u49(102){ d110(bb 0 insn -1) }u50(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 121 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  gen 	 100 [cc] 121 147 148
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;; rd  gen 	(4) 100[106],121[122],147[141],148[142]
;; rd  kill	(9) 100[103,104,105,106,107,108],121[122],147[141],148[142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; rd  out 	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u57(7){ d12(bb 0 insn -1) }u58(13){ d15(bb 0 insn -1) }u59(102){ d110(bb 0 insn -1) }u60(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  gen 	 123 124
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;; rd  gen 	(2) 123[123],124[124]
;; rd  kill	(2) 123[123],124[124]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; rd  out 	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 4 2 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u65(7){ d12(bb 0 insn -1) }u66(13){ d15(bb 0 insn -1) }u67(102){ d110(bb 0 insn -1) }u68(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 125 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  gen 	 100 [cc] 125 149 150
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;; rd  gen 	(4) 100[105],125[125],149[143],150[144]
;; rd  kill	(9) 100[103,104,105,106,107,108],125[125],149[143],150[144]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; rd  out 	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u75(7){ d12(bb 0 insn -1) }u76(13){ d15(bb 0 insn -1) }u77(102){ d110(bb 0 insn -1) }u78(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 127 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  gen 	 100 [cc] 127 151 152
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;; rd  gen 	(4) 100[104],127[126],151[145],152[146]
;; rd  kill	(9) 100[103,104,105,106,107,108],127[126],151[145],152[146]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; rd  out 	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u85(7){ d12(bb 0 insn -1) }u86(13){ d15(bb 0 insn -1) }u87(102){ d110(bb 0 insn -1) }u88(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 129 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 139
;; live  gen 	 129 130
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;; rd  gen 	(2) 129[127],130[128]
;; rd  kill	(2) 129[127],130[128]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; rd  out 	(5) 7[12],13[15],102[110],103[111],139[133]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 7 5 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u93(7){ d12(bb 0 insn -1) }u94(13){ d15(bb 0 insn -1) }u95(102){ d110(bb 0 insn -1) }u96(103){ d111(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 0 [r0] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 0 [r0] 153
;; live  kill	
;; rd  in  	(6) 7[12],13[15],102[110],103[111],118[120],139[133]
;; rd  gen 	(2) 0[0],153[147]
;; rd  kill	(5) 0[0,1,2,3],153[147]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[12],13[15],102[110],103[111]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }
;;   reg 103 { d111(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u106(0){ d0(bb 8 insn 120) }u107(7){ d12(bb 0 insn -1) }u108(13){ d15(bb 0 insn -1) }u109(102){ d110(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[12],13[15],102[110],103[111]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 120) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 13 { d15(bb 0 insn -1) }
;;   reg 102 { d110(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 35 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 83 to worklist
  Adding insn 79 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 95 to worklist
  Adding insn 93 to worklist
  Adding insn 121 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
Finished finding needed instructions:
  Adding insn 120 to worklist
Processing use of (reg 139 [ htim ]) in insn 102:
  Adding insn 2 to worklist
Processing use of (subreg (reg 153) 0) in insn 102:
  Adding insn 100 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 139 [ htim ]) in insn 106:
Processing use of (subreg (reg 153) 0) in insn 106:
Processing use of (reg 139 [ htim ]) in insn 110:
Processing use of (subreg (reg 153) 0) in insn 110:
Processing use of (reg 139 [ htim ]) in insn 114:
Processing use of (subreg (reg 153) 0) in insn 114:
Processing use of (reg 0 r0) in insn 121:
Processing use of (reg 118 [ _6 ]) in insn 93:
  Adding insn 56 to worklist
Processing use of (reg 139 [ htim ]) in insn 56:
Processing use of (reg 118 [ _6 ]) in insn 95:
Processing use of (reg 130 [ _18 ]) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 129 [ _17 ]) in insn 94:
Processing use of (reg 118 [ _6 ]) in insn 86:
Processing use of (reg 100 cc) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 152) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 127 [ _15 ]) in insn 88:
Processing use of (reg 151) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 118 [ _6 ]) in insn 79:
Processing use of (reg 100 cc) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 150) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 125 [ _13 ]) in insn 81:
Processing use of (reg 149) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 118 [ _6 ]) in insn 71:
Processing use of (reg 118 [ _6 ]) in insn 73:
Processing use of (reg 124 [ _12 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 123 [ _11 ]) in insn 72:
Processing use of (reg 118 [ _6 ]) in insn 64:
Processing use of (reg 100 cc) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 148) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 121 [ _9 ]) in insn 66:
Processing use of (reg 147) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 113 [ _1 ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 139 [ htim ]) in insn 18:
Processing use of (reg 113 [ _1 ]) in insn 21:
Processing use of (reg 115 [ _3 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 114 [ _2 ]) in insn 20:
Processing use of (reg 113 [ _1 ]) in insn 23:
Processing use of (reg 113 [ _1 ]) in insn 25:
Processing use of (reg 117 [ _5 ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 116 [ _4 ]) in insn 24:
Processing use of (reg 113 [ _1 ]) in insn 35:
Processing use of (reg 113 [ _1 ]) in insn 41:
Processing use of (reg 136 [ _38 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 134 [ _36 ]) in insn 40:
Processing use of (reg 144) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 142 [ tmp ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 141) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 143) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 140 [ OutputChannel ]) in insn 36:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 113 [ _1 ]) in insn 43:
Processing use of (reg 113 [ _1 ]) in insn 44:
Processing use of (reg 137 [ _39 ]) in insn 44:
Processing use of (reg 13 sp) in insn 53:
Processing use of (reg 0 r0) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 1 r1) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 2 r2) in insn 53:
  Adding insn 50 to worklist
Processing use of (reg 131 [ iftmp.72_19 ]) in insn 51:
  Adding insn 128 to worklist
Processing use of (reg 100 cc) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 140 [ OutputChannel ]) in insn 127:
Processing use of (reg 113 [ _1 ]) in insn 52:
Processing use of (reg 118 [ _6 ]) in insn 57:
Processing use of (reg 100 cc) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 146) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 119 [ _7 ]) in insn 59:
Processing use of (reg 145) in insn 59:
  Adding insn 58 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OnePulseN_Stop_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={6d,5u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,10u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,8u} r119={1d,1u,1e} r121={1d,1u,1e} r123={1d,1u} r124={1d,1u} r125={1d,1u,1e} r127={1d,1u,1e} r129={1d,1u} r130={1d,1u} r131={1d,2u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,6u} r140={1d,4u} r141={1d,1u,1e} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,4u} 
;;    total ref usage 258{148d,105u,5e} in 93{92 regular + 1 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 139 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 140 [ OutputChannel ])
        (reg:SI 1 r1 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1839:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ OutputChannel ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 127 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:3 -1
     (nil))
(insn 127 9 128 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 140 [ OutputChannel ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:77 268 {*arm_cmpsi_insn}
     (nil))
(insn 128 127 15 2 (set (reg:SI 131 [ iftmp.72_19 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 4 [0x4])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:77 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 128 16 2 (var_location:SI input_channel (reg:SI 131 [ iftmp.72_19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1840:12 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1843:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 139 [ htim ]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1846:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 12 [0xc])) [1 _1->DIER+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1849:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI TIMx (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI Channel (reg/v:SI 140 [ OutputChannel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI ChannelNState (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3678:13 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3680:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI tmp (ashift:SI (const_int 4 [0x4])
        (and:SI (reg/v:SI 140 [ OutputChannel ])
            (const_int 31 [0x1f])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 134 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 2 (set (reg:SI 141)
        (and:SI (reg/v:SI 140 [ OutputChannel ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ OutputChannel ])
        (nil)))
(insn 37 36 38 2 (set (reg:SI 143)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 2 (set (reg:SI 142 [ tmp ])
        (ashift:SI (reg:SI 143)
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3682:7 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 141)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 141))
                (nil)))))
(insn 39 38 40 2 (set (reg:SI 144)
        (not:SI (reg:SI 142 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:18 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 142 [ tmp ])
        (nil)))
(insn 40 39 41 2 (set (reg:SI 136 [ _38 ])
        (and:SI (reg:SI 144)
            (reg:SI 134 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg:SI 134 [ _36 ])
            (nil))))
(insn 41 40 42 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 136 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3685:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _38 ])
        (nil)))
(debug_insn 42 41 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:3 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 137 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 32 [0x20])) [1 _1->CCER+0 S4 A32])
        (reg:SI 137 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3688:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _39 ])
        (nil)))
(debug_insn 45 44 46 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SI ChannelNState (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI tmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1852:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 -1
     (nil))
(insn 50 49 51 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 2 (set (reg:SI 1 r1)
        (reg:SI 131 [ iftmp.72_19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ iftmp.72_19 ])
        (nil)))
(insn 52 51 53 2 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(call_insn 53 52 54 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>) [0 TIM_CCxChannelCmd S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1853:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_CCxChannelCmd") [flags 0x41]  <function_decl 0000000006c0d200 TIM_CCxChannelCmd>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 56 55 57 2 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 139 [ htim ]) [3 htim_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 2 (set (reg:SI 145)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 2 (set (reg:SI 146)
        (and:SI (reg:SI 119 [ _7 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 119 [ _7 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 60 59 61 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 61 60 62 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 62 61 63 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 64 63 65 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 3 (set (reg:SI 147)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 3 (set (reg:SI 148)
        (and:SI (reg:SI 121 [ _9 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 121 [ _9 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 67 66 68 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 68 67 69 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 69 68 70 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(insn 71 70 72 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 124 [ _12 ])
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 73 72 74 4 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(code_label 74 73 75 5 458 (nil) [2 uses])
(note 75 74 76 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1856:3 -1
     (nil))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 78 77 79 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 79 78 80 5 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 5 (set (reg:SI 149)
        (const_int 4369 [0x1111])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 5 (set (reg:SI 150)
        (and:SI (reg:SI 125 [ _13 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 125 [ _13 ])
                    (const_int 4369 [0x1111]))
                (nil)))))
(insn 82 81 83 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 83 82 84 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 84 83 85 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 86 85 87 6 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 32 [0x20])) [1 _6->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 6 (set (reg:SI 151)
        (const_int 17476 [0x4444])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 6 (set (reg:SI 152)
        (and:SI (reg:SI 127 [ _15 ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 127 [ _15 ])
                    (const_int 17476 [0x4444]))
                (nil)))))
(insn 89 88 90 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(jump_insn 90 89 91 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 91 90 92 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(insn 93 92 94 7 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 7 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 95 94 96 7 (set (mem/v:SI (reg/f:SI 118 [ _6 ]) [1 _6->CR1+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(code_label 96 95 97 8 459 (nil) [2 uses])
(note 97 96 98 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1859:3 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 -1
     (nil))
(insn 100 99 102 8 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 100 103 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 62 [0x3e])) [0 htim_24(D)->ChannelState[0]+0 S1 A16])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1862:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 103 102 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 -1
     (nil))
(insn 106 103 107 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 63 [0x3f])) [0 htim_24(D)->ChannelState[1]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1863:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 107 106 110 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 -1
     (nil))
(insn 110 107 111 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 68 [0x44])) [0 htim_24(D)->ChannelNState[0]+0 S1 A32])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1864:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 111 110 114 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 -1
     (nil))
(insn 114 111 115 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 139 [ htim ])
                (const_int 69 [0x45])) [0 htim_24(D)->ChannelNState[1]+0 S1 A8])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1865:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v/f:SI 139 [ htim ])
            (nil))))
(debug_insn 115 114 120 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1868:3 -1
     (nil))
(insn 120 115 121 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1869:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigCommutEvent (HAL_TIMEx_ConfigCommutEvent, funcdef_no=355, decl_uid=9517, cgraph_uid=359, symbol_order=358)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


HAL_TIMEx_ConfigCommutEvent

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,3u,1e} r130={2d,1u} r131={1d,5u} r132={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} 
;;    total ref usage 153{57d,94u,2e} in 64{64 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 114[30,31] 115[32,32] 116[33,33] 117[34,34] 118[35,35] 119[36,36] 120[37,37] 121[38,38] 122[39,39] 123[40,40] 124[41,41] 125[42,42] 126[43,43] 127[44,44] 128[45,45] 129[46,46] 130[47,48] 131[49,49] 132[50,50] 133[51,51] 134[52,52] 135[53,53] 137[54,54] 138[55,55] 139[56,56] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 131 132 133 134
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 131 132 133 134
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;; rd  gen 	(5) 100[27],131[49],132[50],133[51],134[52]
;; rd  kill	(8) 100[24,25,26,27],131[49],132[50],133[51],134[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d28(bb 0 insn -1) }u13(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 100 [cc] 129 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc] 129 135
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;; rd  gen 	(3) 100[26],129[46],135[53]
;; rd  kill	(6) 100[24,25,26,27],129[46],135[53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; rd  out 	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d5(bb 0 insn -1) }u20(13){ d6(bb 0 insn -1) }u21(102){ d28(bb 0 insn -1) }u22(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;; rd  gen 	(1) 100[25]
;; rd  kill	(4) 100[24,25,26,27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; rd  out 	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d28(bb 0 insn -1) }u28(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc] 137
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;; rd  gen 	(2) 100[24],137[54]
;; rd  kill	(5) 100[24,25,26,27],137[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d28(bb 0 insn -1) }u36(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 114
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;; rd  gen 	(1) 114[31]
;; rd  kill	(2) 114[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],114[31],131[49],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 3 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d28(bb 0 insn -1) }u41(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 114 115 116 117 118 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 114 115 116 117 118 138
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;; rd  gen 	(6) 114[30],115[32],116[33],117[34],118[35],138[55]
;; rd  kill	(7) 114[30,31],115[32],116[33],117[34],118[35],138[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],114[30],131[49],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ d5(bb 0 insn -1) }u55(13){ d6(bb 0 insn -1) }u56(102){ d28(bb 0 insn -1) }u57(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  def 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  gen 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],114[30,31],131[49],133[51]
;; rd  gen 	(12) 119[36],120[37],121[38],122[39],123[40],124[41],125[42],126[43],127[44],128[45],130[47],139[56]
;; rd  kill	(13) 119[36],120[37],121[38],122[39],123[40],124[41],125[42],126[43],127[44],128[45],130[47,48],139[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[5],13[6],102[28],103[29],130[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d28(bb 0 insn -1) }u85(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;; rd  gen 	(1) 130[48]
;; rd  kill	(2) 130[47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[5],13[6],102[28],103[29],130[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u86(7){ d5(bb 0 insn -1) }u87(13){ d6(bb 0 insn -1) }u88(102){ d28(bb 0 insn -1) }u89(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],130[47,48]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u92(0){ d0(bb 10 insn 85) }u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 85) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
  Adding insn 85 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 85:
  Adding insn 7 to worklist
  Adding insn 6 to worklist
Processing use of (reg 139) in insn 6:
  Adding insn 74 to worklist
Processing use of (reg 0 r0) in insn 86:
Processing use of (reg 114 [ _2 ]) in insn 53:
  Adding insn 35 to worklist
  Adding insn 41 to worklist
Processing use of (reg 131 [ htim ]) in insn 41:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 131 [ htim ]) in insn 35:
Processing use of (reg 114 [ _2 ]) in insn 55:
Processing use of (reg 120 [ _9 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 119 [ _8 ]) in insn 54:
Processing use of (reg 114 [ _2 ]) in insn 57:
Processing use of (reg 114 [ _2 ]) in insn 59:
Processing use of (reg 122 [ _11 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 121 [ _10 ]) in insn 58:
Processing use of (reg 114 [ _2 ]) in insn 61:
Processing use of (reg 114 [ _2 ]) in insn 63:
Processing use of (reg 124 [ _13 ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 123 [ _12 ]) in insn 62:
Processing use of (reg 133 [ CommutationSource ]) in insn 62:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 114 [ _2 ]) in insn 65:
Processing use of (reg 114 [ _2 ]) in insn 67:
Processing use of (reg 126 [ _15 ]) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 125 [ _14 ]) in insn 66:
Processing use of (reg 114 [ _2 ]) in insn 69:
Processing use of (reg 114 [ _2 ]) in insn 71:
Processing use of (reg 128 [ _17 ]) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 127 [ _16 ]) in insn 70:
Processing use of (reg 131 [ htim ]) in insn 76:
Processing use of (subreg (reg 139) 0) in insn 76:
Processing use of (reg 114 [ _2 ]) in insn 42:
Processing use of (reg 114 [ _2 ]) in insn 45:
Processing use of (reg 116 [ _4 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 115 [ _3 ]) in insn 44:
Processing use of (reg 138) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 114 [ _2 ]) in insn 47:
Processing use of (reg 114 [ _2 ]) in insn 49:
Processing use of (reg 118 [ _6 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 117 [ _5 ]) in insn 48:
Processing use of (reg 132 [ InputTrigger ]) in insn 48:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 129 [ _37 ]) in insn 32:
  Adding insn 24 to worklist
Processing use of (reg 137) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 132 [ InputTrigger ]) in insn 24:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 129 [ _37 ]) in insn 28:
Processing use of (reg 131 [ htim ]) in insn 21:
Processing use of (subreg (reg 135) 0) in insn 21:
  Adding insn 19 to worklist
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 129 [ _37 ]) in insn 25:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 134 [ htim_22(D)->Lock ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 131 [ htim ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,3u,1e} r130={2d,1u} r131={1d,5u} r132={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} 
;;    total ref usage 153{57d,94u,2e} in 64{64 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 132 [ InputTrigger ])
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 133 [ CommutationSource ])
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1936:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1937:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 134 [ htim_22(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ htim_22(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_22(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 135)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 135) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:3 -1
     (nil))
(insn 24 23 25 3 (set (reg:SI 129 [ _37 ])
        (and:SI (reg/v:SI 132 [ InputTrigger ])
            (const_int -49 [0xffffffffffffffcf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 90 {*arm_andsi3_insn}
     (nil))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1942:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1943:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 137)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 129 [ _37 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129 [ _37 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1945:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 38 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 38 35 39 7 465 (nil) [3 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 7 (set (reg:SI 138)
        (const_int -3145841 [0xffffffffffcfff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 138))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 115 [ _3 ])
                    (const_int -3145841 [0xffffffffffcfff8f]))
                (nil)))))
(insn 45 44 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1969:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 132 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1970:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 466 (nil) [0 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:3 -1
     (nil))
(insn 53 52 54 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1974:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1976:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 133 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1977:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 -1
     (nil))
(insn 65 64 66 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 8 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 67 66 68 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1980:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg:SI 128 [ _17 ])
        (and:SI (reg:SI 127 [ _16 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 71 70 72 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1983:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 72 71 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 73 72 74 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(insn 74 73 76 8 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 74 77 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
        (nil)))
(debug_insn 77 76 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1985:3 -1
     (nil))
(debug_insn 78 77 6 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:3 -1
     (nil))
(insn 6 78 91 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1987:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 10
(code_label 91 6 90 9 467 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 79 9 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1939:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 7 80 10 464 (nil) [0 uses])
(note 80 79 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 10 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 86 85 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":1988:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigCommutEvent_IT (HAL_TIMEx_ConfigCommutEvent_IT, funcdef_no=356, decl_uid=9521, cgraph_uid=360, symbol_order=359)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


HAL_TIMEx_ConfigCommutEvent_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,3u,1e} r130={2d,1u} r131={1d,5u} r132={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} 
;;    total ref usage 153{57d,94u,2e} in 64{64 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 114[30,31] 115[32,32] 116[33,33] 117[34,34] 118[35,35] 119[36,36] 120[37,37] 121[38,38] 122[39,39] 123[40,40] 124[41,41] 125[42,42] 126[43,43] 127[44,44] 128[45,45] 129[46,46] 130[47,48] 131[49,49] 132[50,50] 133[51,51] 134[52,52] 135[53,53] 137[54,54] 138[55,55] 139[56,56] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 131 132 133 134
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 131 132 133 134
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;; rd  gen 	(5) 100[27],131[49],132[50],133[51],134[52]
;; rd  kill	(8) 100[24,25,26,27],131[49],132[50],133[51],134[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d28(bb 0 insn -1) }u13(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 100 [cc] 129 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc] 129 135
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;; rd  gen 	(3) 100[26],129[46],135[53]
;; rd  kill	(6) 100[24,25,26,27],129[46],135[53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; rd  out 	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d5(bb 0 insn -1) }u20(13){ d6(bb 0 insn -1) }u21(102){ d28(bb 0 insn -1) }u22(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;; rd  gen 	(1) 100[25]
;; rd  kill	(4) 100[24,25,26,27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; rd  out 	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d28(bb 0 insn -1) }u28(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 131 132 133
;; live  gen 	 100 [cc] 137
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;; rd  gen 	(2) 100[24],137[54]
;; rd  kill	(5) 100[24,25,26,27],137[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d28(bb 0 insn -1) }u36(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 114
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;; rd  gen 	(1) 114[31]
;; rd  kill	(2) 114[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],114[31],131[49],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 3 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d28(bb 0 insn -1) }u41(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132
;; lr  def 	 114 115 116 117 118 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 114 115 116 117 118 138
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],129[46],131[49],132[50],133[51]
;; rd  gen 	(6) 114[30],115[32],116[33],117[34],118[35],138[55]
;; rd  kill	(7) 114[30,31],115[32],116[33],117[34],118[35],138[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; rd  out 	(7) 7[5],13[6],102[28],103[29],114[30],131[49],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ d5(bb 0 insn -1) }u55(13){ d6(bb 0 insn -1) }u56(102){ d28(bb 0 insn -1) }u57(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; lr  def 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 131 133
;; live  gen 	 119 120 121 122 123 124 125 126 127 128 130 139
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],114[30,31],131[49],133[51]
;; rd  gen 	(12) 119[36],120[37],121[38],122[39],123[40],124[41],125[42],126[43],127[44],128[45],130[47],139[56]
;; rd  kill	(13) 119[36],120[37],121[38],122[39],123[40],124[41],125[42],126[43],127[44],128[45],130[47,48],139[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[5],13[6],102[28],103[29],130[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d28(bb 0 insn -1) }u85(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],131[49],132[50],133[51]
;; rd  gen 	(1) 130[48]
;; rd  kill	(2) 130[47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; rd  out 	(5) 7[5],13[6],102[28],103[29],130[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u86(7){ d5(bb 0 insn -1) }u87(13){ d6(bb 0 insn -1) }u88(102){ d28(bb 0 insn -1) }u89(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],130[47,48]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u92(0){ d0(bb 10 insn 85) }u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 85) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 76 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
  Adding insn 85 to worklist
Processing use of (reg 130 [ <retval> ]) in insn 85:
  Adding insn 7 to worklist
  Adding insn 6 to worklist
Processing use of (reg 139) in insn 6:
  Adding insn 74 to worklist
Processing use of (reg 0 r0) in insn 86:
Processing use of (reg 114 [ _2 ]) in insn 53:
  Adding insn 35 to worklist
  Adding insn 41 to worklist
Processing use of (reg 131 [ htim ]) in insn 41:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 131 [ htim ]) in insn 35:
Processing use of (reg 114 [ _2 ]) in insn 55:
Processing use of (reg 120 [ _9 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 119 [ _8 ]) in insn 54:
Processing use of (reg 114 [ _2 ]) in insn 57:
Processing use of (reg 114 [ _2 ]) in insn 59:
Processing use of (reg 122 [ _11 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 121 [ _10 ]) in insn 58:
Processing use of (reg 114 [ _2 ]) in insn 61:
Processing use of (reg 114 [ _2 ]) in insn 63:
Processing use of (reg 124 [ _13 ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 123 [ _12 ]) in insn 62:
Processing use of (reg 133 [ CommutationSource ]) in insn 62:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 114 [ _2 ]) in insn 65:
Processing use of (reg 114 [ _2 ]) in insn 67:
Processing use of (reg 126 [ _15 ]) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 125 [ _14 ]) in insn 66:
Processing use of (reg 114 [ _2 ]) in insn 69:
Processing use of (reg 114 [ _2 ]) in insn 71:
Processing use of (reg 128 [ _17 ]) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 127 [ _16 ]) in insn 70:
Processing use of (reg 131 [ htim ]) in insn 76:
Processing use of (subreg (reg 139) 0) in insn 76:
Processing use of (reg 114 [ _2 ]) in insn 42:
Processing use of (reg 114 [ _2 ]) in insn 45:
Processing use of (reg 116 [ _4 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 115 [ _3 ]) in insn 44:
Processing use of (reg 138) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 114 [ _2 ]) in insn 47:
Processing use of (reg 114 [ _2 ]) in insn 49:
Processing use of (reg 118 [ _6 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 117 [ _5 ]) in insn 48:
Processing use of (reg 132 [ InputTrigger ]) in insn 48:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 129 [ _37 ]) in insn 32:
  Adding insn 24 to worklist
Processing use of (reg 137) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 132 [ InputTrigger ]) in insn 24:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 129 [ _37 ]) in insn 28:
Processing use of (reg 131 [ htim ]) in insn 21:
Processing use of (subreg (reg 135) 0) in insn 21:
  Adding insn 19 to worklist
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 129 [ _37 ]) in insn 25:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 134 [ htim_22(D)->Lock ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 131 [ htim ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,3u,1e} r130={2d,1u} r131={1d,5u} r132={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} 
;;    total ref usage 153{57d,94u,2e} in 64{64 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 131 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 132 [ InputTrigger ])
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 133 [ CommutationSource ])
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2025:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2027:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2028:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 134 [ htim_22(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ htim_22(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ htim_22(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 91)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 135)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 135) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:3 -1
     (nil))
(insn 24 23 25 3 (set (reg:SI 129 [ _37 ])
        (and:SI (reg/v:SI 132 [ InputTrigger ])
            (const_int -49 [0xffffffffffffffcf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 90 {*arm_andsi3_insn}
     (nil))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2033:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2034:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 137)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _37 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 129 [ _37 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129 [ _37 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2036:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 38 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 38 35 39 7 483 (nil) [3 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 131 [ htim ]) [3 htim_22(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 7 (set (reg:SI 138)
        (const_int -3145841 [0xffffffffffcfff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 138))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 115 [ _3 ])
                    (const_int -3145841 [0xffffffffffcfff8f]))
                (nil)))))
(insn 45 44 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2060:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 132 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2061:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 484 (nil) [0 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:3 -1
     (nil))
(insn 53 52 54 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2065:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2067:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 133 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_57->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2068:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 -1
     (nil))
(insn 65 64 66 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 8 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 67 66 68 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2071:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (reg:SI 128 [ _17 ])
        (ior:SI (reg:SI 127 [ _16 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 71 70 72 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_57->DIER+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2074:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 72 71 73 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 73 72 74 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(insn 74 73 76 8 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 74 77 8 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ htim ])
                (const_int 60 [0x3c])) [0 htim_22(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ htim ])
        (nil)))
(debug_insn 77 76 78 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2076:3 -1
     (nil))
(debug_insn 78 77 6 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:3 -1
     (nil))
(insn 6 78 91 8 (set (reg:SI 130 [ <retval> ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2078:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 10
(code_label 91 6 90 9 485 (nil) [1 uses])
(note 90 91 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 79 9 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2030:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 7 80 10 482 (nil) [0 uses])
(note 80 79 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 10 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 86 85 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2079:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigCommutEvent_DMA (HAL_TIMEx_ConfigCommutEvent_DMA, funcdef_no=357, decl_uid=9525, cgraph_uid=361, symbol_order=360)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


HAL_TIMEx_ConfigCommutEvent_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,3u,1e} r131={2d,1u} r132={1d,6u} r133={1d,2u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u} 
;;    total ref usage 164{61d,101u,2e} in 74{74 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 114[30,31] 115[32,32] 116[33,33] 117[34,34] 118[35,35] 119[36,36] 120[37,37] 121[38,38] 122[39,39] 123[40,40] 124[41,41] 125[42,42] 126[43,43] 127[44,44] 128[45,45] 129[46,46] 130[47,47] 131[48,49] 132[50,50] 133[51,51] 134[52,52] 135[53,53] 136[54,54] 138[55,55] 139[56,56] 140[57,57] 141[58,58] 142[59,59] 143[60,60] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134 135
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 132 133 134 135
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;; rd  gen 	(5) 100[27],132[50],133[51],134[52],135[53]
;; rd  kill	(8) 100[24,25,26,27],132[50],133[51],134[52],135[53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; rd  out 	(7) 7[5],13[6],102[28],103[29],132[50],133[51],134[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d28(bb 0 insn -1) }u13(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 100 [cc] 130 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  gen 	 100 [cc] 130 136
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],132[50],133[51],134[52]
;; rd  gen 	(3) 100[26],130[47],136[54]
;; rd  kill	(6) 100[24,25,26,27],130[47],136[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[47],132[50],133[51],134[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ d5(bb 0 insn -1) }u20(13){ d6(bb 0 insn -1) }u21(102){ d28(bb 0 insn -1) }u22(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[47],132[50],133[51],134[52]
;; rd  gen 	(1) 100[25]
;; rd  kill	(4) 100[24,25,26,27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[47],132[50],133[51],134[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d28(bb 0 insn -1) }u28(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 132 133 134
;; live  gen 	 100 [cc] 138
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[47],132[50],133[51],134[52]
;; rd  gen 	(2) 100[24],138[55]
;; rd  kill	(5) 100[24,25,26,27],138[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; rd  out 	(7) 7[5],13[6],102[28],103[29],132[50],133[51],134[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d28(bb 0 insn -1) }u36(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 134
;; live  gen 	 114
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],132[50],133[51],134[52]
;; rd  gen 	(1) 114[31]
;; rd  kill	(2) 114[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; rd  out 	(7) 7[5],13[6],102[28],103[29],114[31],132[50],134[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 3 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d28(bb 0 insn -1) }u41(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133
;; lr  def 	 114 115 116 117 118 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 133 134
;; live  gen 	 114 115 116 117 118 139
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[47],132[50],133[51],134[52]
;; rd  gen 	(6) 114[30],115[32],116[33],117[34],118[35],139[56]
;; rd  kill	(7) 114[30,31],115[32],116[33],117[34],118[35],139[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; rd  out 	(7) 7[5],13[6],102[28],103[29],114[30],132[50],134[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ d5(bb 0 insn -1) }u55(13){ d6(bb 0 insn -1) }u56(102){ d28(bb 0 insn -1) }u57(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; lr  def 	 119 120 121 122 123 124 125 126 127 128 129 131 140 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 132 134
;; live  gen 	 119 120 121 122 123 124 125 126 127 128 129 131 140 141 142 143
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],114[30,31],132[50],134[52]
;; rd  gen 	(16) 119[36],120[37],121[38],122[39],123[40],124[41],125[42],126[43],127[44],128[45],129[46],131[48],140[57],141[58],142[59],143[60]
;; rd  kill	(17) 119[36],120[37],121[38],122[39],123[40],124[41],125[42],126[43],127[44],128[45],129[46],131[48,49],140[57],141[58],142[59],143[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[28],103[29],131[48]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d28(bb 0 insn -1) }u92(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 131
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],132[50],133[51],134[52]
;; rd  gen 	(1) 131[49]
;; rd  kill	(2) 131[48,49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[5],13[6],102[28],103[29],131[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d28(bb 0 insn -1) }u96(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],131[48,49]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u99(0){ d0(bb 10 insn 95) }u100(7){ d5(bb 0 insn -1) }u101(13){ d6(bb 0 insn -1) }u102(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 10 insn 95) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 96 to worklist
Finished finding needed instructions:
  Adding insn 95 to worklist
Processing use of (reg 131 [ <retval> ]) in insn 95:
  Adding insn 7 to worklist
  Adding insn 6 to worklist
Processing use of (reg 143) in insn 6:
  Adding insn 84 to worklist
Processing use of (reg 0 r0) in insn 96:
Processing use of (reg 114 [ _2 ]) in insn 53:
  Adding insn 35 to worklist
  Adding insn 41 to worklist
Processing use of (reg 132 [ htim ]) in insn 41:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 132 [ htim ]) in insn 35:
Processing use of (reg 114 [ _2 ]) in insn 55:
Processing use of (reg 120 [ _9 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 119 [ _8 ]) in insn 54:
Processing use of (reg 114 [ _2 ]) in insn 57:
Processing use of (reg 114 [ _2 ]) in insn 59:
Processing use of (reg 122 [ _11 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 121 [ _10 ]) in insn 58:
Processing use of (reg 114 [ _2 ]) in insn 61:
Processing use of (reg 114 [ _2 ]) in insn 63:
Processing use of (reg 124 [ _13 ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 123 [ _12 ]) in insn 62:
Processing use of (reg 134 [ CommutationSource ]) in insn 62:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 125 [ _14 ]) in insn 67:
  Adding insn 65 to worklist
Processing use of (reg 140) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 132 [ htim ]) in insn 65:
Processing use of (reg 125 [ _14 ]) in insn 70:
Processing use of (reg 141) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 125 [ _14 ]) in insn 73:
Processing use of (reg 142) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 114 [ _2 ]) in insn 75:
Processing use of (reg 114 [ _2 ]) in insn 77:
Processing use of (reg 127 [ _16 ]) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 126 [ _15 ]) in insn 76:
Processing use of (reg 114 [ _2 ]) in insn 79:
Processing use of (reg 114 [ _2 ]) in insn 81:
Processing use of (reg 129 [ _18 ]) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 128 [ _17 ]) in insn 80:
Processing use of (reg 132 [ htim ]) in insn 86:
Processing use of (subreg (reg 143) 0) in insn 86:
Processing use of (reg 114 [ _2 ]) in insn 42:
Processing use of (reg 114 [ _2 ]) in insn 45:
Processing use of (reg 116 [ _4 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 115 [ _3 ]) in insn 44:
Processing use of (reg 139) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 114 [ _2 ]) in insn 47:
Processing use of (reg 114 [ _2 ]) in insn 49:
Processing use of (reg 118 [ _6 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 117 [ _5 ]) in insn 48:
Processing use of (reg 133 [ InputTrigger ]) in insn 48:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 130 [ _38 ]) in insn 32:
  Adding insn 24 to worklist
Processing use of (reg 138) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 133 [ InputTrigger ]) in insn 24:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 130 [ _38 ]) in insn 28:
Processing use of (reg 132 [ htim ]) in insn 21:
Processing use of (subreg (reg 136) 0) in insn 21:
  Adding insn 19 to worklist
Processing use of (reg 100 cc) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 130 [ _38 ]) in insn 25:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 135 [ htim_23(D)->Lock ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 132 [ htim ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigCommutEvent_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,10u} r103={1d,9u} r114={2d,14u} r115={1d,1u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,3u,1e} r131={2d,1u} r132={1d,6u} r133={1d,2u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,2u} 
;;    total ref usage 164{61d,101u,2e} in 74{74 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 132 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 133 [ InputTrigger ])
        (reg:SI 1 r1 [ InputTrigger ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ InputTrigger ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 134 [ CommutationSource ])
        (reg:SI 2 r2 [ CommutationSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2117:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ CommutationSource ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2119:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2120:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 135 [ htim_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ htim_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ htim_23(D)->Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 101)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(insn 19 18 21 3 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 19 22 3 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:3 -1
     (nil))
(insn 24 23 25 3 (set (reg:SI 130 [ _38 ])
        (and:SI (reg/v:SI 133 [ InputTrigger ])
            (const_int -49 [0xffffffffffffffcf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 90 {*arm_andsi3_insn}
     (nil))
(insn 25 24 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _38 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2125:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _38 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2126:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 138)
        (const_int 1048640 [0x100040])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _38 ])
            (reg:SI 138))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 130 [ _38 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 130 [ _38 ])
                    (const_int 1048640 [0x100040]))
                (nil)))))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2128:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 38)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 38 6 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 132 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 38 35 39 7 501 (nil) [3 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:5 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 132 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 7 (set (reg:SI 139)
        (const_int -3145841 [0xffffffffffcfff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 7 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 115 [ _3 ])
                    (const_int -3145841 [0xffffffffffcfff8f]))
                (nil)))))
(insn 45 44 46 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2152:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 133 [ InputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 133 [ InputTrigger ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 49 48 50 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2153:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(code_label 50 49 51 8 502 (nil) [0 uses])
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:3 -1
     (nil))
(insn 53 52 54 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 8 (set (reg:SI 120 [ _9 ])
        (ior:SI (reg:SI 119 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 55 54 56 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2157:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:3 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 59 58 60 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2159:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:3 -1
     (nil))
(insn 61 60 62 8 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 8 (set (reg:SI 124 [ _13 ])
        (ior:SI (reg:SI 123 [ _12 ])
            (reg/v:SI 134 [ CommutationSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ CommutationSource ])
        (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
            (nil))))
(insn 63 62 64 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 prephitmp_51->CR2+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2160:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:3 -1
     (nil))
(insn 65 64 66 8 (set (reg/f:SI 125 [ _14 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 52 [0x34])) [5 htim_23(D)->hdma[5]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 8 (set (reg/f:SI 140)
        (symbol_ref:SI ("TIMEx_DMACommutationCplt") [flags 0x3]  <function_decl 0000000006c01900 TIMEx_DMACommutationCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 44 [0x2c])) [10 _14->XferCpltCallback+0 S4 A32])
        (reg/f:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2164:56 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))
(debug_insn 68 67 69 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:3 -1
     (nil))
(insn 69 68 70 8 (set (reg/f:SI 141)
        (symbol_ref:SI ("TIMEx_DMACommutationHalfCplt") [flags 0x3]  <function_decl 0000000006c01a00 TIMEx_DMACommutationHalfCplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 48 [0x30])) [10 _14->XferHalfCpltCallback+0 S4 A32])
        (reg/f:SI 141)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2165:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (nil)))
(debug_insn 71 70 72 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:3 -1
     (nil))
(insn 72 71 73 8 (set (reg/f:SI 142)
        (symbol_ref:SI ("TIM_DMAError") [flags 0x41]  <function_decl 0000000006bc6f00 TIM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 8 (set (mem/f:SI (plus:SI (reg/f:SI 125 [ _14 ])
                (const_int 52 [0x34])) [10 _14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2167:57 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 125 [ _14 ])
            (nil))))
(debug_insn 74 73 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 -1
     (nil))
(insn 75 74 76 8 (set (reg:SI 126 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 8 (set (reg:SI 127 [ _16 ])
        (and:SI (reg:SI 126 [ _15 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 77 76 78 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2170:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(debug_insn 78 77 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 -1
     (nil))
(insn 79 78 80 8 (set (reg:SI 128 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 8 (set (reg:SI 129 [ _18 ])
        (ior:SI (reg:SI 128 [ _17 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (nil)))
(insn 81 80 82 8 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 12 [0xc])) [1 prephitmp_51->DIER+0 S4 A32])
        (reg:SI 129 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2173:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 82 81 83 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 83 82 84 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(insn 84 83 86 8 (set (reg:SI 143)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 84 87 8 (set (mem:QI (plus:SI (reg/v/f:SI 132 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ htim ])
        (nil)))
(debug_insn 87 86 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2175:3 -1
     (nil))
(debug_insn 88 87 6 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:3 -1
     (nil))
(insn 6 88 101 8 (set (reg:SI 131 [ <retval> ])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2177:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 10
(code_label 101 6 100 9 503 (nil) [1 uses])
(note 100 101 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 100 89 9 (set (reg:SI 131 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2122:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 89 7 90 10 500 (nil) [0 uses])
(note 90 89 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 95 90 96 10 (set (reg/i:SI 0 r0)
        (reg:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ <retval> ])
        (nil)))
(insn 96 95 0 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2178:1 -1
     (nil))

;; Function HAL_TIMEx_MasterConfigSynchronization (HAL_TIMEx_MasterConfigSynchronization, funcdef_no=358, decl_uid=9528, cgraph_uid=362, symbol_order=361)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 30 count 20 (    1)


HAL_TIMEx_MasterConfigSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,19u} r13={1d,19u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,19u} r103={1d,18u} r114={1d,16u,9e} r117={1d,5u,1e} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,2u,1e} r123={1d,2u} r124={1d,2u} r125={1d,2u} r126={1d,2u} r127={1d,2u} r130={1d,2u,1e} r131={1d,2u} r132={1d,2u} r134={1d,2u} r135={2d,1u} r136={1d,5u} r137={1d,6u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 262{78d,172u,12e} in 127{127 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,34] 102[35,35] 103[36,36] 114[37,37] 117[38,38] 118[39,39] 119[40,40] 120[41,41] 122[42,42] 123[43,43] 124[44,44] 125[45,45] 126[46,46] 127[47,47] 130[48,48] 131[49,49] 132[50,50] 134[51,51] 135[52,53] 136[54,54] 137[55,55] 138[56,56] 139[57,57] 141[58,58] 142[59,59] 143[60,60] 144[61,61] 145[62,62] 146[63,63] 147[64,64] 148[65,65] 149[66,66] 150[67,67] 151[68,68] 153[69,69] 156[70,70] 157[71,71] 158[72,72] 159[73,73] 160[74,74] 161[75,75] 162[76,76] 163[77,77] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d35(102){ }d36(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[35],103[36]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[35],103[36]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[35],103[36]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 15 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d35(bb 0 insn -1) }u3(103){ d36(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 136 137 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 136 137 138
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[35],103[36]
;; rd  gen 	(4) 100[34],136[54],137[55],138[56]
;; rd  kill	(14) 100[24,25,26,27,28,29,30,31,32,33,34],136[54],137[55],138[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
;; rd  out 	(6) 7[5],13[6],102[35],103[36],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 2 )->[3]->( 18 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d35(bb 0 insn -1) }u12(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 114 117 118 139 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 137
;; live  gen 	 100 [cc] 114 117 118 139 141
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[35],103[36],136[54],137[55]
;; rd  gen 	(6) 100[33],114[37],117[38],118[39],139[57],141[58]
;; rd  kill	(16) 100[24,25,26,27,28,29,30,31,32,33,34],114[37],117[38],118[39],139[57],141[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; rd  out 	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 3 )->[4]->( 17 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(7){ d5(bb 0 insn -1) }u25(13){ d6(bb 0 insn -1) }u26(102){ d35(bb 0 insn -1) }u27(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 100 [cc] 142
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;; rd  gen 	(2) 100[32],142[59]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],142[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; rd  out 	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 4 )->[5]->( 17 16 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d35(bb 0 insn -1) }u35(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 100 [cc] 143
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;; rd  gen 	(2) 100[31],143[60]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],143[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; rd  out 	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 17 16 )->[6]->( 13 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ d5(bb 0 insn -1) }u41(13){ d6(bb 0 insn -1) }u42(102){ d35(bb 0 insn -1) }u43(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(1) 100[30]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31,32,33,34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 6 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u46(7){ d5(bb 0 insn -1) }u47(13){ d6(bb 0 insn -1) }u48(102){ d35(bb 0 insn -1) }u49(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 144
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(2) 100[29],144[61]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],144[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 7 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ d5(bb 0 insn -1) }u55(13){ d6(bb 0 insn -1) }u56(102){ d35(bb 0 insn -1) }u57(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 145
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(2) 100[28],145[62]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],145[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 8 )->[9]->( 13 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ d5(bb 0 insn -1) }u63(13){ d6(bb 0 insn -1) }u64(102){ d35(bb 0 insn -1) }u65(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 146
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(2) 100[27],146[63]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],146[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 9 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d35(bb 0 insn -1) }u73(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 147
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(2) 100[26],147[64]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],147[64]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 10 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d35(bb 0 insn -1) }u81(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 148
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(2) 100[25],148[65]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],148[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u86(7){ d5(bb 0 insn -1) }u87(13){ d6(bb 0 insn -1) }u88(102){ d35(bb 0 insn -1) }u89(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 100 [cc] 149
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(2) 100[24],149[66]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33,34],149[66]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 11 18 9 10 8 7 6 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u94(7){ d5(bb 0 insn -1) }u95(13){ d6(bb 0 insn -1) }u96(102){ d35(bb 0 insn -1) }u97(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 137
;; lr  def 	 119 120 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  gen 	 119 120 150
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(3) 119[40],120[41],150[67]
;; rd  kill	(3) 119[40],120[41],150[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; rd  out 	(5) 7[5],13[6],102[35],103[36],136[54]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 13 12 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u106(7){ d5(bb 0 insn -1) }u107(13){ d6(bb 0 insn -1) }u108(102){ d35(bb 0 insn -1) }u109(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 135 151 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 135 151 153
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;; rd  gen 	(3) 135[52],151[68],153[69]
;; rd  kill	(4) 135[52,53],151[68],153[69]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[5],13[6],102[35],103[36],135[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 2 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u115(7){ d5(bb 0 insn -1) }u116(13){ d6(bb 0 insn -1) }u117(102){ d35(bb 0 insn -1) }u118(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 135
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[35],103[36],136[54],137[55]
;; rd  gen 	(1) 135[53]
;; rd  kill	(2) 135[52,53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[5],13[6],102[35],103[36],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 5 )->[16]->( 6 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u119(7){ d5(bb 0 insn -1) }u120(13){ d6(bb 0 insn -1) }u121(102){ d35(bb 0 insn -1) }u122(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 137
;; lr  def 	 132 134 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 132 134 156 157
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;; rd  gen 	(4) 132[50],134[51],156[70],157[71]
;; rd  kill	(4) 132[50],134[51],156[70],157[71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 4 5 )->[17]->( 6 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u134(7){ d5(bb 0 insn -1) }u135(13){ d6(bb 0 insn -1) }u136(102){ d35(bb 0 insn -1) }u137(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 137
;; lr  def 	 124 125 130 131 158 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 124 125 130 131 158 159 160
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;; rd  gen 	(7) 124[44],125[45],130[48],131[49],158[72],159[73],160[74]
;; rd  kill	(7) 124[44],125[45],130[48],131[49],158[72],159[73],160[74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 3 )->[18]->( 13 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u154(7){ d5(bb 0 insn -1) }u155(13){ d6(bb 0 insn -1) }u156(102){ d35(bb 0 insn -1) }u157(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 137
;; lr  def 	 122 123 126 127 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 117 118 136 137
;; live  gen 	 122 123 126 127 161 162 163
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[35],103[36],114[37],117[38],118[39],136[54],137[55]
;; rd  gen 	(7) 122[42],123[43],126[46],127[47],161[75],162[76],163[77]
;; rd  kill	(7) 122[42],123[43],126[46],127[47],161[75],162[76],163[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 136 137
;; rd  out 	(8) 7[5],13[6],102[35],103[36],114[37],118[39],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 15 14 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u174(7){ d5(bb 0 insn -1) }u175(13){ d6(bb 0 insn -1) }u176(102){ d35(bb 0 insn -1) }u177(103){ d36(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[35],103[36],135[52,53]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[35],103[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }
;;   reg 103 { d36(bb 0 insn -1) }

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u180(0){ d0(bb 19 insn 170) }u181(7){ d5(bb 0 insn -1) }u182(13){ d6(bb 0 insn -1) }u183(102){ d35(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[35],103[36]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 19 insn 170) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d35(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 36 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 40 to worklist
  Adding insn 44 to worklist
  Adding insn 51 to worklist
  Adding insn 55 to worklist
  Adding insn 59 to worklist
  Adding insn 63 to worklist
  Adding insn 67 to worklist
  Adding insn 71 to worklist
  Adding insn 75 to worklist
  Adding insn 86 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 117 to worklist
  Adding insn 141 to worklist
  Adding insn 165 to worklist
  Adding insn 171 to worklist
Finished finding needed instructions:
  Adding insn 170 to worklist
Processing use of (reg 135 [ <retval> ]) in insn 170:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 153) in insn 5:
  Adding insn 95 to worklist
Processing use of (reg 0 r0) in insn 171:
Processing use of (reg 114 [ _2 ]) in insn 165:
  Adding insn 27 to worklist
Processing use of (reg 126 [ tmpcr2 ]) in insn 165:
  Adding insn 161 to worklist
Processing use of (reg 127 [ tmpcr2 ]) in insn 161:
  Adding insn 157 to worklist
Processing use of (reg 163 [ sMasterConfig_16(D)->MasterOutputTrigger ]) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 137 [ sMasterConfig ]) in insn 160:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 122 [ tmpcr2 ]) in insn 157:
  Adding insn 153 to worklist
Processing use of (reg 162) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 123 [ tmpcr2 ]) in insn 153:
  Adding insn 149 to worklist
Processing use of (reg 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 137 [ sMasterConfig ]) in insn 152:
Processing use of (reg 117 [ tmpcr2 ]) in insn 149:
Processing use of (reg 136 [ htim ]) in insn 27:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 141:
Processing use of (reg 124 [ tmpcr2 ]) in insn 141:
  Adding insn 138 to worklist
Processing use of (reg 125 [ tmpcr2 ]) in insn 138:
  Adding insn 134 to worklist
Processing use of (reg 160 [ sMasterConfig_16(D)->MasterOutputTrigger ]) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 137 [ sMasterConfig ]) in insn 137:
Processing use of (reg 130 [ tmpcr2 ]) in insn 134:
  Adding insn 130 to worklist
Processing use of (reg 159) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 131 [ tmpcr2 ]) in insn 130:
  Adding insn 126 to worklist
Processing use of (reg 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 137 [ sMasterConfig ]) in insn 129:
Processing use of (reg 117 [ tmpcr2 ]) in insn 126:
Processing use of (reg 114 [ _2 ]) in insn 117:
Processing use of (reg 134 [ tmpcr2 ]) in insn 117:
  Adding insn 114 to worklist
Processing use of (reg 132 [ tmpcr2 ]) in insn 114:
  Adding insn 110 to worklist
Processing use of (reg 157 [ sMasterConfig_16(D)->MasterOutputTrigger ]) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 137 [ sMasterConfig ]) in insn 113:
Processing use of (reg 117 [ tmpcr2 ]) in insn 110:
Processing use of (reg 156) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 136 [ htim ]) in insn 92:
Processing use of (subreg (reg 151) 0) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 136 [ htim ]) in insn 97:
Processing use of (subreg (reg 153) 0) in insn 97:
Processing use of (reg 114 [ _2 ]) in insn 86:
Processing use of (reg 120 [ tmpsmcr ]) in insn 86:
  Adding insn 83 to worklist
Processing use of (reg 119 [ tmpsmcr ]) in insn 83:
  Adding insn 79 to worklist
Processing use of (reg 150 [ sMasterConfig_16(D)->MasterSlaveMode ]) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 137 [ sMasterConfig ]) in insn 82:
Processing use of (reg 118 [ tmpsmcr ]) in insn 79:
Processing use of (reg 100 cc) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 114 [ _2 ]) in insn 74:
Processing use of (reg 149) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 114 [ _2 ]) in insn 70:
Processing use of (reg 148) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 100 cc) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 114 [ _2 ]) in insn 66:
Processing use of (reg 147) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 100 cc) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 114 [ _2 ]) in insn 62:
Processing use of (reg 146) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 100 cc) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 114 [ _2 ]) in insn 58:
Processing use of (reg 145) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 100 cc) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 114 [ _2 ]) in insn 54:
Processing use of (reg 144) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 114 [ _2 ]) in insn 50:
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 114 [ _2 ]) in insn 43:
Processing use of (reg 143) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 100 cc) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 114 [ _2 ]) in insn 39:
Processing use of (reg 142) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 136 [ htim ]) in insn 25:
Processing use of (subreg (reg 139) 0) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 114 [ _2 ]) in insn 28:
Processing use of (reg 114 [ _2 ]) in insn 31:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 114 [ _2 ]) in insn 35:
Processing use of (reg 141) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 138 [ htim_11(D)->Lock ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 136 [ htim ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_MasterConfigSynchronization

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,19u} r13={1d,19u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,19u} r103={1d,18u} r114={1d,16u,9e} r117={1d,5u,1e} r118={1d,2u} r119={1d,2u} r120={1d,2u} r122={1d,2u,1e} r123={1d,2u} r124={1d,2u} r125={1d,2u} r126={1d,2u} r127={1d,2u} r130={1d,2u,1e} r131={1d,2u} r132={1d,2u} r134={1d,2u} r135={2d,1u} r136={1d,5u} r137={1d,6u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,2u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 262{78d,172u,12e} in 127{127 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 136 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 137 [ sMasterConfig ])
        (reg:SI 1 r1 [ sMasterConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sMasterConfig ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2191:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2192:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2195:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2196:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2197:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 138 [ htim_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_11(D)->Lock ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 176)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:3 -1
     (nil))
(insn 23 22 25 3 (set (reg:SI 139)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2203:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:3 -1
     (nil))
(insn 27 26 28 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 136 [ htim ]) [3 htim_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg/v:SI 117 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpcr2 (reg/v:SI 117 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2206:10 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:3 -1
     (nil))
(insn 31 30 32 3 (set (reg/v:SI 118 [ tmpsmcr ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 33 3 (var_location:SI tmpsmcr (reg/v:SI 118 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2209:11 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:3 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 141)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 145)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (set (reg:SI 142)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 122)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 5 (set (reg:SI 143)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 44 43 119 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2212:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 122)
      ; pc falls through to BB 16
(code_label 119 44 48 6 520 (nil) [0 uses])
(note 48 119 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 6 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(insn 50 49 51 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 7 (set (reg:SI 144)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 7 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 8 (set (reg:SI 145)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 59 58 60 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 9 (set (reg:SI 146)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 9 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 63 62 64 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 10 (set (reg:SI 147)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 10 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 67 66 68 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 68 67 69 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 11 (set (reg:SI 148)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 11 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 71 70 72 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 72 71 73 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 12 (set (reg:SI 149)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 12 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 75 74 76 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 87)
(code_label 76 75 77 13 518 (nil) [6 uses])
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:5 -1
     (nil))
(insn 79 78 80 13 (set (reg/v:SI 119 [ tmpsmcr ])
        (and:SI (reg/v:SI 118 [ tmpsmcr ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 118 [ tmpsmcr ])
        (nil)))
(debug_insn 80 79 81 13 (var_location:SI tmpsmcr (reg/v:SI 119 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2234:13 -1
     (nil))
(debug_insn 81 80 82 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:5 -1
     (nil))
(insn 82 81 83 13 (set (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 8 [0x8])) [1 sMasterConfig_16(D)->MasterSlaveMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ sMasterConfig ])
        (nil)))
(insn 83 82 84 13 (set (reg/v:SI 120 [ tmpsmcr ])
        (ior:SI (reg/v:SI 119 [ tmpsmcr ])
            (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ sMasterConfig_16(D)->MasterSlaveMode ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ tmpsmcr ])
            (nil))))
(debug_insn 84 83 85 13 (var_location:SI tmpsmcr (reg/v:SI 120 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2236:13 -1
     (nil))
(debug_insn 85 84 86 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:5 -1
     (nil))
(insn 86 85 87 13 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 8 [0x8])) [1 _2->SMCR+0 S4 A32])
        (reg/v:SI 120 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2239:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 120 [ tmpsmcr ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 87 86 88 14 519 (nil) [1 uses])
(note 88 87 89 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:3 -1
     (nil))
(insn 90 89 92 14 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 90 93 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 61 [0x3d])) [0 htim_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 151) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2243:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 93 92 94 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 94 93 95 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(insn 95 94 97 14 (set (reg:SI 153)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 14 (set (mem:QI (plus:SI (reg/v/f:SI 136 [ htim ])
                (const_int 60 [0x3c])) [0 htim_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 153) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 136 [ htim ])
        (nil)))
(debug_insn 98 97 99 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2245:3 -1
     (nil))
(debug_insn 99 98 5 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:3 -1
     (nil))
(insn 5 99 176 14 (set (reg:SI 135 [ <retval> ])
        (reg:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2247:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 19
(code_label 176 5 175 15 521 (nil) [1 uses])
(note 175 176 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 175 106 15 (set (reg:SI 135 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2200:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(note 106 6 107 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 107 106 108 16 (var_location:SI tmpcr2 (reg/v:SI 117 [ tmpcr2 ])) -1
     (nil))
(debug_insn 108 107 109 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 109 108 110 16 (set (reg:SI 156)
        (const_int -33554545 [0xfffffffffdffff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 16 (set (reg/v:SI 132 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 117 [ tmpcr2 ])
                    (const_int -33554545 [0xfffffffffdffff8f]))
                (nil)))))
(debug_insn 111 110 112 16 (var_location:SI tmpcr2 (reg/v:SI 132 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 112 111 113 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 113 112 114 16 (set (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 16 (set (reg/v:SI 134 [ tmpcr2 ])
        (ior:SI (reg/v:SI 132 [ tmpcr2 ])
            (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 132 [ tmpcr2 ])
            (nil))))
(debug_insn 115 114 116 16 (var_location:SI tmpcr2 (reg/v:SI 134 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 116 115 117 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 117 116 118 16 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])
        (reg/v:SI 134 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpcr2 ])
        (nil)))
(debug_insn 118 117 122 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
      ; pc falls through to BB 6
(code_label 122 118 123 17 516 (nil) [2 uses])
(note 123 122 124 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 125 124 126 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 126 125 127 17 (set (reg/v:SI 131 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(debug_insn 127 126 128 17 (var_location:SI tmpcr2 (reg/v:SI 131 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 128 127 129 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 129 128 130 17 (set (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 17 (set (reg/v:SI 130 [ tmpcr2 ])
        (ior:SI (reg/v:SI 131 [ tmpcr2 ])
            (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (expr_list:REG_DEAD (reg/v:SI 131 [ tmpcr2 ])
            (nil))))
(debug_insn 131 130 132 17 (var_location:SI tmpcr2 (reg/v:SI 130 [ tmpcr2 ])) -1
     (nil))
(debug_insn 132 131 133 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 133 132 134 17 (set (reg:SI 159)
        (const_int -33554545 [0xfffffffffdffff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 17 (set (reg/v:SI 125 [ tmpcr2 ])
        (and:SI (reg/v:SI 130 [ tmpcr2 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/v:SI 130 [ tmpcr2 ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 130 [ tmpcr2 ])
                    (const_int -33554545 [0xfffffffffdffff8f]))
                (nil)))))
(debug_insn 135 134 136 17 (var_location:SI tmpcr2 (reg/v:SI 125 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 136 135 137 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 137 136 138 17 (set (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 137 139 17 (set (reg/v:SI 124 [ tmpcr2 ])
        (ior:SI (reg/v:SI 125 [ tmpcr2 ])
            (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 125 [ tmpcr2 ])
            (nil))))
(debug_insn 139 138 140 17 (var_location:SI tmpcr2 (reg/v:SI 124 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 140 139 141 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 141 140 142 17 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 _2->CR2+0 S4 A32])
        (reg/v:SI 124 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ tmpcr2 ])
        (nil)))
(debug_insn 142 141 145 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
      ; pc falls through to BB 6
(code_label 145 142 146 18 515 (nil) [1 uses])
(note 146 145 147 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2215:5 -1
     (nil))
(debug_insn 148 147 149 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:5 -1
     (nil))
(insn 149 148 150 18 (set (reg/v:SI 123 [ tmpcr2 ])
        (and:SI (reg/v:SI 117 [ tmpcr2 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ tmpcr2 ])
        (nil)))
(debug_insn 150 149 151 18 (var_location:SI tmpcr2 (reg/v:SI 123 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2218:12 -1
     (nil))
(debug_insn 151 150 152 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:5 -1
     (nil))
(insn 152 151 153 18 (set (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (mem:SI (plus:SI (reg/v/f:SI 137 [ sMasterConfig ])
                (const_int 4 [0x4])) [1 sMasterConfig_16(D)->MasterOutputTrigger2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 154 18 (set (reg/v:SI 122 [ tmpcr2 ])
        (ior:SI (reg/v:SI 123 [ tmpcr2 ])
            (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2220:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ sMasterConfig_16(D)->MasterOutputTrigger2 ])
        (expr_list:REG_DEAD (reg/v:SI 123 [ tmpcr2 ])
            (nil))))
(debug_insn 154 153 155 18 (var_location:SI tmpcr2 (reg/v:SI 122 [ tmpcr2 ])) -1
     (nil))
(debug_insn 155 154 156 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:3 -1
     (nil))
(insn 156 155 157 18 (set (reg:SI 162)
        (const_int -33554545 [0xfffffffffdffff8f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 158 18 (set (reg/v:SI 127 [ tmpcr2 ])
        (and:SI (reg/v:SI 122 [ tmpcr2 ])
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/v:SI 122 [ tmpcr2 ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 122 [ tmpcr2 ])
                    (const_int -33554545 [0xfffffffffdffff8f]))
                (nil)))))
(debug_insn 158 157 159 18 (var_location:SI tmpcr2 (reg/v:SI 127 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2224:10 -1
     (nil))
(debug_insn 159 158 160 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:3 -1
     (nil))
(insn 160 159 161 18 (set (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (mem:SI (reg/v/f:SI 137 [ sMasterConfig ]) [1 sMasterConfig_16(D)->MasterOutputTrigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 160 162 18 (set (reg/v:SI 126 [ tmpcr2 ])
        (ior:SI (reg/v:SI 127 [ tmpcr2 ])
            (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ sMasterConfig_16(D)->MasterOutputTrigger ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ tmpcr2 ])
            (nil))))
(debug_insn 162 161 163 18 (var_location:SI tmpcr2 (reg/v:SI 126 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2226:10 -1
     (nil))
(debug_insn 163 162 165 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:3 -1
     (nil))
(insn 165 163 166 18 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073818624B].CR2+0 S4 A32])
        (reg/v:SI 126 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2229:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ tmpcr2 ])
        (nil)))
(debug_insn 166 165 172 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2231:3 -1
     (nil))
      ; pc falls through to BB 13
(note 172 166 170 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 170 172 171 19 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ <retval> ])
        (nil)))
(insn 171 170 0 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2248:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigBreakDeadTime (HAL_TIMEx_ConfigBreakDeadTime, funcdef_no=359, decl_uid=9531, cgraph_uid=363, symbol_order=362)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 16 count 13 (    1)


HAL_TIMEx_ConfigBreakDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,12u} r103={1d,11u} r117={1d,2u} r119={1d,2u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r127={1d,1u} r130={1d,4u,3e} r132={1d,2u} r134={1d,1u} r137={1d,1u} r140={2d,7u} r147={1d,2u} r152={1d,3u} r155={1d,2u} r156={1d,1u} r160={1d,3u} r161={1d,2u} r165={1d,2u} r168={1d,1u} r170={3d,6u} r173={1d,3u} r175={1d,2u} r177={2d,1u} r178={1d,3u} r179={1d,41u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} 
;;    total ref usage 308{105d,200u,3e} in 176{176 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 117[30,30] 119[31,31] 121[32,32] 123[33,33] 125[34,34] 127[35,35] 130[36,36] 132[37,37] 134[38,38] 137[39,39] 140[40,41] 147[42,42] 152[43,43] 155[44,44] 156[45,45] 160[46,46] 161[47,47] 165[48,48] 168[49,49] 170[50,52] 173[53,53] 175[54,54] 177[55,56] 178[57,57] 179[58,58] 180[59,59] 181[60,60] 182[61,61] 183[62,62] 184[63,63] 185[64,64] 186[65,65] 187[66,66] 188[67,67] 189[68,68] 190[69,69] 191[70,70] 192[71,71] 193[72,72] 194[73,73] 195[74,74] 196[75,75] 197[76,76] 198[77,77] 199[78,78] 200[79,79] 201[80,80] 204[81,81] 205[82,82] 206[83,83] 207[84,84] 208[85,85] 209[86,86] 210[87,87] 211[88,88] 212[89,89] 213[90,90] 214[91,91] 215[92,92] 216[93,93] 217[94,94] 218[95,95] 219[96,96] 220[97,97] 221[98,98] 222[99,99] 223[100,100] 224[101,101] 225[102,102] 226[103,103] 227[104,104] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 178 179 180
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 178 179 180
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[28],103[29]
;; rd  gen 	(4) 100[27],178[57],179[58],180[59]
;; rd  kill	(7) 100[24,25,26,27],178[57],179[58],180[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; rd  out 	(6) 7[5],13[6],102[28],103[29],178[57],179[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d28(bb 0 insn -1) }u12(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  def 	 100 [cc] 117 119 121 123 125 127 130 140 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; live  gen 	 100 [cc] 117 119 121 123 125 127 130 140 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],178[57],179[58]
;; rd  gen 	(26) 100[26],117[30],119[31],121[32],123[33],125[34],127[35],130[36],140[41],181[60],182[61],183[62],184[63],185[64],186[65],187[66],188[67],189[68],190[69],191[70],192[71],193[72],194[73],195[74],196[75],197[76]
;; rd  kill	(30) 100[24,25,26,27],117[30],119[31],121[32],123[33],125[34],127[35],130[36],140[40,41],181[60],182[61],183[62],184[63],185[64],186[65],187[66],188[67],189[68],190[69],191[70],192[71],193[72],194[73],195[74],196[75],197[76]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 11 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u62(7){ d5(bb 0 insn -1) }u63(13){ d6(bb 0 insn -1) }u64(102){ d28(bb 0 insn -1) }u65(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 100 [cc] 198
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;; rd  gen 	(2) 100[25],198[77]
;; rd  kill	(5) 100[24,25,26,27],198[77]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 10 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d28(bb 0 insn -1) }u73(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 100 [cc] 199
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;; rd  gen 	(2) 100[24],199[78]
;; rd  kill	(5) 100[24,25,26,27],199[78]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 11 9 10 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d28(bb 0 insn -1) }u81(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 170 179
;; lr  def 	 137 140 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  gen 	 137 140 200
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[28],103[29],130[36],170[50,51,52],178[57],179[58]
;; rd  gen 	(3) 137[39],140[40],200[79]
;; rd  kill	(4) 137[39],140[40,41],200[79]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; rd  out 	(7) 7[5],13[6],102[28],103[29],130[36],140[40],178[57]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 6 5 )->[7]->( 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u87(7){ d5(bb 0 insn -1) }u88(13){ d6(bb 0 insn -1) }u89(102){ d28(bb 0 insn -1) }u90(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; lr  def 	 177 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178
;; live  gen 	 177 201
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],130[36],140[40,41],178[57],179[58]
;; rd  gen 	(2) 177[55],201[80]
;; rd  kill	(3) 177[55,56],201[80]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; rd  out 	(5) 7[5],13[6],102[28],103[29],177[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u97(7){ d5(bb 0 insn -1) }u98(13){ d6(bb 0 insn -1) }u99(102){ d28(bb 0 insn -1) }u100(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 177
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],178[57],179[58]
;; rd  gen 	(1) 177[56]
;; rd  kill	(2) 177[55,56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; rd  out 	(5) 7[5],13[6],102[28],103[29],177[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[9]->( 6 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u101(7){ d5(bb 0 insn -1) }u102(13){ d6(bb 0 insn -1) }u103(102){ d28(bb 0 insn -1) }u104(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 179
;; lr  def 	 160 161 165 168 170 204 205 206 207 208 209 210 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 160 161 165 168 170 204 205 206 207 208 209 210 211
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;; rd  gen 	(13) 160[46],161[47],165[48],168[49],170[52],204[81],205[82],206[83],207[84],208[85],209[86],210[87],211[88]
;; rd  kill	(15) 160[46],161[47],165[48],168[49],170[50,51,52],204[81],205[82],206[83],207[84],208[85],209[86],210[87],211[88]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[36],170[52],178[57],179[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u131(7){ d5(bb 0 insn -1) }u132(13){ d6(bb 0 insn -1) }u133(102){ d28(bb 0 insn -1) }u134(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 179
;; lr  def 	 134 147 152 170 175 212 213 214 215 216 217 218 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 134 147 152 170 175 212 213 214 215 216 217 218 219
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;; rd  gen 	(13) 134[38],147[42],152[43],170[51],175[54],212[89],213[90],214[91],215[92],216[93],217[94],218[95],219[96]
;; rd  kill	(15) 134[38],147[42],152[43],170[50,51,52],175[54],212[89],213[90],214[91],215[92],216[93],217[94],218[95],219[96]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[36],170[51],178[57],179[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[11]->( 6 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u162(7){ d5(bb 0 insn -1) }u163(13){ d6(bb 0 insn -1) }u164(102){ d28(bb 0 insn -1) }u165(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 179
;; lr  def 	 132 155 156 170 173 220 221 222 223 224 225 226 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 140 178 179
;; live  gen 	 132 155 156 170 173 220 221 222 223 224 225 226 227
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],130[36],140[41],178[57],179[58]
;; rd  gen 	(13) 132[37],155[44],156[45],170[50],173[53],220[97],221[98],222[99],223[100],224[101],225[102],226[103],227[104]
;; rd  kill	(15) 132[37],155[44],156[45],170[50,51,52],173[53],220[97],221[98],222[99],223[100],224[101],225[102],226[103],227[104]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 170 178 179
;; rd  out 	(8) 7[5],13[6],102[28],103[29],130[36],170[50],178[57],179[58]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 8 7 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u193(7){ d5(bb 0 insn -1) }u194(13){ d6(bb 0 insn -1) }u195(102){ d28(bb 0 insn -1) }u196(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],177[55,56]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u199(0){ d0(bb 12 insn 208) }u200(7){ d5(bb 0 insn -1) }u201(13){ d6(bb 0 insn -1) }u202(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 12 insn 208) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 71 to worklist
  Adding insn 75 to worklist
  Adding insn 79 to worklist
  Adding insn 100 to worklist
  Adding insn 95 to worklist
  Adding insn 209 to worklist
Finished finding needed instructions:
  Adding insn 208 to worklist
Processing use of (reg 177 [ <retval> ]) in insn 208:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 201) in insn 5:
  Adding insn 98 to worklist
Processing use of (reg 0 r0) in insn 209:
Processing use of (reg 130 [ _18 ]) in insn 95:
  Adding insn 68 to worklist
Processing use of (reg 140 [ tmpbdtr ]) in insn 95:
  Adding insn 65 to worklist
  Adding insn 89 to worklist
Processing use of (reg 137 [ _28 ]) in insn 89:
  Adding insn 87 to worklist
Processing use of (reg 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ]) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 88:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 170 [ tmpbdtr ]) in insn 87:
  Adding insn 135 to worklist
  Adding insn 168 to worklist
  Adding insn 201 to worklist
Processing use of (reg 156 [ _64 ]) in insn 201:
  Adding insn 199 to worklist
Processing use of (reg 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 200:
Processing use of (reg 225 [ tmpbdtr ]) in insn 199:
  Adding insn 198 to worklist
Processing use of (reg 155 [ _63 ]) in insn 198:
  Adding insn 194 to worklist
Processing use of (reg 226 [ sBreakDeadTimeConfig_36(D)->Break2State ]) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 197:
Processing use of (reg 224 [ tmpbdtr ]) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 132 [ _22 ]) in insn 193:
  Adding insn 188 to worklist
Processing use of (reg 222) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ]) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 191:
Processing use of (reg 220 [ tmpbdtr ]) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 173 [ _90 ]) in insn 187:
  Adding insn 178 to worklist
Processing use of (reg 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]) in insn 187:
  Adding insn 186 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 186:
Processing use of (reg 140 [ tmpbdtr ]) in insn 178:
Processing use of (reg 134 [ _25 ]) in insn 168:
  Adding insn 166 to worklist
Processing use of (reg 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 167:
Processing use of (reg 217 [ tmpbdtr ]) in insn 166:
  Adding insn 165 to worklist
Processing use of (reg 147 [ _45 ]) in insn 165:
  Adding insn 161 to worklist
Processing use of (reg 218 [ sBreakDeadTimeConfig_36(D)->Break2State ]) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 164:
Processing use of (reg 216 [ tmpbdtr ]) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 175 [ _92 ]) in insn 160:
  Adding insn 155 to worklist
Processing use of (reg 214) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ]) in insn 159:
  Adding insn 158 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 158:
Processing use of (reg 212 [ tmpbdtr ]) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 152 [ _58 ]) in insn 154:
  Adding insn 145 to worklist
Processing use of (reg 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 153:
Processing use of (reg 140 [ tmpbdtr ]) in insn 145:
Processing use of (reg 168 [ _79 ]) in insn 135:
  Adding insn 133 to worklist
Processing use of (reg 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 134:
Processing use of (reg 209 [ tmpbdtr ]) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 165 [ _76 ]) in insn 132:
  Adding insn 128 to worklist
Processing use of (reg 210 [ sBreakDeadTimeConfig_36(D)->Break2State ]) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 131:
Processing use of (reg 208 [ tmpbdtr ]) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 161 [ _72 ]) in insn 127:
  Adding insn 122 to worklist
Processing use of (reg 206) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 125:
Processing use of (reg 204 [ tmpbdtr ]) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 160 [ _71 ]) in insn 121:
  Adding insn 112 to worklist
Processing use of (reg 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 120:
Processing use of (reg 140 [ tmpbdtr ]) in insn 112:
Processing use of (reg 127 [ _15 ]) in insn 65:
  Adding insn 62 to worklist
Processing use of (reg 195) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 63:
Processing use of (reg 193 [ tmpbdtr ]) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 125 [ _13 ]) in insn 61:
  Adding insn 57 to worklist
Processing use of (reg 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 60:
Processing use of (reg 191 [ tmpbdtr ]) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 123 [ _11 ]) in insn 56:
  Adding insn 52 to worklist
Processing use of (reg 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ]) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 55:
Processing use of (reg 189 [ tmpbdtr ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 121 [ _9 ]) in insn 51:
  Adding insn 47 to worklist
Processing use of (reg 190 [ sBreakDeadTimeConfig_36(D)->BreakState ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 50:
Processing use of (reg 187 [ tmpbdtr ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 119 [ _7 ]) in insn 46:
  Adding insn 42 to worklist
Processing use of (reg 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 45:
Processing use of (reg 185 [ tmpbdtr ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 117 [ _5 ]) in insn 41:
  Adding insn 37 to worklist
Processing use of (reg 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 40:
Processing use of (reg 183 [ tmpbdtr ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 181) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 35:
Processing use of (reg 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 179 [ sBreakDeadTimeConfig ]) in insn 33:
Processing use of (reg 178 [ htim ]) in insn 68:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 178 [ htim ]) in insn 100:
Processing use of (subreg (reg 201) 0) in insn 100:
Processing use of (reg 100 cc) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 130 [ _18 ]) in insn 78:
Processing use of (reg 199) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 100 cc) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 130 [ _18 ]) in insn 74:
Processing use of (reg 198) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 130 [ _18 ]) in insn 70:
Processing use of (reg 197) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 180 [ htim_35(D)->Lock ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 178 [ htim ]) in insn 22:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigBreakDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,12u} r103={1d,11u} r117={1d,2u} r119={1d,2u} r121={1d,2u} r123={1d,2u} r125={1d,2u} r127={1d,1u} r130={1d,4u,3e} r132={1d,2u} r134={1d,1u} r137={1d,1u} r140={2d,7u} r147={1d,2u} r152={1d,3u} r155={1d,2u} r156={1d,1u} r160={1d,3u} r161={1d,2u} r165={1d,2u} r168={1d,1u} r170={3d,6u} r173={1d,3u} r175={1d,2u} r177={2d,1u} r178={1d,3u} r179={1d,41u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,2u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} 
;;    total ref usage 308{105d,200u,3e} in 176{176 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 178 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
        (reg:SI 1 r1 [ sBreakDeadTimeConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2263:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sBreakDeadTimeConfig ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI tmpbdtr (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2265:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2268:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2269:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2270:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2271:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2272:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2273:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2274:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2275:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2276:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 180 [ htim_35(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 178 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 180 [ htim_35(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ htim_35(D)->Lock ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 214)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpbdtr (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
            (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2285:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:SI tmpbdtr (ior:SI (and:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])
            (const_int -769 [0xfffffffffffffcff]))
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(insn 33 32 34 3 (set (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 12 [0xc])) [1 sBreakDeadTimeConfig_36(D)->DeadTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 3 (set (reg:SI 181)
        (and:SI (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ sBreakDeadTimeConfig_36(D)->DeadTime ])
        (nil)))
(insn 35 34 36 3 (set (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 8 [0x8])) [1 sBreakDeadTimeConfig_36(D)->LockLevel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 183 [ tmpbdtr ])
        (ior:SI (reg:SI 181)
            (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2286:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ sBreakDeadTimeConfig_36(D)->LockLevel ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 37 36 38 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 183 [ tmpbdtr ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ tmpbdtr ])
        (nil)))
(debug_insn 38 37 39 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])
        (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(insn 40 39 41 3 (set (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 4 [0x4])) [1 sBreakDeadTimeConfig_36(D)->OffStateIDLEMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 3 (set (reg:SI 185 [ tmpbdtr ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2287:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ sBreakDeadTimeConfig_36(D)->OffStateIDLEMode ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 42 41 43 3 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 185 [ tmpbdtr ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ tmpbdtr ])
        (nil)))
(debug_insn 43 42 44 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])
        (reg:SI 119 [ _7 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 -1
     (nil))
(debug_insn 44 43 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(insn 45 44 46 3 (set (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ])
        (mem:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ]) [1 sBreakDeadTimeConfig_36(D)->OffStateRunMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 3 (set (reg:SI 187 [ tmpbdtr ])
        (ior:SI (reg:SI 119 [ _7 ])
            (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2288:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ sBreakDeadTimeConfig_36(D)->OffStateRunMode ])
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(insn 47 46 48 3 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 187 [ tmpbdtr ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ tmpbdtr ])
        (nil)))
(debug_insn 48 47 49 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])
        (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 -1
     (nil))
(debug_insn 49 48 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(insn 50 49 51 3 (set (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 16 [0x10])) [1 sBreakDeadTimeConfig_36(D)->BreakState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 3 (set (reg:SI 189 [ tmpbdtr ])
        (ior:SI (reg:SI 121 [ _9 ])
            (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2289:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sBreakDeadTimeConfig_36(D)->BreakState ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 52 51 53 3 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 189 [ tmpbdtr ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ tmpbdtr ])
        (nil)))
(debug_insn 53 52 54 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])
        (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 -1
     (nil))
(debug_insn 54 53 55 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(insn 55 54 56 3 (set (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 20 [0x14])) [1 sBreakDeadTimeConfig_36(D)->BreakPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 3 (set (reg:SI 191 [ tmpbdtr ])
        (ior:SI (reg:SI 123 [ _11 ])
            (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2290:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ sBreakDeadTimeConfig_36(D)->BreakPolarity ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 57 56 58 3 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 191 [ tmpbdtr ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ tmpbdtr ])
        (nil)))
(debug_insn 58 57 59 3 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])
        (reg:SI 125 [ _13 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 -1
     (nil))
(debug_insn 59 58 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(insn 60 59 61 3 (set (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 48 [0x30])) [1 sBreakDeadTimeConfig_36(D)->AutomaticOutput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 3 (set (reg:SI 193 [ tmpbdtr ])
        (ior:SI (reg:SI 125 [ _13 ])
            (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ sBreakDeadTimeConfig_36(D)->AutomaticOutput ])
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(insn 62 61 63 3 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 193 [ tmpbdtr ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ tmpbdtr ])
        (nil)))
(insn 63 62 64 3 (set (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 24 [0x18])) [1 sBreakDeadTimeConfig_36(D)->BreakFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 3 (set (reg:SI 195)
        (ashift:SI (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 196 [ sBreakDeadTimeConfig_36(D)->BreakFilter ])
        (nil)))
(insn 65 64 66 3 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (reg:SI 195)
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(debug_insn 66 65 67 3 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2292:3 -1
     (nil))
(debug_insn 67 66 68 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:3 -1
     (nil))
(insn 68 67 69 3 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 178 [ htim ]) [3 htim_35(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 3 (set (reg:SI 197)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 197))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 71 70 72 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 108)
(note 72 71 73 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 4 (set (reg:SI 198)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 198))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 75 74 76 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 174)
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 5 (set (reg:SI 199)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 130 [ _18 ])
            (reg:SI 199))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 130 [ _18 ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 79 78 138 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2294:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 141)
      ; pc falls through to BB 7
(code_label 138 79 83 6 540 (nil) [0 uses])
(note 83 138 84 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 6 (var_location:SI tmpbdtr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 85 84 86 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2318:7 -1
     (nil))
(debug_insn 86 85 87 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(insn 87 86 88 6 (set (reg:SI 137 [ _28 ])
        (and:SI (reg/v:SI 170 [ tmpbdtr ])
            (const_int -536870913 [0xffffffffdfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 170 [ tmpbdtr ])
        (nil)))
(insn 88 87 89 6 (set (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 44 [0x2c])) [1 sBreakDeadTimeConfig_36(D)->Break2AFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
        (nil)))
(insn 89 88 90 6 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (reg:SI 137 [ _28 ])
            (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ sBreakDeadTimeConfig_36(D)->Break2AFMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
            (nil))))
(debug_insn 90 89 91 6 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2321:7 -1
     (nil))
(code_label 91 90 92 7 539 (nil) [0 uses])
(note 92 91 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 7 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:3 -1
     (nil))
(insn 95 94 96 7 (set (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 68 [0x44])) [1 _18->BDTR+0 S4 A32])
        (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2326:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
            (nil))))
(debug_insn 96 95 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 97 96 98 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(insn 98 97 100 7 (set (reg:SI 201)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 98 101 7 (set (mem:QI (plus:SI (reg/v/f:SI 178 [ htim ])
                (const_int 60 [0x3c])) [0 htim_35(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 201) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 178 [ htim ])
        (nil)))
(debug_insn 101 100 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2328:3 -1
     (nil))
(debug_insn 102 101 5 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:3 -1
     (nil))
(insn 5 102 214 7 (set (reg:SI 177 [ <retval> ])
        (reg:SI 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2330:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 12
(code_label 214 5 213 8 541 (nil) [1 uses])
(note 213 214 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 213 108 8 (set (reg:SI 177 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2279:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 108 6 109 9 536 (nil) [1 uses])
(note 109 108 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 110 109 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 111 110 112 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 112 111 113 9 (set (reg:SI 160 [ _71 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 113 112 114 9 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 160 [ _71 ]))) -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 115 114 116 9 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 160 [ _71 ]))) -1
     (nil))
(debug_insn 116 115 117 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 117 116 118 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 118 117 119 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 119 118 120 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 120 119 121 9 (set (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 122 9 (set (reg:SI 204 [ tmpbdtr ])
        (ior:SI (reg:SI 160 [ _71 ])
            (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 205 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 160 [ _71 ])
            (nil))))
(insn 122 121 123 9 (set (reg:SI 161 [ _72 ])
        (and:SI (reg:SI 204 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ tmpbdtr ])
        (nil)))
(debug_insn 123 122 124 9 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 161 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 124 123 125 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 125 124 126 9 (set (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 9 (set (reg:SI 206)
        (ashift:SI (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
            (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 207 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (nil)))
(insn 127 126 128 9 (set (reg:SI 208 [ tmpbdtr ])
        (ior:SI (reg:SI 206)
            (reg:SI 161 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg:SI 161 [ _72 ])
            (nil))))
(insn 128 127 129 9 (set (reg:SI 165 [ _76 ])
        (and:SI (reg:SI 208 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ tmpbdtr ])
        (nil)))
(debug_insn 129 128 130 9 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 165 [ _76 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 130 129 131 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 131 130 132 9 (set (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 133 9 (set (reg:SI 209 [ tmpbdtr ])
        (ior:SI (reg:SI 165 [ _76 ])
            (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 210 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 165 [ _76 ])
            (nil))))
(insn 133 132 134 9 (set (reg:SI 168 [ _79 ])
        (and:SI (reg:SI 209 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ tmpbdtr ])
        (nil)))
(insn 134 133 135 9 (set (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 9 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 168 [ _79 ])
            (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 168 [ _79 ])
            (nil))))
(debug_insn 136 135 137 9 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 137 136 141 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
      ; pc falls through to BB 6
(code_label 141 137 142 10 538 (nil) [1 uses])
(note 142 141 143 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 144 143 145 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 145 144 146 10 (set (reg:SI 152 [ _58 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 146 145 147 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 152 [ _58 ]))) -1
     (nil))
(debug_insn 147 146 148 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 148 147 149 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 152 [ _58 ]))) -1
     (nil))
(debug_insn 149 148 150 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 150 149 151 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 151 150 152 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 152 151 153 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 153 152 154 10 (set (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 10 (set (reg:SI 212 [ tmpbdtr ])
        (ior:SI (reg:SI 152 [ _58 ])
            (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 213 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 152 [ _58 ])
            (nil))))
(insn 155 154 156 10 (set (reg:SI 175 [ _92 ])
        (and:SI (reg:SI 212 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ tmpbdtr ])
        (nil)))
(debug_insn 156 155 157 10 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 175 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 157 156 158 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 158 157 159 10 (set (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 160 10 (set (reg:SI 214)
        (ashift:SI (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
            (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 215 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (nil)))
(insn 160 159 161 10 (set (reg:SI 216 [ tmpbdtr ])
        (ior:SI (reg:SI 214)
            (reg:SI 175 [ _92 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg:SI 175 [ _92 ])
            (nil))))
(insn 161 160 162 10 (set (reg:SI 147 [ _45 ])
        (and:SI (reg:SI 216 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ tmpbdtr ])
        (nil)))
(debug_insn 162 161 163 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 147 [ _45 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 163 162 164 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 164 163 165 10 (set (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 164 166 10 (set (reg:SI 217 [ tmpbdtr ])
        (ior:SI (reg:SI 147 [ _45 ])
            (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 147 [ _45 ])
            (nil))))
(insn 166 165 167 10 (set (reg:SI 134 [ _25 ])
        (and:SI (reg:SI 217 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ tmpbdtr ])
        (nil)))
(insn 167 166 168 10 (set (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 168 167 169 10 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 134 [ _25 ])
            (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 219 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 134 [ _25 ])
            (nil))))
(debug_insn 169 168 170 10 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 170 169 171 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(debug_insn 171 170 174 10 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
      ; pc falls through to BB 6
(code_label 174 171 175 11 537 (nil) [1 uses])
(note 175 174 176 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 176 175 177 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2297:5 -1
     (nil))
(debug_insn 177 176 178 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 -1
     (nil))
(insn 178 177 179 11 (set (reg:SI 173 [ _90 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 179 178 180 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 173 [ _90 ]))) -1
     (nil))
(debug_insn 180 179 181 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2303:3 -1
     (nil))
(debug_insn 181 180 182 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])
        (reg:SI 173 [ _90 ]))) -1
     (nil))
(debug_insn 182 181 183 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2306:5 -1
     (nil))
(debug_insn 183 182 184 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2307:5 -1
     (nil))
(debug_insn 184 183 185 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2308:5 -1
     (nil))
(debug_insn 185 184 186 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(insn 186 185 187 11 (set (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 28 [0x1c])) [1 sBreakDeadTimeConfig_36(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 188 11 (set (reg:SI 220 [ tmpbdtr ])
        (ior:SI (reg:SI 173 [ _90 ])
            (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2300:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 221 [ sBreakDeadTimeConfig_36(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 173 [ _90 ])
            (nil))))
(insn 188 187 189 11 (set (reg:SI 132 [ _22 ])
        (and:SI (reg:SI 220 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ tmpbdtr ])
        (nil)))
(debug_insn 189 188 190 11 (var_location:SI tmpbdtr (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                    (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 132 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 -1
     (nil))
(debug_insn 190 189 191 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(insn 191 190 192 11 (set (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 40 [0x28])) [1 sBreakDeadTimeConfig_36(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 191 193 11 (set (reg:SI 222)
        (ashift:SI (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
            (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 223 [ sBreakDeadTimeConfig_36(D)->Break2Filter ])
        (nil)))
(insn 193 192 194 11 (set (reg:SI 224 [ tmpbdtr ])
        (ior:SI (reg:SI 222)
            (reg:SI 132 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2311:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 132 [ _22 ])
            (nil))))
(insn 194 193 195 11 (set (reg:SI 155 [ _63 ])
        (and:SI (reg:SI 224 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ tmpbdtr ])
        (nil)))
(debug_insn 195 194 196 11 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])
        (reg:SI 155 [ _63 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 -1
     (nil))
(debug_insn 196 195 197 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(insn 197 196 198 11 (set (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 32 [0x20])) [1 sBreakDeadTimeConfig_36(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 199 11 (set (reg:SI 225 [ tmpbdtr ])
        (ior:SI (reg:SI 155 [ _63 ])
            (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2312:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sBreakDeadTimeConfig_36(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 155 [ _63 ])
            (nil))))
(insn 199 198 200 11 (set (reg:SI 156 [ _64 ])
        (and:SI (reg:SI 225 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225 [ tmpbdtr ])
        (nil)))
(insn 200 199 201 11 (set (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 179 [ sBreakDeadTimeConfig ])
                (const_int 36 [0x24])) [1 sBreakDeadTimeConfig_36(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 201 200 202 11 (set (reg/v:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 156 [ _64 ])
            (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 227 [ sBreakDeadTimeConfig_36(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 156 [ _64 ])
            (nil))))
(debug_insn 202 201 203 11 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
(debug_insn 203 202 204 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2315:5 -1
     (nil))
(debug_insn 204 203 210 11 (var_location:SI tmpbdtr (reg/v:SI 170 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2313:5 -1
     (nil))
      ; pc falls through to BB 6
(note 210 204 208 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 208 210 209 12 (set (reg/i:SI 0 r0)
        (reg:SI 177 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177 [ <retval> ])
        (nil)))
(insn 209 208 0 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2331:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigBreakInput (HAL_TIMEx_ConfigBreakInput, funcdef_no=360, decl_uid=9535, cgraph_uid=364, symbol_order=363)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 39 count 27 (    1)


HAL_TIMEx_ConfigBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,7u} r102={1d,26u} r103={1d,25u} r114={3d,13u} r115={1d,2u} r120={1d,2u} r125={11d,5u} r126={11d,3u} r127={11d,12u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,4u} r138={1d,2u} r139={1d,4u} r140={1d,4u} r141={1d,2u} r142={4d,2u} r143={1d,4u} r144={1d,2u} r145={1d,5u} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 309{104d,205u,0e} in 181{181 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,31] 102[32,32] 103[33,33] 114[34,36] 115[37,37] 120[38,38] 125[39,49] 126[50,60] 127[61,71] 129[72,72] 131[73,73] 133[74,74] 135[75,75] 136[76,76] 137[77,77] 138[78,78] 139[79,79] 140[80,80] 141[81,81] 142[82,85] 143[86,86] 144[87,87] 145[88,88] 146[89,89] 147[90,90] 148[91,91] 149[92,92] 150[93,93] 151[94,94] 152[95,95] 153[96,96] 154[97,97] 155[98,98] 156[99,99] 157[100,100] 158[101,101] 159[102,102] 160[103,103] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d32(102){ }d33(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[32],103[33]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[32],103[33]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[32],103[33]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 25 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d32(bb 0 insn -1) }u3(103){ d33(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 143 144 145 146
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 143 144 145 146
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[32],103[33]
;; rd  gen 	(5) 100[31],143[86],144[87],145[88],146[89]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31],143[86],144[87],145[88],146[89]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; rd  out 	(7) 7[5],13[6],102[32],103[33],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d32(bb 0 insn -1) }u13(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  gen 	 100 [cc] 114
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[32],103[33],143[86],144[87],145[88]
;; rd  gen 	(2) 100[30],114[36]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31],114[34,35,36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; rd  out 	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 3 )->[4]->( 15 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d32(bb 0 insn -1) }u20(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(1) 100[29]
;; rd  kill	(8) 100[24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; rd  out 	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 4 )->[5]->( 7 16 6 11 12 13 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d32(bb 0 insn -1) }u26(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 147
;; live  kill	 100 [cc]
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(1) 147[90]
;; rd  kill	(9) 100[24,25,26,27,28,29,30,31],147[90]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; rd  out 	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 )->[6]->( 19 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d32(bb 0 insn -1) }u33(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[49],126[60],127[71]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[49],126[60],127[71],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 )->[7]->( 19 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(7){ d5(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(102){ d32(bb 0 insn -1) }u37(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  gen 	 114 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(4) 114[35],125[40],126[51],127[70]
;; rd  kill	(36) 114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[35],125[40],126[51],127[70],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 3 )->[8]->( 9 17 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d32(bb 0 insn -1) }u44(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(1) 100[27]
;; rd  kill	(8) 100[24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; rd  out 	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 8 )->[9]->( 18 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u47(7){ d5(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(102){ d32(bb 0 insn -1) }u50(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(1) 100[26]
;; rd  kill	(8) 100[24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; rd  out 	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 9 )->[10]->( 19 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(7){ d5(bb 0 insn -1) }u54(13){ d6(bb 0 insn -1) }u55(102){ d32(bb 0 insn -1) }u56(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[41],126[59],127[69]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[41],126[59],127[69],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 )->[11]->( 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u58(7){ d5(bb 0 insn -1) }u59(13){ d6(bb 0 insn -1) }u60(102){ d32(bb 0 insn -1) }u61(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[48],126[58],127[68]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[48],126[58],127[68],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 )->[12]->( 19 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u62(7){ d5(bb 0 insn -1) }u63(13){ d6(bb 0 insn -1) }u64(102){ d32(bb 0 insn -1) }u65(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[47],126[57],127[67]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[47],126[57],127[67],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 )->[13]->( 19 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u66(7){ d5(bb 0 insn -1) }u67(13){ d6(bb 0 insn -1) }u68(102){ d32(bb 0 insn -1) }u69(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[46],126[56],127[66]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[46],126[56],127[66],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u70(7){ d5(bb 0 insn -1) }u71(13){ d6(bb 0 insn -1) }u72(102){ d32(bb 0 insn -1) }u73(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[43],126[55],127[65]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[43],126[55],127[65],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 4 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u75(7){ d5(bb 0 insn -1) }u76(13){ d6(bb 0 insn -1) }u77(102){ d32(bb 0 insn -1) }u78(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[44],126[52],127[61]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[44],126[52],127[61],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 5 )->[16]->( 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d32(bb 0 insn -1) }u85(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[45],126[54],127[64]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[45],126[54],127[64],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 8 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u86(7){ d5(bb 0 insn -1) }u87(13){ d6(bb 0 insn -1) }u88(102){ d32(bb 0 insn -1) }u89(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 143 144 145
;; live  gen 	 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(3) 125[42],126[53],127[63]
;; rd  kill	(33) 125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[36],125[42],126[53],127[63],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 9 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u91(7){ d5(bb 0 insn -1) }u92(13){ d6(bb 0 insn -1) }u93(102){ d32(bb 0 insn -1) }u94(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 125 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144 145
;; live  gen 	 114 125 126 127
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],114[36],143[86],144[87],145[88]
;; rd  gen 	(4) 114[34],125[39],126[50],127[62]
;; rd  kill	(36) 114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(11) 7[5],13[6],102[32],103[33],114[34],125[39],126[50],127[62],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 14 15 11 12 13 18 6 16 10 7 17 )->[19]->( 20 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u98(7){ d5(bb 0 insn -1) }u99(13){ d6(bb 0 insn -1) }u100(102){ d32(bb 0 insn -1) }u101(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(43) 7[5],13[6],102[32],103[33],114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71],143[86],144[87],145[88]
;; rd  gen 	(1) 100[25]
;; rd  kill	(8) 100[24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; rd  out 	(43) 7[5],13[6],102[32],103[33],114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71],143[86],144[87],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 19 )->[20]->( 21 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u108(7){ d5(bb 0 insn -1) }u109(13){ d6(bb 0 insn -1) }u110(102){ d32(bb 0 insn -1) }u111(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 144 145
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(43) 7[5],13[6],102[32],103[33],114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71],143[86],144[87],145[88]
;; rd  gen 	(1) 100[24]
;; rd  kill	(8) 100[24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; rd  out 	(42) 7[5],13[6],102[32],103[33],114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71],143[86],145[88]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 20 )->[21]->( 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u114(7){ d5(bb 0 insn -1) }u115(13){ d6(bb 0 insn -1) }u116(102){ d32(bb 0 insn -1) }u117(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 142
;; live  kill	
;; rd  in  	(42) 7[5],13[6],102[32],103[33],114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71],143[86],145[88]
;; rd  gen 	(1) 142[85]
;; rd  kill	(4) 142[82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; rd  out 	(6) 7[5],13[6],102[32],103[33],142[85],143[86]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 19 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u118(7){ d5(bb 0 insn -1) }u119(13){ d6(bb 0 insn -1) }u120(102){ d32(bb 0 insn -1) }u121(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  def 	 115 133 135 139 140 141 142 148 149 150 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; live  gen 	 115 133 135 139 140 141 142 148 149 150 151 152 153
;; live  kill	
;; rd  in  	(43) 7[5],13[6],102[32],103[33],114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71],143[86],144[87],145[88]
;; rd  gen 	(13) 115[37],133[74],135[75],139[79],140[80],141[81],142[84],148[91],149[92],150[93],151[94],152[95],153[96]
;; rd  kill	(16) 115[37],133[74],135[75],139[79],140[80],141[81],142[82,83,84,85],148[91],149[92],150[93],151[94],152[95],153[96]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; rd  out 	(6) 7[5],13[6],102[32],103[33],142[84],143[86]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 20 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u151(7){ d5(bb 0 insn -1) }u152(13){ d6(bb 0 insn -1) }u153(102){ d32(bb 0 insn -1) }u154(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; lr  def 	 120 129 131 136 137 138 142 154 155 156 157 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 127 143 145
;; live  gen 	 120 129 131 136 137 138 142 154 155 156 157 158 159
;; live  kill	
;; rd  in  	(42) 7[5],13[6],102[32],103[33],114[34,35,36],125[39,40,41,42,43,44,45,46,47,48,49],126[50,51,52,53,54,55,56,57,58,59,60],127[61,62,63,64,65,66,67,68,69,70,71],143[86],145[88]
;; rd  gen 	(13) 120[38],129[72],131[73],136[76],137[77],138[78],142[83],154[97],155[98],156[99],157[100],158[101],159[102]
;; rd  kill	(16) 120[38],129[72],131[73],136[76],137[77],138[78],142[82,83,84,85],154[97],155[98],156[99],157[100],158[101],159[102]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; rd  out 	(6) 7[5],13[6],102[32],103[33],142[83],143[86]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 22 23 21 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u184(7){ d5(bb 0 insn -1) }u185(13){ d6(bb 0 insn -1) }u186(102){ d32(bb 0 insn -1) }u187(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 160
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],142[83,84,85],143[86]
;; rd  gen 	(1) 160[103]
;; rd  kill	(1) 160[103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(7) 7[5],13[6],102[32],103[33],142[83,84,85]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 2 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u191(7){ d5(bb 0 insn -1) }u192(13){ d6(bb 0 insn -1) }u193(102){ d32(bb 0 insn -1) }u194(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[32],103[33],143[86],144[87],145[88]
;; rd  gen 	(1) 142[82]
;; rd  kill	(4) 142[82,83,84,85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[5],13[6],102[32],103[33],142[82]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 25 24 )->[26]->( 1 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u195(7){ d5(bb 0 insn -1) }u196(13){ d6(bb 0 insn -1) }u197(102){ d32(bb 0 insn -1) }u198(103){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[32],103[33],142[82,83,84,85]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[32],103[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }
;;   reg 103 { d33(bb 0 insn -1) }

( 26 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u201(0){ d0(bb 26 insn 246) }u202(7){ d5(bb 0 insn -1) }u203(13){ d6(bb 0 insn -1) }u204(102){ d32(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[32],103[33]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 26 insn 246) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d32(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 64 to worklist
  Adding insn 73 to worklist
  Adding insn 76 to worklist
  Adding insn 79 to worklist
  Adding insn 94 to worklist
  Adding insn 97 to worklist
  Adding insn 163 to worklist
  Adding insn 166 to worklist
  Adding insn 197 to worklist
  Adding insn 174 to worklist
  Adding insn 228 to worklist
  Adding insn 205 to worklist
  Adding insn 237 to worklist
  Adding insn 247 to worklist
Finished finding needed instructions:
  Adding insn 246 to worklist
Processing use of (reg 142 [ <retval> ]) in insn 246:
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 43 to worklist
  Adding insn 45 to worklist
Processing use of (reg 0 r0) in insn 247:
Processing use of (reg 143 [ htim ]) in insn 237:
  Adding insn 2 to worklist
Processing use of (subreg (reg 160) 0) in insn 237:
  Adding insn 235 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 120 [ _8 ]) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 143 [ htim ]) in insn 204:
Processing use of (reg 120 [ _8 ]) in insn 228:
Processing use of (reg 138 [ tmporx ]) in insn 228:
  Adding insn 225 to worklist
Processing use of (reg 131 [ _27 ]) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 137 [ tmporx ]) in insn 225:
  Adding insn 215 to worklist
Processing use of (reg 129 [ _25 ]) in insn 215:
  Adding insn 214 to worklist
Processing use of (reg 136 [ tmporx ]) in insn 215:
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 214:
  Adding insn 69 to worklist
  Adding insn 37 to worklist
  Adding insn 41 to worklist
Processing use of (reg 156) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 136 [ tmporx ]) in insn 213:
Processing use of (reg 154) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 126 [ bkin_enable_bitpos ]) in insn 212:
  Adding insn 26 to worklist
  Adding insn 32 to worklist
  Adding insn 14 to worklist
  Adding insn 17 to worklist
  Adding insn 20 to worklist
  Adding insn 23 to worklist
  Adding insn 11 to worklist
  Adding insn 29 to worklist
  Adding insn 7 to worklist
  Adding insn 35 to worklist
  Adding insn 39 to worklist
Processing use of (reg 155 [ sBreakInputConfig_24(D)->Enable ]) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 145 [ sBreakInputConfig ]) in insn 211:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 7:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 41:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 37:
Processing use of (reg 145 [ sBreakInputConfig ]) in insn 69:
Processing use of (reg 125 [ bkin_polarity_mask ]) in insn 224:
  Adding insn 27 to worklist
  Adding insn 15 to worklist
  Adding insn 18 to worklist
  Adding insn 21 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 24 to worklist
  Adding insn 30 to worklist
  Adding insn 33 to worklist
  Adding insn 36 to worklist
  Adding insn 40 to worklist
Processing use of (reg 159) in insn 224:
  Adding insn 223 to worklist
Processing use of (reg 137 [ tmporx ]) in insn 223:
Processing use of (reg 157) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 222:
  Adding insn 25 to worklist
  Adding insn 31 to worklist
  Adding insn 13 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
  Adding insn 22 to worklist
  Adding insn 10 to worklist
  Adding insn 28 to worklist
  Adding insn 6 to worklist
Processing use of (reg 158 [ sBreakInputConfig_24(D)->Polarity ]) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 145 [ sBreakInputConfig ]) in insn 221:
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 6:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 40:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 36:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 33:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 30:
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 24:
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 8:
Processing use of (reg 115 [ _3 ]) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 143 [ htim ]) in insn 173:
Processing use of (reg 115 [ _3 ]) in insn 197:
Processing use of (reg 141 [ tmporx ]) in insn 197:
  Adding insn 194 to worklist
Processing use of (reg 135 [ _31 ]) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 140 [ tmporx ]) in insn 194:
  Adding insn 184 to worklist
Processing use of (reg 133 [ _29 ]) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 139 [ tmporx ]) in insn 184:
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 183:
Processing use of (reg 150) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 139 [ tmporx ]) in insn 182:
Processing use of (reg 148) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 126 [ bkin_enable_bitpos ]) in insn 181:
Processing use of (reg 149 [ sBreakInputConfig_24(D)->Enable ]) in insn 181:
  Adding insn 180 to worklist
Processing use of (reg 145 [ sBreakInputConfig ]) in insn 180:
Processing use of (reg 125 [ bkin_polarity_mask ]) in insn 193:
Processing use of (reg 153) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 140 [ tmporx ]) in insn 192:
Processing use of (reg 151) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 127 [ bkin_polarity_bitpos ]) in insn 191:
Processing use of (reg 152 [ sBreakInputConfig_24(D)->Polarity ]) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 145 [ sBreakInputConfig ]) in insn 190:
Processing use of (reg 100 cc) in insn 166:
  Adding insn 165 to worklist
Processing use of (reg 144 [ BreakInput ]) in insn 165:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 144 [ BreakInput ]) in insn 162:
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 96:
Processing use of (reg 100 cc) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 93:
Processing use of (reg 147) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 147) in insn 79:
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 78:
Processing use of (reg 100 cc) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 75:
Processing use of (reg 100 cc) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 114 [ bkin_enable_mask ]) in insn 72:
Processing use of (reg 100 cc) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 146 [ htim_23(D)->Lock ]) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 143 [ htim ]) in insn 62:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,7u} r102={1d,26u} r103={1d,25u} r114={3d,13u} r115={1d,2u} r120={1d,2u} r125={11d,5u} r126={11d,3u} r127={11d,12u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,4u} r138={1d,2u} r139={1d,4u} r140={1d,4u} r141={1d,2u} r142={4d,2u} r143={1d,4u} r144={1d,2u} r145={1d,5u} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 309{104d,205u,0e} in 181{181 regular + 0 call} insns.
(note 46 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 46 3 2 (set (reg/v/f:SI 143 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 144 [ BreakInput ])
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 145 [ sBreakInputConfig ])
        (reg:SI 2 r2 [ sBreakInputConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2347:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ sBreakInputConfig ])
        (nil)))
(note 5 4 48 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 48 5 49 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:3 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2349:3 -1
     (nil))
(debug_insn 51 50 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2350:3 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2351:3 -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2352:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2353:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2356:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2357:3 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2358:3 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2359:3 -1
     (nil))
(debug_insn 59 58 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2360:3 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(insn 62 61 63 2 (set (reg:SI 146 [ htim_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 143 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 63 62 64 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146 [ htim_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ htim_23(D)->Lock ])
        (nil)))
(jump_insn 64 63 65 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 252)
(note 65 64 66 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 67 66 68 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 -1
     (nil))
(debug_insn 68 67 69 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 -1
     (nil))
(insn 69 68 72 3 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (mem:SI (reg/v/f:SI 145 [ sBreakInputConfig ]) [1 sBreakInputConfig_24(D)->Source+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 69 73 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 73 72 74 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 298261630 (nil)))
 -> 91)
(note 74 73 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 76 75 77 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 256)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 315806430 (nil)))
 -> 256)
(note 77 76 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 5 (set (reg:SI 147)
        (plus:SI (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 7 {*arm_addsi3}
     (nil))
(jump_insn 79 78 83 5 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 147)
                        (const_int 31 [0x1f]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 147)
                                (const_int 4 [0x4]))
                            (label_ref:SI 80)) [0  S4 A32])
                    (label_ref:SI 87)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 80))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 87 (nil))))
 -> 80)
(code_label 83 79 84 6 559 (nil) [1 uses])
(note 84 83 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 84 26 6 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 10 [0xa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 6 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 87 6 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 1024 [0x400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 87 27 88 7 553 (nil) [27 uses])
(note 88 87 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 88 35 7 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 7 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 36 35 37 7 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 37 36 91 7 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 19
(code_label 91 37 92 8 551 (nil) [1 uses])
(note 92 91 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 94 93 95 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496726 (nil)))
 -> 264)
(note 95 94 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 114 [ bkin_enable_mask ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 268)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2365:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 268)
(note 98 97 31 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 31 98 32 10 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2436:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 10 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2433:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 101 10 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2435:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 19
(code_label 101 33 102 11 558 (nil) [1 uses])
(note 102 101 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:7 -1
     (nil))
(debug_insn 104 103 105 11 (var_location:SI bkin_enable_mask (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2385:24 -1
     (nil))
(debug_insn 105 104 106 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:7 -1
     (nil))
(debug_insn 106 105 107 11 (var_location:SI bkin_enable_bitpos (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 -1
     (nil))
(debug_insn 107 106 108 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:7 -1
     (nil))
(debug_insn 108 107 109 11 (var_location:SI bkin_polarity_mask (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 -1
     (nil))
(debug_insn 109 108 110 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:7 -1
     (nil))
(debug_insn 110 109 111 11 (var_location:SI bkin_polarity_bitpos (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 -1
     (nil))
(debug_insn 111 110 13 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2389:7 -1
     (nil))
(insn 13 111 14 11 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 11 [0xb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2388:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 11 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2386:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 114 11 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2387:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 114 15 115 12 557 (nil) [1 uses])
(note 115 114 116 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:7 -1
     (nil))
(debug_insn 117 116 118 12 (var_location:SI bkin_enable_mask (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2393:24 -1
     (nil))
(debug_insn 118 117 119 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:7 -1
     (nil))
(debug_insn 119 118 120 12 (var_location:SI bkin_enable_bitpos (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 -1
     (nil))
(debug_insn 120 119 121 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:7 -1
     (nil))
(debug_insn 121 120 122 12 (var_location:SI bkin_polarity_mask (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 -1
     (nil))
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:7 -1
     (nil))
(debug_insn 123 122 124 12 (var_location:SI bkin_polarity_bitpos (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 -1
     (nil))
(debug_insn 124 123 16 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2397:7 -1
     (nil))
(insn 16 124 17 12 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2396:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 12 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2394:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 127 12 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2395:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 127 18 128 13 556 (nil) [1 uses])
(note 128 127 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:7 -1
     (nil))
(debug_insn 130 129 131 13 (var_location:SI bkin_enable_mask (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2401:24 -1
     (nil))
(debug_insn 131 130 132 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:7 -1
     (nil))
(debug_insn 132 131 133 13 (var_location:SI bkin_enable_bitpos (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 -1
     (nil))
(debug_insn 133 132 134 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:7 -1
     (nil))
(debug_insn 134 133 135 13 (var_location:SI bkin_polarity_mask (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 -1
     (nil))
(debug_insn 135 134 136 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:7 -1
     (nil))
(debug_insn 136 135 137 13 (var_location:SI bkin_polarity_bitpos (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 -1
     (nil))
(debug_insn 137 136 19 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2405:7 -1
     (nil))
(insn 19 137 20 13 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 13 [0xd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2404:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 13 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2402:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 140 13 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2403:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 140 21 141 14 554 (nil) [1 uses])
(note 141 140 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:7 -1
     (nil))
(debug_insn 143 142 144 14 (var_location:SI bkin_enable_mask (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2410:24 -1
     (nil))
(debug_insn 144 143 145 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:7 -1
     (nil))
(debug_insn 145 144 146 14 (var_location:SI bkin_enable_bitpos (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 -1
     (nil))
(debug_insn 146 145 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:7 -1
     (nil))
(debug_insn 147 146 148 14 (var_location:SI bkin_polarity_mask (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 -1
     (nil))
(debug_insn 148 147 149 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:7 -1
     (nil))
(debug_insn 149 148 150 14 (var_location:SI bkin_polarity_bitpos (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 -1
     (nil))
(debug_insn 150 149 22 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2415:7 -1
     (nil))
(insn 22 150 23 14 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2414:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 14 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2411:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 256 14 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2413:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 19
(code_label 256 24 255 15 564 (nil) [1 uses])
(note 255 256 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 255 7 15 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 7 6 8 15 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 8 7 260 15 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 114 [ bkin_enable_mask ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 19
(code_label 260 8 259 16 565 (nil) [1 uses])
(note 259 260 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 259 11 16 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 9 [0x9])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2372:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 16 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2370:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 264 16 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (const_int 512 [0x200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2371:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 264 12 263 17 566 (nil) [1 uses])
(note 263 264 28 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 28 263 29 17 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2425:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 17 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2422:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 268 17 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2424:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
      ; pc falls through to BB 19
(code_label 268 30 267 18 567 (nil) [1 uses])
(note 267 268 38 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 38 267 39 18 (set (reg/v:SI 127 [ bkin_polarity_bitpos ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2446:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 18 (set (reg/v:SI 126 [ bkin_enable_bitpos ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2445:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 40 39 41 18 (set (reg/v:SI 125 [ bkin_polarity_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2444:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 40 151 18 (set (reg/v:SI 114 [ bkin_enable_mask ])
        (reg/v:SI 127 [ bkin_polarity_bitpos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2443:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 151 41 152 19 552 (nil) [0 uses])
(note 152 151 157 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 152 158 19 (var_location:SI bkin_polarity_bitpos (reg/v:SI 127 [ bkin_polarity_bitpos ])) -1
     (nil))
(debug_insn 158 157 159 19 (var_location:SI bkin_enable_bitpos (reg/v:SI 126 [ bkin_enable_bitpos ])) -1
     (nil))
(debug_insn 159 158 160 19 (var_location:SI bkin_polarity_mask (reg/v:SI 125 [ bkin_polarity_mask ])) -1
     (nil))
(debug_insn 160 159 161 19 (var_location:SI bkin_enable_mask (reg/v:SI 114 [ bkin_enable_mask ])) -1
     (nil))
(debug_insn 161 160 162 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 -1
     (nil))
(insn 162 161 163 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 163 162 164 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 170)
(note 164 163 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 144 [ BreakInput ])
        (nil)))
(jump_insn 166 165 169 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 201)
(note 169 166 44 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 44 169 170 21 (set (reg/v:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2451:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 24
(code_label 170 44 171 22 560 (nil) [1 uses])
(note 171 170 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:7 -1
     (nil))
(insn 173 172 174 22 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 174 173 175 22 (set (reg/v:SI 139 [ tmporx ])
        (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 175 174 176 22 (var_location:SI tmporx (reg/v:SI 139 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2456:14 -1
     (nil))
(debug_insn 176 175 177 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:7 -1
     (nil))
(debug_insn 177 176 178 22 (var_location:SI D#2 (not:SI (reg/v:SI 114 [ bkin_enable_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:17 -1
     (nil))
(debug_insn 178 177 179 22 (var_location:SI tmporx (and:SI (debug_expr:SI D#2)
        (reg/v:SI 139 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2459:14 -1
     (nil))
(debug_insn 179 178 180 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:7 -1
     (nil))
(insn 180 179 181 22 (set (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 180 182 22 (set (reg:SI 148)
        (ashift:SI (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
            (reg/v:SI 126 [ bkin_enable_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149 [ sBreakInputConfig_24(D)->Enable ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ bkin_enable_bitpos ])
            (nil))))
(insn 182 181 183 22 (set (reg:SI 150)
        (xor:SI (reg:SI 148)
            (reg/v:SI 139 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 183 182 184 22 (set (reg:SI 133 [ _29 ])
        (and:SI (reg:SI 150)
            (reg/v:SI 114 [ bkin_enable_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v:SI 114 [ bkin_enable_mask ])
            (nil))))
(insn 184 183 185 22 (set (reg/v:SI 140 [ tmporx ])
        (xor:SI (reg:SI 133 [ _29 ])
            (reg/v:SI 139 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
            (nil))))
(debug_insn 185 184 186 22 (var_location:SI tmporx (reg/v:SI 140 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2460:14 -1
     (nil))
(debug_insn 186 185 187 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:7 -1
     (nil))
(debug_insn 187 186 188 22 (var_location:SI D#1 (not:SI (reg/v:SI 125 [ bkin_polarity_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:17 -1
     (nil))
(debug_insn 188 187 189 22 (var_location:SI tmporx (and:SI (debug_expr:SI D#1)
        (reg/v:SI 140 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2463:14 -1
     (nil))
(debug_insn 189 188 190 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:7 -1
     (nil))
(insn 190 189 191 22 (set (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ sBreakInputConfig ])
        (nil)))
(insn 191 190 192 22 (set (reg:SI 151)
        (ashift:SI (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
            (reg/v:SI 127 [ bkin_polarity_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 152 [ sBreakInputConfig_24(D)->Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ bkin_polarity_bitpos ])
            (nil))))
(insn 192 191 193 22 (set (reg:SI 153)
        (xor:SI (reg:SI 151)
            (reg/v:SI 140 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 193 192 194 22 (set (reg:SI 135 [ _31 ])
        (and:SI (reg:SI 153)
            (reg/v:SI 125 [ bkin_polarity_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 125 [ bkin_polarity_mask ])
            (nil))))
(insn 194 193 195 22 (set (reg/v:SI 141 [ tmporx ])
        (xor:SI (reg:SI 135 [ _31 ])
            (reg/v:SI 140 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
            (nil))))
(debug_insn 195 194 196 22 (var_location:SI tmporx (reg/v:SI 141 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2464:14 -1
     (nil))
(debug_insn 196 195 197 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:7 -1
     (nil))
(insn 197 196 198 22 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 96 [0x60])) [1 _3->AF1+0 S4 A32])
        (reg/v:SI 141 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2467:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ tmporx ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(debug_insn 198 197 42 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2468:7 -1
     (nil))
(insn 42 198 201 22 (set (reg/v:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 24
(code_label 201 42 202 23 561 (nil) [1 uses])
(note 202 201 203 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:7 -1
     (nil))
(insn 204 203 205 23 (set (reg/f:SI 120 [ _8 ])
        (mem/f:SI (reg/v/f:SI 143 [ htim ]) [3 htim_23(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 205 204 206 23 (set (reg/v:SI 136 [ tmporx ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 206 205 207 23 (var_location:SI tmporx (reg/v:SI 136 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2473:14 -1
     (nil))
(debug_insn 207 206 208 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:7 -1
     (nil))
(debug_insn 208 207 209 23 (var_location:SI D#4 (not:SI (reg/v:SI 114 [ bkin_enable_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:17 -1
     (nil))
(debug_insn 209 208 210 23 (var_location:SI tmporx (and:SI (debug_expr:SI D#4)
        (reg/v:SI 136 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2476:14 -1
     (nil))
(debug_insn 210 209 211 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:7 -1
     (nil))
(insn 211 210 212 23 (set (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 4 [0x4])) [1 sBreakInputConfig_24(D)->Enable+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 212 211 213 23 (set (reg:SI 154)
        (ashift:SI (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
            (reg/v:SI 126 [ bkin_enable_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ sBreakInputConfig_24(D)->Enable ])
        (expr_list:REG_DEAD (reg/v:SI 126 [ bkin_enable_bitpos ])
            (nil))))
(insn 213 212 214 23 (set (reg:SI 156)
        (xor:SI (reg:SI 154)
            (reg/v:SI 136 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 214 213 215 23 (set (reg:SI 129 [ _25 ])
        (and:SI (reg:SI 156)
            (reg/v:SI 114 [ bkin_enable_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 114 [ bkin_enable_mask ])
            (nil))))
(insn 215 214 216 23 (set (reg/v:SI 137 [ tmporx ])
        (xor:SI (reg:SI 129 [ _25 ])
            (reg/v:SI 136 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 136 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
            (nil))))
(debug_insn 216 215 217 23 (var_location:SI tmporx (reg/v:SI 137 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2477:14 -1
     (nil))
(debug_insn 217 216 218 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:7 -1
     (nil))
(debug_insn 218 217 219 23 (var_location:SI D#3 (not:SI (reg/v:SI 125 [ bkin_polarity_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:17 -1
     (nil))
(debug_insn 219 218 220 23 (var_location:SI tmporx (and:SI (debug_expr:SI D#3)
        (reg/v:SI 137 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2480:14 -1
     (nil))
(debug_insn 220 219 221 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:7 -1
     (nil))
(insn 221 220 222 23 (set (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ sBreakInputConfig ])
                (const_int 8 [0x8])) [1 sBreakInputConfig_24(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ sBreakInputConfig ])
        (nil)))
(insn 222 221 223 23 (set (reg:SI 157)
        (ashift:SI (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
            (reg/v:SI 127 [ bkin_polarity_bitpos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158 [ sBreakInputConfig_24(D)->Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ bkin_polarity_bitpos ])
            (nil))))
(insn 223 222 224 23 (set (reg:SI 159)
        (xor:SI (reg:SI 157)
            (reg/v:SI 137 [ tmporx ]))) 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 224 223 225 23 (set (reg:SI 131 [ _27 ])
        (and:SI (reg:SI 159)
            (reg/v:SI 125 [ bkin_polarity_mask ]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/v:SI 125 [ bkin_polarity_mask ])
            (nil))))
(insn 225 224 226 23 (set (reg/v:SI 138 [ tmporx ])
        (xor:SI (reg:SI 131 [ _27 ])
            (reg/v:SI 137 [ tmporx ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 137 [ tmporx ])
        (expr_list:REG_DEAD (reg:SI 131 [ _27 ])
            (nil))))
(debug_insn 226 225 227 23 (var_location:SI tmporx (reg/v:SI 138 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2481:14 -1
     (nil))
(debug_insn 227 226 228 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:7 -1
     (nil))
(insn 228 227 229 23 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 100 [0x64])) [1 _8->AF2+0 S4 A32])
        (reg/v:SI 138 [ tmporx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2484:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmporx ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _8 ])
            (nil))))
(debug_insn 229 228 43 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2485:7 -1
     (nil))
(insn 43 229 230 23 (set (reg/v:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2348:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 230 43 231 24 562 (nil) [0 uses])
(note 231 230 232 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 24 (var_location:QI status (subreg:QI (reg/v:SI 142 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 233 232 234 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 234 233 235 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(insn 235 234 237 24 (set (reg:SI 160)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 235 238 24 (set (mem:QI (plus:SI (reg/v/f:SI 143 [ htim ])
                (const_int 60 [0x3c])) [0 htim_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v/f:SI 143 [ htim ])
            (nil))))
(debug_insn 238 237 239 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2492:3 -1
     (nil))
(debug_insn 239 238 252 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2494:3 -1
     (nil))
      ; pc falls through to BB 26
(code_label 252 239 251 25 563 (nil) [1 uses])
(note 251 252 45 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 45 251 240 25 (set (reg/v:SI 142 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2363:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 240 45 241 26 550 (nil) [0 uses])
(note 241 240 246 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 246 241 247 26 (set (reg/i:SI 0 r0)
        (reg/v:SI 142 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 142 [ <retval> ])
        (nil)))
(insn 247 246 0 26 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2495:1 -1
     (nil))

;; Function HAL_TIMEx_RemapConfig (HAL_TIMEx_RemapConfig, funcdef_no=361, decl_uid=9541, cgraph_uid=365, symbol_order=364)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_RemapConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r115={1d,1u} r117={1d,1u} r118={2d,1u} r119={1d,3u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,2u} 
;;    total ref usage 74{37d,37u,0e} in 27{27 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 114[27,27] 115[28,28] 117[29,29] 118[30,31] 119[32,32] 120[33,33] 121[34,34] 122[35,35] 123[36,36] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 119 120 121
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 119 120 121
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;; rd  gen 	(4) 100[24],119[32],120[33],121[34]
;; rd  kill	(4) 100[24],119[32],120[33],121[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; rd  out 	(6) 7[5],13[6],102[25],103[26],119[32],120[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d25(bb 0 insn -1) }u12(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; lr  def 	 114 115 117 118 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; live  gen 	 114 115 117 118 122 123
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],119[32],120[33]
;; rd  gen 	(6) 114[27],115[28],117[29],118[30],122[35],123[36]
;; rd  kill	(7) 114[27],115[28],117[29],118[30,31],122[35],123[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ d5(bb 0 insn -1) }u24(13){ d6(bb 0 insn -1) }u25(102){ d25(bb 0 insn -1) }u26(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],119[32],120[33]
;; rd  gen 	(1) 118[31]
;; rd  kill	(2) 118[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ d5(bb 0 insn -1) }u28(13){ d6(bb 0 insn -1) }u29(102){ d25(bb 0 insn -1) }u30(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],118[30,31]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u33(0){ d0(bb 5 insn 38) }u34(7){ d5(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 38) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 29 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
  Adding insn 38 to worklist
Processing use of (reg 118 [ <retval> ]) in insn 38:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 123) in insn 5:
  Adding insn 27 to worklist
Processing use of (reg 0 r0) in insn 39:
Processing use of (reg 114 [ _2 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 119 [ htim ]) in insn 20:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 24:
Processing use of (reg 117 [ _5 ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 120 [ Remap ]) in insn 23:
  Adding insn 3 to worklist
Processing use of (reg 122) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 115 [ _3 ]) in insn 22:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 119 [ htim ]) in insn 29:
Processing use of (subreg (reg 123) 0) in insn 29:
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 121 [ htim_9(D)->Lock ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 119 [ htim ]) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_RemapConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r115={1d,1u} r117={1d,1u} r118={2d,1u} r119={1d,3u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,2u} 
;;    total ref usage 74{37d,37u,0e} in 27{27 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 119 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 120 [ Remap ])
        (reg:SI 1 r1 [ Remap ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2608:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Remap ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2610:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2611:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 121 [ htim_9(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ htim_9(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ htim_9(D)->Lock ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 44)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 -1
     (nil))
(insn 20 19 21 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 119 [ htim ]) [3 htim_9(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 122)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -245761 [0xfffffffffffc3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 122)
            (reg/v:SI 120 [ Remap ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg/v:SI 120 [ Remap ])
            (nil))))
(insn 24 23 25 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 96 [0x60])) [1 _2->AF1+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2615:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(insn 27 26 29 3 (set (reg:SI 123)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 30 3 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ htim ])
                (const_int 60 [0x3c])) [0 htim_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 119 [ htim ])
        (nil)))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2617:3 -1
     (nil))
(debug_insn 31 30 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:3 -1
     (nil))
(insn 5 31 44 3 (set (reg:SI 118 [ <retval> ])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2619:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 44 5 43 4 575 (nil) [1 uses])
(note 43 44 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 43 32 4 (set (reg:SI 118 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2613:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 32 6 33 5 574 (nil) [0 uses])
(note 33 32 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 33 39 5 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 39 38 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2620:1 -1
     (nil))

;; Function HAL_TIMEx_TISelection (HAL_TIMEx_TISelection, funcdef_no=362, decl_uid=9545, cgraph_uid=366, symbol_order=365)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 21 count 15 (    1)


HAL_TIMEx_TISelection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,14u} r103={1d,13u} r114={1d,8u,2e} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r134={7d,2u} r135={1d,7u} r136={1d,4u} r137={1d,2u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 180{65d,113u,2e} in 76{76 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 114[30,30] 115[31,31] 117[32,32] 118[33,33] 119[34,34] 120[35,35] 121[36,36] 122[37,37] 123[38,38] 125[39,39] 126[40,40] 127[41,41] 129[42,42] 130[43,43] 131[44,44] 133[45,45] 134[46,52] 135[53,53] 136[54,54] 137[55,55] 138[56,56] 139[57,57] 141[58,58] 142[59,59] 143[60,60] 144[61,61] 145[62,62] 146[63,63] 147[64,64] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 13 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 135 136 137 138
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 135 136 137 138
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[28],103[29]
;; rd  gen 	(5) 100[27],135[53],136[54],137[55],138[56]
;; rd  kill	(8) 100[24,25,26,27],135[53],136[54],137[55],138[56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
;; rd  out 	(7) 7[5],13[6],102[28],103[29],135[53],136[54],137[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 11 4 8 9 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d28(bb 0 insn -1) }u13(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 137
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136 137
;; live  gen 	 139
;; live  kill	 100 [cc]
;; rd  in  	(7) 7[5],13[6],102[28],103[29],135[53],136[54],137[55]
;; rd  gen 	(1) 139[57]
;; rd  kill	(5) 100[24,25,26,27],139[57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; rd  out 	(6) 7[5],13[6],102[28],103[29],135[53],136[54]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d28(bb 0 insn -1) }u21(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 100 [cc] 114 115 117 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 100 [cc] 114 115 117 141 142
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],135[53],136[54]
;; rd  gen 	(6) 100[25],114[30],115[31],117[32],141[58],142[59]
;; rd  kill	(9) 100[24,25,26,27],114[30],115[31],117[32],141[58],142[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],114[30],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d28(bb 0 insn -1) }u36(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 100 [cc] 143
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],114[30],135[53]
;; rd  gen 	(2) 100[24],143[60]
;; rd  kill	(5) 100[24,25,26,27],143[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],114[30],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 5 )->[6]->( 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d28(bb 0 insn -1) }u44(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 118 119 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 118 119 134
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],114[30],135[53]
;; rd  gen 	(3) 118[33],119[34],134[52]
;; rd  kill	(9) 118[33],119[34],134[46,47,48,49,50,51,52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],134[52],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[7]->( 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(7){ d5(bb 0 insn -1) }u50(13){ d6(bb 0 insn -1) }u51(102){ d28(bb 0 insn -1) }u52(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 120 121 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 135
;; live  gen 	 120 121 134
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],114[30],135[53]
;; rd  gen 	(3) 120[35],121[36],134[51]
;; rd  kill	(9) 120[35],121[36],134[46,47,48,49,50,51,52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],134[51],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(7){ d5(bb 0 insn -1) }u58(13){ d6(bb 0 insn -1) }u59(102){ d28(bb 0 insn -1) }u60(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 122 123 125 134 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 122 123 125 134 144
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],135[53],136[54]
;; rd  gen 	(5) 122[37],123[38],125[39],134[50],144[61]
;; rd  kill	(11) 122[37],123[38],125[39],134[46,47,48,49,50,51,52],144[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],134[50],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ d5(bb 0 insn -1) }u69(13){ d6(bb 0 insn -1) }u70(102){ d28(bb 0 insn -1) }u71(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 126 127 129 134 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 126 127 129 134 145
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],135[53],136[54]
;; rd  gen 	(5) 126[40],127[41],129[42],134[49],145[62]
;; rd  kill	(11) 126[40],127[41],129[42],134[46,47,48,49,50,51,52],145[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],134[49],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ d5(bb 0 insn -1) }u80(13){ d6(bb 0 insn -1) }u81(102){ d28(bb 0 insn -1) }u82(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; lr  def 	 130 131 133 134 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 136
;; live  gen 	 130 131 133 134 146
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],135[53],136[54]
;; rd  gen 	(5) 130[43],131[44],133[45],134[48],146[63]
;; rd  kill	(11) 130[43],131[44],133[45],134[46,47,48,49,50,51,52],146[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],134[48],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(7){ d5(bb 0 insn -1) }u91(13){ d6(bb 0 insn -1) }u92(102){ d28(bb 0 insn -1) }u93(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 134
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],135[53],136[54]
;; rd  gen 	(1) 134[47]
;; rd  kill	(7) 134[46,47,48,49,50,51,52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; rd  out 	(6) 7[5],13[6],102[28],103[29],134[47],135[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 8 9 11 6 10 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(7){ d5(bb 0 insn -1) }u95(13){ d6(bb 0 insn -1) }u96(102){ d28(bb 0 insn -1) }u97(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135
;; live  gen 	 147
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[28],103[29],134[47,48,49,50,51,52],135[53]
;; rd  gen 	(1) 147[64]
;; rd  kill	(1) 147[64]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(10) 7[5],13[6],102[28],103[29],134[47,48,49,50,51,52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(7){ d5(bb 0 insn -1) }u102(13){ d6(bb 0 insn -1) }u103(102){ d28(bb 0 insn -1) }u104(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 134
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[28],103[29],135[53],136[54],137[55]
;; rd  gen 	(1) 134[46]
;; rd  kill	(7) 134[46,47,48,49,50,51,52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[5],13[6],102[28],103[29],134[46]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 13 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u105(7){ d5(bb 0 insn -1) }u106(13){ d6(bb 0 insn -1) }u107(102){ d28(bb 0 insn -1) }u108(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(11) 7[5],13[6],102[28],103[29],134[46,47,48,49,50,51,52]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u111(0){ d0(bb 14 insn 114) }u112(7){ d5(bb 0 insn -1) }u113(13){ d6(bb 0 insn -1) }u114(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 14 insn 114) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 46 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 50 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 105 to worklist
  Adding insn 115 to worklist
Finished finding needed instructions:
  Adding insn 114 to worklist
Processing use of (reg 134 [ <retval> ]) in insn 114:
  Adding insn 10 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 11 to worklist
  Adding insn 12 to worklist
Processing use of (reg 0 r0) in insn 115:
Processing use of (reg 135 [ htim ]) in insn 105:
  Adding insn 2 to worklist
Processing use of (subreg (reg 147) 0) in insn 105:
  Adding insn 103 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 130 [ _18 ]) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 135 [ htim ]) in insn 92:
Processing use of (reg 130 [ _18 ]) in insn 96:
Processing use of (reg 133 [ _21 ]) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 136 [ TISelection ]) in insn 95:
  Adding insn 3 to worklist
Processing use of (reg 146) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 131 [ _19 ]) in insn 94:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 126 [ _14 ]) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 135 [ htim ]) in insn 81:
Processing use of (reg 126 [ _14 ]) in insn 85:
Processing use of (reg 129 [ _17 ]) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 136 [ TISelection ]) in insn 84:
Processing use of (reg 145) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 127 [ _15 ]) in insn 83:
Processing use of (reg 122 [ _10 ]) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 135 [ htim ]) in insn 70:
Processing use of (reg 122 [ _10 ]) in insn 74:
Processing use of (reg 125 [ _13 ]) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 136 [ TISelection ]) in insn 73:
Processing use of (reg 144) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 123 [ _11 ]) in insn 72:
Processing use of (reg 114 [ _2 ]) in insn 62:
  Adding insn 38 to worklist
Processing use of (reg 135 [ htim ]) in insn 38:
Processing use of (reg 114 [ _2 ]) in insn 64:
Processing use of (reg 121 [ _9 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 120 [ _8 ]) in insn 63:
Processing use of (reg 114 [ _2 ]) in insn 54:
Processing use of (reg 114 [ _2 ]) in insn 56:
Processing use of (reg 119 [ _7 ]) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 118 [ _6 ]) in insn 55:
Processing use of (reg 100 cc) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 114 [ _2 ]) in insn 49:
Processing use of (reg 143) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 114 [ _2 ]) in insn 39:
Processing use of (reg 114 [ _2 ]) in insn 42:
Processing use of (reg 117 [ _5 ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 136 [ TISelection ]) in insn 41:
Processing use of (reg 141) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 115 [ _3 ]) in insn 40:
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 114 [ _2 ]) in insn 45:
Processing use of (reg 142) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 135 [ htim ]) in insn 28:
Processing use of (subreg (reg 139) 0) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 137 [ Channel ]) in insn 31:
  Adding insn 4 to worklist
Processing use of (reg 137 [ Channel ]) in insn 31:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 100 cc) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 138 [ htim_27(D)->Lock ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 135 [ htim ]) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_TISelection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,14u} r13={1d,14u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,14u} r103={1d,13u} r114={1d,8u,2e} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,2u} r123={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r134={7d,2u} r135={1d,7u} r136={1d,4u} r137={1d,2u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 180{65d,113u,2e} in 76{76 regular + 0 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 3 2 (set (reg/v/f:SI 135 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 136 [ TISelection ])
        (reg:SI 1 r1 [ TISelection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ TISelection ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 137 [ Channel ])
        (reg:SI 2 r2 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Channel ])
        (nil)))
(note 5 4 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 5 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2786:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2787:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 138 [ htim_27(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ htim_27(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ htim_27(D)->Lock ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 120)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(insn 26 25 28 3 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 26 29 3 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 -1
     (nil))
(jump_insn 31 30 35 3 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 137 [ Channel ])
                        (const_int 12 [0xc]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 137 [ Channel ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 32)) [0  S4 A32])
                    (label_ref:SI 124)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 32))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg/v:SI 137 [ Channel ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 98 (nil))))
 -> 32)
(code_label 35 31 36 4 583 (nil) [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 -1
     (nil))
(insn 38 37 39 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 141)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 41 40 42 4 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 141)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 92 [0x5c])) [1 _2->TISEL+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2794:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 142)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 142))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 51)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 5 (set (reg:SI 143)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 114 [ _2 ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 114 [ _2 ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 50 49 51 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2797:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 59)
(code_label 51 50 52 6 584 (nil) [1 uses])
(note 52 51 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 -1
     (nil))
(insn 54 53 55 6 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 6 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 56 55 10 6 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2799:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(insn 10 56 59 6 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 59 10 60 7 585 (nil) [1 uses])
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 -1
     (nil))
(insn 62 61 63 7 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 7 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 64 63 6 7 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 104 [0x68])) [1 _2->OR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2803:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(insn 6 64 67 7 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 67 6 68 8 582 (nil) [1 uses])
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 -1
     (nil))
(insn 70 69 71 8 (set (reg/f:SI 122 [ _10 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 8 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 92 [0x5c])) [1 _10->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 144)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -3841 [0xfffffffffffff0ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 73 72 74 8 (set (reg:SI 125 [ _13 ])
        (ior:SI (reg:SI 144)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 74 73 75 8 (set (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 92 [0x5c])) [1 _10->TISEL+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2807:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 122 [ _10 ])
            (nil))))
(debug_insn 75 74 7 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2808:7 -1
     (nil))
(insn 7 75 78 8 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 78 7 79 9 581 (nil) [1 uses])
(note 79 78 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 -1
     (nil))
(insn 81 80 82 9 (set (reg/f:SI 126 [ _14 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 9 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 92 [0x5c])) [1 _14->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 9 (set (reg:SI 145)
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 84 83 85 9 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 145)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 85 84 86 9 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 92 [0x5c])) [1 _14->TISEL+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2810:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(debug_insn 86 85 8 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2811:7 -1
     (nil))
(insn 8 86 89 9 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 89 8 90 10 579 (nil) [1 uses])
(note 90 89 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 -1
     (nil))
(insn 92 91 93 10 (set (reg/f:SI 130 [ _18 ])
        (mem/f:SI (reg/v/f:SI 135 [ htim ]) [3 htim_27(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 94 10 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 92 [0x5c])) [1 _18->TISEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 93 95 10 (set (reg:SI 146)
        (and:SI (reg:SI 131 [ _19 ])
            (const_int -251658241 [0xfffffffff0ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 95 94 96 10 (set (reg:SI 133 [ _21 ])
        (ior:SI (reg:SI 146)
            (reg/v:SI 136 [ TISelection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 136 [ TISelection ])
            (nil))))
(insn 96 95 97 10 (set (mem/v:SI (plus:SI (reg/f:SI 130 [ _18 ])
                (const_int 92 [0x5c])) [1 _18->TISEL+0 S4 A32])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2813:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
            (nil))))
(debug_insn 97 96 9 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2814:7 -1
     (nil))
(insn 9 97 124 10 (set (reg/v:SI 134 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2783:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 124 9 123 11 587 (nil) [10 uses])
(note 123 124 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 123 98 11 (set (reg/v:SI 134 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2791:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 98 11 99 12 578 (nil) [0 uses])
(note 99 98 100 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 12 (var_location:QI status (subreg:QI (reg/v:SI 134 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 101 100 102 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(insn 103 102 105 12 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 103 106 12 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ htim ])
                (const_int 60 [0x3c])) [0 htim_27(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ htim ])
            (nil))))
(debug_insn 106 105 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2820:3 -1
     (nil))
(debug_insn 107 106 120 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2822:3 -1
     (nil))
      ; pc falls through to BB 14
(code_label 120 107 119 13 586 (nil) [1 uses])
(note 119 120 12 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 12 119 108 13 (set (reg/v:SI 134 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2789:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 108 12 109 14 577 (nil) [0 uses])
(note 109 108 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 114 109 115 14 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ <retval> ])
        (nil)))
(insn 115 114 0 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2823:1 -1
     (nil))

;; Function HAL_TIMEx_GroupChannel5 (HAL_TIMEx_GroupChannel5, funcdef_no=363, decl_uid=9538, cgraph_uid=367, symbol_order=366)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_GroupChannel5

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={2d,1u} r120={1d,5u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,2u} 
;;    total ref usage 84{40d,44u,0e} in 36{36 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 118[31,31] 119[32,33] 120[34,34] 121[35,35] 122[36,36] 123[37,37] 125[38,38] 127[39,39] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 121 122
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 120 121 122
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;; rd  gen 	(4) 100[24],120[34],121[35],122[36]
;; rd  kill	(4) 100[24],120[34],121[35],122[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; rd  out 	(6) 7[5],13[6],102[25],103[26],120[34],121[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d25(bb 0 insn -1) }u12(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; lr  def 	 114 115 116 117 118 119 123 125 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 121
;; live  gen 	 114 115 116 117 118 119 123 125 127
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],120[34],121[35]
;; rd  gen 	(9) 114[27],115[28],116[29],117[30],118[31],119[32],123[37],125[38],127[39]
;; rd  kill	(10) 114[27],115[28],116[29],117[30],118[31],119[32,33],123[37],125[38],127[39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[5],13[6],102[25],103[26],119[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d25(bb 0 insn -1) }u33(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],120[34],121[35]
;; rd  gen 	(1) 119[33]
;; rd  kill	(2) 119[32,33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[5],13[6],102[25],103[26],119[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(7){ d5(bb 0 insn -1) }u35(13){ d6(bb 0 insn -1) }u36(102){ d25(bb 0 insn -1) }u37(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],119[32,33]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u40(0){ d0(bb 5 insn 49) }u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 49) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 50 to worklist
Finished finding needed instructions:
  Adding insn 49 to worklist
Processing use of (reg 119 [ <retval> ]) in insn 49:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 127) in insn 5:
  Adding insn 38 to worklist
Processing use of (reg 0 r0) in insn 50:
Processing use of (reg 120 [ htim ]) in insn 22:
  Adding insn 2 to worklist
Processing use of (subreg (reg 123) 0) in insn 22:
  Adding insn 20 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 120 [ htim ]) in insn 24:
Processing use of (reg 114 [ _2 ]) in insn 27:
Processing use of (reg 116 [ _4 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 115 [ _3 ]) in insn 26:
Processing use of (reg 114 [ _2 ]) in insn 29:
Processing use of (reg 114 [ _2 ]) in insn 31:
Processing use of (reg 118 [ _6 ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 117 [ _5 ]) in insn 30:
Processing use of (reg 121 [ Channels ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 120 [ htim ]) in insn 35:
Processing use of (subreg (reg 125) 0) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 120 [ htim ]) in insn 40:
Processing use of (subreg (reg 127) 0) in insn 40:
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 122 [ htim_10(D)->Lock ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 120 [ htim ]) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_GroupChannel5

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={2d,1u} r120={1d,5u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,2u} 
;;    total ref usage 84{40d,44u,0e} in 36{36 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 120 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 121 [ Channels ])
        (reg:SI 1 r1 [ Channels ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2837:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channels ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2839:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2840:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 122 [ htim_10(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ htim_10(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ htim_10(D)->Lock ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 55)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:3 -1
     (nil))
(insn 20 19 22 3 (set (reg:SI 123)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 20 23 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2845:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:3 -1
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 120 [ htim ]) [3 htim_10(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 536870911 [0x1fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2848:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:3 -1
     (nil))
(insn 29 28 30 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 3 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 121 [ Channels ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ Channels ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 31 30 32 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 72 [0x48])) [1 _2->CCR5+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2851:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:3 -1
     (nil))
(insn 33 32 35 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 33 36 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 61 [0x3d])) [0 htim_10(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2854:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(insn 38 37 40 3 (set (reg:SI 127)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 38 41 3 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ htim ])
                (const_int 60 [0x3c])) [0 htim_10(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ htim ])
        (nil)))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2856:3 -1
     (nil))
(debug_insn 42 41 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:3 -1
     (nil))
(insn 5 42 55 3 (set (reg:SI 119 [ <retval> ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2858:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 55 5 54 4 596 (nil) [1 uses])
(note 54 55 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 54 43 4 (set (reg:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2843:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 43 6 44 5 595 (nil) [0 uses])
(note 44 43 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 44 50 5 (set (reg/i:SI 0 r0)
        (reg:SI 119 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ <retval> ])
        (nil)))
(insn 50 49 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2859:1 -1
     (nil))

;; Function HAL_TIMEx_DisarmBreakInput (HAL_TIMEx_DisarmBreakInput, funcdef_no=364, decl_uid=9548, cgraph_uid=368, symbol_order=367)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 12 (    1)


HAL_TIMEx_DisarmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r113={1d,3u} r115={1d,1u} r116={1d,1u} r117={1d,3u} r119={1d,1u} r120={1d,1u} r121={1d,2u,1e} r122={1d,2u,1e} r123={5d,2u} r124={1d,2u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 126{49d,75u,2e} in 47{47 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 113[30,30] 115[31,31] 116[32,32] 117[33,33] 119[34,34] 120[35,35] 121[36,36] 122[37,37] 123[38,42] 124[43,43] 125[44,44] 126[45,45] 127[46,46] 128[47,47] 129[48,48] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[28],103[29]
;; rd  gen 	(3) 100[27],124[43],125[44]
;; rd  kill	(6) 100[24,25,26,27],124[43],125[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; rd  out 	(6) 7[5],13[6],102[28],103[29],124[43],125[44]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d28(bb 0 insn -1) }u11(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],124[43],125[44]
;; rd  gen 	(1) 100[26]
;; rd  kill	(4) 100[24,25,26,27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[5],13[6],102[28],103[29],124[43]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d28(bb 0 insn -1) }u17(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],124[43]
;; rd  gen 	(1) 123[42]
;; rd  kill	(5) 123[38,39,40,41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[5],13[6],102[28],103[29],123[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d28(bb 0 insn -1) }u21(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 113 122 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc] 113 122 126 127
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],124[43],125[44]
;; rd  gen 	(5) 100[25],113[30],122[37],126[45],127[46]
;; rd  kill	(8) 100[24,25,26,27],113[30],122[37],126[45],127[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[28],103[29],113[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d28(bb 0 insn -1) }u33(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 115 116 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 115 116 123
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],113[30]
;; rd  gen 	(3) 115[31],116[32],123[41]
;; rd  kill	(7) 115[31],116[32],123[38,39,40,41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[5],13[6],102[28],103[29],123[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d28(bb 0 insn -1) }u41(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 117 121 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc] 117 121 128 129
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],124[43]
;; rd  gen 	(5) 100[24],117[33],121[36],128[47],129[48]
;; rd  kill	(8) 100[24,25,26,27],117[33],121[36],128[47],129[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; rd  out 	(5) 7[5],13[6],102[28],103[29],117[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ d5(bb 0 insn -1) }u51(13){ d6(bb 0 insn -1) }u52(102){ d28(bb 0 insn -1) }u53(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 119 120 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 119 120 123
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],117[33]
;; rd  gen 	(3) 119[34],120[35],123[40]
;; rd  kill	(7) 119[34],120[35],123[38,39,40,41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[5],13[6],102[28],103[29],123[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(7){ d5(bb 0 insn -1) }u59(13){ d6(bb 0 insn -1) }u60(102){ d28(bb 0 insn -1) }u61(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],113[30]
;; rd  gen 	(1) 123[39]
;; rd  kill	(5) 123[38,39,40,41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[5],13[6],102[28],103[29],123[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(7){ d5(bb 0 insn -1) }u63(13){ d6(bb 0 insn -1) }u64(102){ d28(bb 0 insn -1) }u65(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],117[33]
;; rd  gen 	(1) 123[38]
;; rd  kill	(5) 123[38,39,40,41,42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; rd  out 	(5) 7[5],13[6],102[28],103[29],123[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 6 4 8 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u66(7){ d5(bb 0 insn -1) }u67(13){ d6(bb 0 insn -1) }u68(102){ d28(bb 0 insn -1) }u69(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(9) 7[5],13[6],102[28],103[29],123[38,39,40,41,42]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u73(0){ d0(bb 11 insn 68) }u74(7){ d5(bb 0 insn -1) }u75(13){ d6(bb 0 insn -1) }u76(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 11 insn 68) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 22 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 69 to worklist
Finished finding needed instructions:
  Adding insn 68 to worklist
Processing use of (reg 123 [ <retval> ]) in insn 68:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 9 to worklist
Processing use of (reg 0 r0) in insn 69:
Processing use of (reg 117 [ _5 ]) in insn 57:
  Adding insn 47 to worklist
Processing use of (reg 124 [ htim ]) in insn 47:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 117 [ _5 ]) in insn 59:
Processing use of (reg 120 [ _8 ]) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 119 [ _7 ]) in insn 58:
Processing use of (reg 117 [ _5 ]) in insn 48:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 129) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 121 [ tmpbdtr ]) in insn 52:
Processing use of (reg 128) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 113 [ _1 ]) in insn 39:
  Adding insn 29 to worklist
Processing use of (reg 124 [ htim ]) in insn 29:
Processing use of (reg 113 [ _1 ]) in insn 41:
Processing use of (reg 116 [ _4 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 115 [ _3 ]) in insn 40:
Processing use of (reg 113 [ _1 ]) in insn 30:
Processing use of (reg 100 cc) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 127) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 122 [ tmpbdtr ]) in insn 34:
Processing use of (reg 126) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 125 [ BreakInput ]) in insn 21:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 125 [ BreakInput ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisarmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,11u} r103={1d,10u} r113={1d,3u} r115={1d,1u} r116={1d,1u} r117={1d,3u} r119={1d,1u} r120={1d,1u} r121={1d,2u,1e} r122={1d,2u,1e} r123={5d,2u} r124={1d,2u} r125={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 126{49d,75u,2e} in 47{47 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 124 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 125 [ BreakInput ])
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2875:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2877:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2880:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2881:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 26)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ BreakInput ])
        (nil)))
(jump_insn 22 21 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 44)
(note 25 22 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 26 4 (set (reg/v:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2883:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 26 8 27 5 602 (nil) [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:7 -1
     (nil))
(insn 29 28 30 5 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
        (nil)))
(insn 30 29 31 5 (set (reg/v:SI 122 [ tmpbdtr ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 5 (var_location:SI tmpbdtr (reg/v:SI 122 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2888:15 -1
     (nil))
(debug_insn 32 31 33 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:7 -1
     (nil))
(insn 33 32 34 5 (set (reg:SI 126)
        (const_int 268468224 [0x10008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 5 (set (reg:SI 127)
        (and:SI (reg/v:SI 122 [ tmpbdtr ])
            (reg:SI 126))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:65 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/v:SI 122 [ tmpbdtr ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 122 [ tmpbdtr ])
                    (const_int 268468224 [0x10008000]))
                (nil)))))
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 36 35 37 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2889:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 74)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 6 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 41 40 5 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2893:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(insn 5 41 44 6 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 44 5 45 7 603 (nil) [1 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:7 -1
     (nil))
(insn 47 46 48 7 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (reg/v/f:SI 124 [ htim ]) [3 htim_13(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ htim ])
        (nil)))
(insn 48 47 49 7 (set (reg/v:SI 121 [ tmpbdtr ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 48 50 7 (var_location:SI tmpbdtr (reg/v:SI 121 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2901:15 -1
     (nil))
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:7 -1
     (nil))
(insn 51 50 52 7 (set (reg:SI 128)
        (const_int 536903680 [0x20008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 7 (set (reg:SI 129)
        (and:SI (reg/v:SI 121 [ tmpbdtr ])
            (reg:SI 128))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:67 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg/v:SI 121 [ tmpbdtr ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 121 [ tmpbdtr ])
                    (const_int 536903680 [0x20008000]))
                (nil)))))
(insn 53 52 54 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 54 53 55 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 78)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2902:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 78)
(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 8 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 59 58 6 8 (set (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 68 [0x44])) [1 _5->BDTR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2906:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(insn 6 59 74 8 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 74 6 73 9 605 (nil) [1 uses])
(note 73 74 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 73 78 9 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 78 7 77 10 606 (nil) [1 uses])
(note 77 78 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 77 60 10 (set (reg/v:SI 123 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2876:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 60 9 61 11 604 (nil) [0 uses])
(note 61 60 62 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 11 (var_location:QI status (subreg:QI (reg/v:SI 123 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 63 62 68 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2915:3 -1
     (nil))
(insn 68 63 69 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 123 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ <retval> ])
        (nil)))
(insn 69 68 0 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2916:1 -1
     (nil))

;; Function HAL_TIMEx_ReArmBreakInput (HAL_TIMEx_ReArmBreakInput, funcdef_no=365, decl_uid=9551, cgraph_uid=369, symbol_order=368)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 31 count 22 (  1.1)


HAL_TIMEx_ReArmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,19u} r12={8d} r13={1d,23u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={16d,12u} r101={4d} r102={1d,19u} r103={1d,18u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r116={1d,1u} r118={2d,2u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={2d,2u} r129={1d,1u} r131={1d,1u} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={3d,1u} r142={1d,8u} r143={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 539{397d,142u,0e} in 88{84 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 3[16,20] 7[21,21] 12[22,29] 13[30,30] 14[31,35] 15[36,39] 16[40,44] 17[45,49] 18[50,54] 19[55,59] 20[60,64] 21[65,69] 22[70,74] 23[75,79] 24[80,84] 25[85,89] 26[90,94] 27[95,99] 28[100,104] 29[105,109] 30[110,114] 31[115,119] 48[120,123] 49[124,127] 50[128,131] 51[132,135] 52[136,139] 53[140,143] 54[144,147] 55[148,151] 56[152,155] 57[156,159] 58[160,163] 59[164,167] 60[168,171] 61[172,175] 62[176,179] 63[180,183] 64[184,187] 65[188,191] 66[192,195] 67[196,199] 68[200,203] 69[204,207] 70[208,211] 71[212,215] 72[216,219] 73[220,223] 74[224,227] 75[228,231] 76[232,235] 77[236,239] 78[240,243] 79[244,247] 80[248,251] 81[252,255] 82[256,259] 83[260,263] 84[264,267] 85[268,271] 86[272,275] 87[276,279] 88[280,283] 89[284,287] 90[288,291] 91[292,295] 92[296,299] 93[300,303] 94[304,307] 95[308,311] 96[312,315] 97[316,319] 98[320,323] 99[324,327] 100[328,343] 101[344,347] 102[348,348] 103[349,349] 104[350,353] 105[354,357] 106[358,361] 113[362,362] 114[363,363] 116[364,364] 118[365,366] 119[367,367] 121[368,368] 123[369,369] 124[370,370] 126[371,371] 128[372,373] 129[374,374] 131[375,375] 133[376,376] 134[377,377] 135[378,378] 136[379,379] 138[380,380] 139[381,381] 141[382,384] 142[385,385] 143[386,386] 144[387,387] 145[388,388] 146[389,389] 147[390,390] 148[391,391] 149[392,392] 150[393,393] 151[394,394] 152[395,395] 153[396,396] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d30(13){ }d35(14){ }d44(16){ }d49(17){ }d54(18){ }d59(19){ }d64(20){ }d69(21){ }d74(22){ }d79(23){ }d84(24){ }d89(25){ }d94(26){ }d99(27){ }d104(28){ }d109(29){ }d114(30){ }d119(31){ }d348(102){ }d349(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[10],2[15],3[20],7[21],13[30],14[35],16[44],17[49],18[54],19[59],20[64],21[69],22[74],23[79],24[84],25[89],26[94],27[99],28[104],29[109],30[114],31[119],102[348],103[349]
;; rd  kill	(110) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],3[16,17,18,19,20],7[21],13[30],14[31,32,33,34,35],16[40,41,42,43,44],17[45,46,47,48,49],18[50,51,52,53,54],19[55,56,57,58,59],20[60,61,62,63,64],21[65,66,67,68,69],22[70,71,72,73,74],23[75,76,77,78,79],24[80,81,82,83,84],25[85,86,87,88,89],26[90,91,92,93,94],27[95,96,97,98,99],28[100,101,102,103,104],29[105,106,107,108,109],30[110,111,112,113,114],31[115,116,117,118,119],102[348],103[349]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[5],1[10],7[21],13[30],102[348],103[349]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d21(bb 0 insn -1) }u1(13){ d30(bb 0 insn -1) }u2(102){ d348(bb 0 insn -1) }u3(103){ d349(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 142 143
;; live  kill	
;; rd  in  	(6) 0[5],1[10],7[21],13[30],102[348],103[349]
;; rd  gen 	(3) 100[343],142[385],143[386]
;; rd  kill	(18) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],142[385],143[386]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; rd  out 	(6) 7[21],13[30],102[348],103[349],142[385],143[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[3]->( 4 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d21(bb 0 insn -1) }u9(13){ d30(bb 0 insn -1) }u10(102){ d348(bb 0 insn -1) }u11(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 143
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[348],103[349],142[385],143[386]
;; rd  gen 	(1) 100[342]
;; rd  kill	(16) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[21],13[30],102[348],103[349],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 3 )->[4]->( 19 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d21(bb 0 insn -1) }u15(13){ d30(bb 0 insn -1) }u16(102){ d348(bb 0 insn -1) }u17(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; rd  in  	(5) 7[21],13[30],102[348],103[349],142[385]
;; rd  gen 	(1) 141[384]
;; rd  kill	(3) 141[382,383,384]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; rd  out 	(5) 7[21],13[30],102[348],103[349],141[384]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 2 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ d21(bb 0 insn -1) }u19(13){ d30(bb 0 insn -1) }u20(102){ d348(bb 0 insn -1) }u21(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 113 114 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 100 [cc] 113 114 144
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[348],103[349],142[385],143[386]
;; rd  gen 	(4) 100[341],113[362],114[363],144[387]
;; rd  kill	(19) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],113[362],114[363],144[387]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[21],13[30],102[348],103[349],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 13 14 5 7 12 18 )->[6]->( 19 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u27(7){ d21(bb 0 insn -1) }u28(13){ d30(bb 0 insn -1) }u29(102){ d348(bb 0 insn -1) }u30(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[348],103[349],133[376],134[377],142[385]
;; rd  gen 	(1) 141[383]
;; rd  kill	(3) 141[382,383,384]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; rd  out 	(5) 7[21],13[30],102[348],103[349],141[383]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 5 )->[7]->( 8 6 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u31(7){ d21(bb 0 insn -1) }u32(13){ d30(bb 0 insn -1) }u33(102){ d348(bb 0 insn -1) }u34(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 135 136 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0] 100 [cc] 134 135 136 145
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[21],13[30],102[348],103[349],142[385]
;; rd  gen 	(6) 0[4],100[339],134[377],135[378],136[379],145[388]
;; rd  kill	(31) 0[0,1,2,3,4,5],14[31,32,33,34,35],100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],134[377],135[378],136[379],145[388]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; rd  out 	(6) 7[21],13[30],102[348],103[349],134[377],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 7 12 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ d21(bb 0 insn -1) }u44(13){ d30(bb 0 insn -1) }u45(102){ d348(bb 0 insn -1) }u46(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  gen 	 0 [r0] 100 [cc] 116 146
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[21],13[30],100[335],102[348],103[349],121[368],134[377],142[385],148[391]
;; rd  gen 	(4) 0[3],100[337],116[364],146[389]
;; rd  kill	(29) 0[0,1,2,3,4,5],14[31,32,33,34,35],100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],116[364],146[389]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; rd  out 	(6) 7[21],13[30],102[348],103[349],134[377],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 8 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ d21(bb 0 insn -1) }u54(13){ d30(bb 0 insn -1) }u55(102){ d348(bb 0 insn -1) }u56(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  gen 	 118
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[348],103[349],134[377],142[385]
;; rd  gen 	(1) 118[366]
;; rd  kill	(2) 118[365,366]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; rd  out 	(7) 7[21],13[30],102[348],103[349],118[366],134[377],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ d21(bb 0 insn -1) }u59(13){ d30(bb 0 insn -1) }u60(102){ d348(bb 0 insn -1) }u61(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 118 119 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  gen 	 100 [cc] 118 119 147
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[348],103[349],134[377],142[385]
;; rd  gen 	(4) 100[336],118[365],119[367],147[390]
;; rd  kill	(20) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],118[365,366],119[367],147[390]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; rd  out 	(7) 7[21],13[30],102[348],103[349],118[365],134[377],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 10 17 )->[11]->( 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ d21(bb 0 insn -1) }u68(13){ d30(bb 0 insn -1) }u69(102){ d348(bb 0 insn -1) }u70(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[348],103[349],118[365],128[372],133[376],134[377],142[385]
;; rd  gen 	(1) 141[382]
;; rd  kill	(3) 141[382,383,384]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; rd  out 	(5) 7[21],13[30],102[348],103[349],141[382]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 9 10 )->[12]->( 8 6 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u71(7){ d21(bb 0 insn -1) }u72(13){ d30(bb 0 insn -1) }u73(102){ d348(bb 0 insn -1) }u74(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 121 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 134 142
;; live  gen 	 100 [cc] 121 148
;; live  kill	
;; rd  in  	(8) 7[21],13[30],102[348],103[349],118[365,366],134[377],142[385]
;; rd  gen 	(3) 100[335],121[368],148[391]
;; rd  kill	(18) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],121[368],148[391]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 142
;; rd  out 	(6) 7[21],13[30],102[348],103[349],134[377],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 3 )->[13]->( 14 6 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u79(7){ d21(bb 0 insn -1) }u80(13){ d30(bb 0 insn -1) }u81(102){ d348(bb 0 insn -1) }u82(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 123 124 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 100 [cc] 123 124 149
;; live  kill	
;; rd  in  	(5) 7[21],13[30],102[348],103[349],142[385]
;; rd  gen 	(4) 100[334],123[369],124[370],149[392]
;; rd  kill	(19) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],123[369],124[370],149[392]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; rd  out 	(5) 7[21],13[30],102[348],103[349],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 13 )->[14]->( 15 6 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ d21(bb 0 insn -1) }u89(13){ d30(bb 0 insn -1) }u90(102){ d348(bb 0 insn -1) }u91(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 133 138 139 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0] 100 [cc] 133 138 139 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[21],13[30],102[348],103[349],142[385]
;; rd  gen 	(6) 0[2],100[332],133[376],138[380],139[381],150[393]
;; rd  kill	(31) 0[0,1,2,3,4,5],14[31,32,33,34,35],100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],133[376],138[380],139[381],150[393]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; rd  out 	(6) 7[21],13[30],102[348],103[349],133[376],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 14 18 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u100(7){ d21(bb 0 insn -1) }u101(13){ d30(bb 0 insn -1) }u102(102){ d348(bb 0 insn -1) }u103(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  gen 	 0 [r0] 100 [cc] 126 151
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[21],13[30],100[328],102[348],103[349],131[375],133[376],142[385],153[396]
;; rd  gen 	(4) 0[1],100[330],126[371],151[394]
;; rd  kill	(29) 0[0,1,2,3,4,5],14[31,32,33,34,35],100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],126[371],151[394]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; rd  out 	(6) 7[21],13[30],102[348],103[349],133[376],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u110(7){ d21(bb 0 insn -1) }u111(13){ d30(bb 0 insn -1) }u112(102){ d348(bb 0 insn -1) }u113(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  gen 	 128
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[348],103[349],133[376],142[385]
;; rd  gen 	(1) 128[373]
;; rd  kill	(2) 128[372,373]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; rd  out 	(7) 7[21],13[30],102[348],103[349],128[373],133[376],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 15 )->[17]->( 11 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u115(7){ d21(bb 0 insn -1) }u116(13){ d30(bb 0 insn -1) }u117(102){ d348(bb 0 insn -1) }u118(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 100 [cc] 128 129 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  gen 	 100 [cc] 128 129 152
;; live  kill	
;; rd  in  	(6) 7[21],13[30],102[348],103[349],133[376],142[385]
;; rd  gen 	(4) 100[329],128[372],129[374],152[395]
;; rd  kill	(20) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],128[372,373],129[374],152[395]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; rd  out 	(7) 7[21],13[30],102[348],103[349],128[372],133[376],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 16 17 )->[18]->( 15 6 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u124(7){ d21(bb 0 insn -1) }u125(13){ d30(bb 0 insn -1) }u126(102){ d348(bb 0 insn -1) }u127(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 131 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 133 142
;; live  gen 	 100 [cc] 131 153
;; live  kill	
;; rd  in  	(8) 7[21],13[30],102[348],103[349],128[372,373],133[376],142[385]
;; rd  gen 	(3) 100[328],131[375],153[396]
;; rd  kill	(18) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343],131[375],153[396]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 142
;; rd  out 	(6) 7[21],13[30],102[348],103[349],133[376],142[385]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 6 11 4 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u132(7){ d21(bb 0 insn -1) }u133(13){ d30(bb 0 insn -1) }u134(102){ d348(bb 0 insn -1) }u135(103){ d349(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[21],13[30],102[348],103[349],141[382,383,384]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[21],13[30],102[348],103[349]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }
;;   reg 103 { d349(bb 0 insn -1) }

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u138(0){ d0(bb 19 insn 144) }u139(7){ d21(bb 0 insn -1) }u140(13){ d30(bb 0 insn -1) }u141(102){ d348(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[21],13[30],102[348],103[349]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 19 insn 144) }
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d348(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 20 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 38 to worklist
  Adding insn 57 to worklist
  Adding insn 51 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 103 to worklist
  Adding insn 100 to worklist
  Adding insn 94 to worklist
  Adding insn 112 to worklist
  Adding insn 106 to worklist
  Adding insn 125 to worklist
  Adding insn 121 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 145 to worklist
Finished finding needed instructions:
  Adding insn 144 to worklist
Processing use of (reg 141 [ <retval> ]) in insn 144:
  Adding insn 7 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 145:
Processing use of (reg 128 [ _17 ]) in insn 129:
  Adding insn 114 to worklist
  Adding insn 120 to worklist
Processing use of (reg 142 [ htim ]) in insn 120:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 142 [ htim ]) in insn 114:
Processing use of (reg 100 cc) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 153) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 131 [ _21 ]) in insn 131:
Processing use of (reg 128 [ _17 ]) in insn 121:
Processing use of (reg 100 cc) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 152) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 129 [ _18 ]) in insn 123:
Processing use of (reg 13 sp) in insn 106:
Processing use of (reg 100 cc) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 151) in insn 111:
  Adding insn 108 to worklist
Processing use of (reg 126 [ _15 ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 133 [ tickstart ]) in insn 108:
  Adding insn 95 to worklist
Processing use of (reg 0 r0) in insn 95:
Processing use of (reg 0 r0) in insn 107:
Processing use of (reg 13 sp) in insn 94:
Processing use of (reg 138 [ _43 ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 142 [ htim ]) in insn 99:
Processing use of (reg 100 cc) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 150) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 139 [ _44 ]) in insn 101:
Processing use of (reg 123 [ _12 ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 142 [ htim ]) in insn 87:
Processing use of (reg 100 cc) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 149) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 124 [ _13 ]) in insn 89:
Processing use of (reg 118 [ _6 ]) in insn 76:
  Adding insn 59 to worklist
  Adding insn 65 to worklist
Processing use of (reg 142 [ htim ]) in insn 65:
Processing use of (reg 142 [ htim ]) in insn 59:
Processing use of (reg 100 cc) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 148) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 121 [ _10 ]) in insn 78:
Processing use of (reg 118 [ _6 ]) in insn 66:
Processing use of (reg 100 cc) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 147) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 119 [ _7 ]) in insn 67:
Processing use of (reg 13 sp) in insn 51:
Processing use of (reg 100 cc) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 146) in insn 56:
  Adding insn 53 to worklist
Processing use of (reg 116 [ _4 ]) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 134 [ tickstart ]) in insn 53:
  Adding insn 39 to worklist
Processing use of (reg 0 r0) in insn 39:
Processing use of (reg 0 r0) in insn 52:
Processing use of (reg 13 sp) in insn 38:
Processing use of (reg 135 [ _38 ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 142 [ htim ]) in insn 43:
Processing use of (reg 100 cc) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 145) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 136 [ _40 ]) in insn 46:
Processing use of (reg 113 [ _1 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 142 [ htim ]) in insn 27:
Processing use of (reg 100 cc) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 144) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 114 [ _2 ]) in insn 29:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 143 [ BreakInput ]) in insn 19:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 143 [ BreakInput ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ReArmBreakInput

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,1u} r2={5d} r3={5d} r7={1d,19u} r12={8d} r13={1d,23u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={16d,12u} r101={4d} r102={1d,19u} r103={1d,18u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r116={1d,1u} r118={2d,2u} r119={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={2d,2u} r129={1d,1u} r131={1d,1u} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={3d,1u} r142={1d,8u} r143={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 539{397d,142u,0e} in 88{84 regular + 4 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 142 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 143 [ BreakInput ])
        (reg:SI 1 r1 [ BreakInput ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2930:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ BreakInput ])
        (nil)))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2932:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2935:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2936:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ BreakInput ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 24)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 143 [ BreakInput ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ BreakInput ])
        (nil)))
(jump_insn 20 19 23 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 84)
(note 23 20 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 23 24 4 (set (reg:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2938:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 24 7 25 5 612 (nil) [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:7 -1
     (nil))
(insn 27 26 28 5 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 5 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 29 28 30 5 (set (reg:SI 144)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 30 29 31 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 31 30 45 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2943:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 35)
(code_label 45 31 32 6 616 (nil) [3 uses])
(note 32 45 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 32 35 6 (set (reg:SI 141 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2931:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 35 5 36 7 615 (nil) [1 uses])
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:9 -1
     (nil))
(call_insn 38 37 39 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 39 38 40 7 (set (reg/v:SI 134 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 40 39 41 7 (var_location:SI tickstart (reg/v:SI 134 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2947:21 -1
     (nil))
(debug_insn 41 40 42 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:9 -1
     (nil))
(debug_insn 42 41 43 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 -1
     (nil))
(insn 43 42 44 7 (set (reg/f:SI 135 [ _38 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 46 7 (set (reg:SI 136 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 135 [ _38 ])
                (const_int 68 [0x44])) [1 _38->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ _38 ])
        (nil)))
(insn 46 44 47 7 (set (reg:SI 145)
        (and:SI (reg:SI 136 [ _40 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _40 ])
        (nil)))
(insn 47 46 48 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 48 47 77 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 45)
(code_label 77 48 49 8 619 (nil) [1 uses])
(note 49 77 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:11 -1
     (nil))
(call_insn 51 50 52 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 52 51 53 8 (set (reg:SI 116 [ _4 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 53 52 56 8 (set (reg:SI 146)
        (minus:SI (reg:SI 116 [ _4 ])
            (reg/v:SI 134 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 56 53 57 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146)
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(jump_insn 57 56 58 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2950:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 62)
(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 9 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 62 59 63 10 617 (nil) [1 uses])
(note 63 62 64 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:13 -1
     (nil))
(insn 65 64 66 10 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 10 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 _6->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 10 (set (reg:SI 147)
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 68 67 69 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(jump_insn 69 68 122 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2953:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 73)
(code_label 122 69 70 11 622 (nil) [1 uses])
(note 70 122 6 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 6 70 73 11 (set (reg:SI 141 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2955:22 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 19
(code_label 73 6 74 12 618 (nil) [1 uses])
(note 74 73 75 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 -1
     (nil))
(insn 76 75 78 12 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 68 [0x44])) [1 prephitmp_24->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
        (nil)))
(insn 78 76 79 12 (set (reg:SI 148)
        (and:SI (reg:SI 121 [ _10 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 79 78 80 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 80 79 84 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2948:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 77)
      ; pc falls through to BB 6
(code_label 84 80 85 13 613 (nil) [1 uses])
(note 85 84 86 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:7 -1
     (nil))
(insn 87 86 88 13 (set (reg/f:SI 123 [ _12 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 13 (set (reg:SI 124 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 123 [ _12 ])
                (const_int 68 [0x44])) [1 _12->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _12 ])
        (nil)))
(insn 89 88 90 13 (set (reg:SI 149)
        (and:SI (reg:SI 124 [ _13 ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(insn 90 89 91 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(jump_insn 91 90 92 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2966:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 45)
(note 92 91 93 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:9 -1
     (nil))
(call_insn 94 93 95 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 95 94 96 14 (set (reg/v:SI 133 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 96 95 97 14 (var_location:SI tickstart (reg/v:SI 133 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2970:21 -1
     (nil))
(debug_insn 97 96 98 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:9 -1
     (nil))
(debug_insn 98 97 99 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 -1
     (nil))
(insn 99 98 100 14 (set (reg/f:SI 138 [ _43 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 14 (set (reg:SI 139 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 138 [ _43 ])
                (const_int 68 [0x44])) [1 _43->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138 [ _43 ])
        (nil)))
(insn 101 100 102 14 (set (reg:SI 150)
        (and:SI (reg:SI 139 [ _44 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _44 ])
        (nil)))
(insn 102 101 103 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(jump_insn 103 102 130 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 45)
(code_label 130 103 104 15 623 (nil) [1 uses])
(note 104 130 105 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:11 -1
     (nil))
(call_insn 106 105 107 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c12f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 107 106 108 15 (set (reg:SI 126 [ _15 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 108 107 111 15 (set (reg:SI 151)
        (minus:SI (reg:SI 126 [ _15 ])
            (reg/v:SI 133 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 111 108 112 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2973:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 117)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 117 16 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 18
(code_label 117 114 118 17 620 (nil) [1 uses])
(note 118 117 119 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 120 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:13 -1
     (nil))
(insn 120 119 121 17 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (reg/v/f:SI 142 [ htim ]) [3 htim_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 123 17 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 68 [0x44])) [1 _17->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 121 124 17 (set (reg:SI 152)
        (and:SI (reg:SI 129 [ _18 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(insn 124 123 125 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 152)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(jump_insn 125 124 126 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2976:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 122)
(code_label 126 125 127 18 621 (nil) [0 uses])
(note 127 126 128 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 -1
     (nil))
(insn 129 128 131 18 (set (reg:SI 131 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 68 [0x44])) [1 prephitmp_27->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
        (nil)))
(insn 131 129 132 18 (set (reg:SI 153)
        (and:SI (reg:SI 131 [ _21 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
        (nil)))
(insn 132 131 133 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(jump_insn 133 132 137 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2971:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 130)
      ; pc falls through to BB 6
(code_label 137 133 138 19 614 (nil) [0 uses])
(note 138 137 139 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 144 19 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 144 139 145 19 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ <retval> ])
        (nil)))
(insn 145 144 0 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":2991:1 -1
     (nil))

;; Function HAL_TIMEx_DitheringEnable (HAL_TIMEx_DitheringEnable, funcdef_no=366, decl_uid=9553, cgraph_uid=370, symbol_order=369)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DitheringEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DitheringEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3013:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3015:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3017:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3018:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3018:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3019:1 -1
     (nil))

;; Function HAL_TIMEx_DitheringDisable (HAL_TIMEx_DitheringDisable, funcdef_no=367, decl_uid=9555, cgraph_uid=371, symbol_order=370)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DitheringDisable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DitheringDisable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3037:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3039:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CR1+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3041:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3042:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3042:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3043:1 -1
     (nil))

;; Function HAL_TIMEx_OC_ConfigPulseOnCompare (HAL_TIMEx_OC_ConfigPulseOnCompare, funcdef_no=368, decl_uid=9559, cgraph_uid=372, symbol_order=371)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_OC_ConfigPulseOnCompare

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r117={1d,2u,1e} r118={1d,3u} r119={1d,2u} r121={2d,1u} r122={1d,5u} r123={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,2u} 
;;    total ref usage 97{44d,52u,1e} in 48{48 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 114[27,27] 117[28,28] 118[29,29] 119[30,30] 121[31,32] 122[33,33] 123[34,34] 124[35,35] 125[36,36] 126[37,37] 128[38,38] 129[39,39] 130[40,40] 131[41,41] 132[42,42] 134[43,43] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[1],1[2],2[3],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 122 123 124 125
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 122 123 124 125
;; live  kill	
;; rd  in  	(7) 0[1],1[2],2[3],7[5],13[6],102[25],103[26]
;; rd  gen 	(5) 100[24],122[33],123[34],124[35],125[36]
;; rd  kill	(5) 100[24],122[33],123[34],124[35],125[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; rd  out 	(7) 7[5],13[6],102[25],103[26],122[33],123[34],124[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d25(bb 0 insn -1) }u13(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; lr  def 	 114 117 118 119 121 126 128 129 130 131 132 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 124
;; live  gen 	 114 117 118 119 121 126 128 129 130 131 132 134
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],122[33],123[34],124[35]
;; rd  gen 	(12) 114[27],117[28],118[29],119[30],121[31],126[37],128[38],129[39],130[40],131[41],132[42],134[43]
;; rd  kill	(13) 114[27],117[28],118[29],119[30],121[31,32],126[37],128[38],129[39],130[40],131[41],132[42],134[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[5],13[6],102[25],103[26],121[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(7){ d5(bb 0 insn -1) }u40(13){ d6(bb 0 insn -1) }u41(102){ d25(bb 0 insn -1) }u42(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],122[33],123[34],124[35]
;; rd  gen 	(1) 121[32]
;; rd  kill	(2) 121[31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; rd  out 	(5) 7[5],13[6],102[25],103[26],121[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(7){ d5(bb 0 insn -1) }u44(13){ d6(bb 0 insn -1) }u45(102){ d25(bb 0 insn -1) }u46(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],121[31,32]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(0){ d0(bb 5 insn 61) }u50(7){ d5(bb 0 insn -1) }u51(13){ d6(bb 0 insn -1) }u52(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 61) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 52 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 62 to worklist
Finished finding needed instructions:
  Adding insn 61 to worklist
Processing use of (reg 121 [ <retval> ]) in insn 61:
  Adding insn 7 to worklist
  Adding insn 6 to worklist
Processing use of (reg 134) in insn 6:
  Adding insn 50 to worklist
Processing use of (reg 0 r0) in insn 62:
Processing use of (reg 122 [ htim ]) in insn 25:
  Adding insn 2 to worklist
Processing use of (subreg (reg 126) 0) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ _2 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 122 [ htim ]) in insn 27:
Processing use of (reg 114 [ _2 ]) in insn 43:
Processing use of (reg 119 [ tmpecr ]) in insn 43:
  Adding insn 40 to worklist
Processing use of (reg 118 [ tmpecr ]) in insn 40:
  Adding insn 32 to worklist
Processing use of (reg 131) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 129) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 130) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 124 [ PulseWidth ]) in insn 38:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 123 [ PulseWidthPrescaler ]) in insn 37:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 117 [ tmpecr ]) in insn 32:
Processing use of (reg 128) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 122 [ htim ]) in insn 47:
Processing use of (subreg (reg 132) 0) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 122 [ htim ]) in insn 52:
Processing use of (subreg (reg 134) 0) in insn 52:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 125 [ htim_8(D)->Lock ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 122 [ htim ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_OC_ConfigPulseOnCompare

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,2u} r117={1d,2u,1e} r118={1d,3u} r119={1d,2u} r121={2d,1u} r122={1d,5u} r123={1d,2u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,2u} 
;;    total ref usage 97{44d,52u,1e} in 48{48 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:SI 122 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 123 [ PulseWidthPrescaler ])
        (reg:SI 1 r1 [ PulseWidthPrescaler ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PulseWidthPrescaler ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 124 [ PulseWidth ])
        (reg:SI 2 r2 [ PulseWidth ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3057:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PulseWidth ])
        (nil)))
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3058:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3061:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3062:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3063:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 125 [ htim_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ htim_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ htim_8(D)->Lock ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 67)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 67)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:3 -1
     (nil))
(insn 23 22 25 3 (set (reg:SI 126)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 23 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3069:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:3 -1
     (nil))
(insn 27 26 28 3 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 122 [ htim ]) [3 htim_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg/v:SI 117 [ tmpecr ])
        (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (var_location:SI tmpecr (reg/v:SI 117 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3072:10 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:3 -1
     (nil))
(insn 31 30 32 3 (set (reg:SI 128)
        (const_int -134152193 [0xfffffffff800ffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg/v:SI 118 [ tmpecr ])
        (and:SI (reg/v:SI 117 [ tmpecr ])
            (reg:SI 128))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg/v:SI 117 [ tmpecr ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 117 [ tmpecr ])
                    (const_int -134152193 [0xfffffffff800ffff]))
                (nil)))))
(debug_insn 33 32 34 3 (var_location:SI tmpecr (reg/v:SI 118 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3074:10 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:3 -1
     (nil))
(debug_insn 35 34 36 3 (var_location:SI tmpecr (ior:SI (ashift:SI (reg/v:SI 123 [ PulseWidthPrescaler ])
            (const_int 24 [0x18]))
        (reg/v:SI 118 [ tmpecr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:10 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:3 -1
     (nil))
(insn 37 36 38 3 (set (reg:SI 129)
        (ashift:SI (reg/v:SI 123 [ PulseWidthPrescaler ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3076:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 123 [ PulseWidthPrescaler ])
        (nil)))
(insn 38 37 39 3 (set (reg:SI 130)
        (ashift:SI (reg/v:SI 124 [ PulseWidth ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:24 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 124 [ PulseWidth ])
        (nil)))
(insn 39 38 40 3 (set (reg:SI 131)
        (ior:SI (reg:SI 129)
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 129)
            (nil))))
(insn 40 39 41 3 (set (reg/v:SI 119 [ tmpecr ])
        (ior:SI (reg:SI 131)
            (reg/v:SI 118 [ tmpecr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v:SI 118 [ tmpecr ])
            (nil))))
(debug_insn 41 40 42 3 (var_location:SI tmpecr (reg/v:SI 119 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3077:10 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:3 -1
     (nil))
(insn 43 42 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 114 [ _2 ])
                (const_int 88 [0x58])) [1 _2->ECR+0 S4 A32])
        (reg/v:SI 119 [ tmpecr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3079:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ tmpecr ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 44 43 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:3 -1
     (nil))
(insn 45 44 47 3 (set (reg:SI 132)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 48 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 61 [0x3d])) [0 htim_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 132) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3082:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 48 47 49 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 49 48 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(insn 50 49 52 3 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 50 53 3 (set (mem:QI (plus:SI (reg/v/f:SI 122 [ htim ])
                (const_int 60 [0x3c])) [0 htim_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ htim ])
        (nil)))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3085:3 -1
     (nil))
(debug_insn 54 53 6 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:3 -1
     (nil))
(insn 6 54 67 3 (set (reg:SI 121 [ <retval> ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3087:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 67 6 66 4 647 (nil) [1 uses])
(note 66 67 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 66 55 4 (set (reg:SI 121 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3066:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 55 7 56 5 646 (nil) [0 uses])
(note 56 55 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 61 56 62 5 (set (reg/i:SI 0 r0)
        (reg:SI 121 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ <retval> ])
        (nil)))
(insn 62 61 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3088:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigSlaveModePreload (HAL_TIMEx_ConfigSlaveModePreload, funcdef_no=369, decl_uid=9562, cgraph_uid=373, symbol_order=372)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_ConfigSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 14{14 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 116[28,28] 117[29,29] 118[30,30] 119[31,31] 120[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 116 117 118 119 120
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 116 117 118 119 120
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(8) 0[0],113[26],114[27],116[28],117[29],118[30],119[31],120[32]
;; rd  kill	(9) 0[0,1],113[26],114[27],116[28],117[29],118[30],119[31],120[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(0){ d0(bb 2 insn 20) }u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 20) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 20 to worklist
Processing use of (reg 117 [ <retval> ]) in insn 20:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 118 [ htim ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 14:
Processing use of (reg 116 [ _4 ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 119 [ Source ]) in insn 13:
  Adding insn 3 to worklist
Processing use of (reg 120) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 14{14 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 118 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 119 [ Source ])
        (reg:SI 1 r1 [ Source ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3100:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Source ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3102:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3103:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 118 [ htim ]) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ htim ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg/v:SI 119 [ Source ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/v:SI 119 [ Source ])
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3105:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3106:3 -1
     (nil))
(insn 16 15 20 2 (set (reg:SI 117 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3106:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 16 21 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 21 20 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3107:1 -1
     (nil))

;; Function HAL_TIMEx_EnableSlaveModePreload (HAL_TIMEx_EnableSlaveModePreload, funcdef_no=370, decl_uid=9564, cgraph_uid=374, symbol_order=373)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_EnableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3115:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3117:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3120:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3120:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3121:1 -1
     (nil))

;; Function HAL_TIMEx_DisableSlaveModePreload (HAL_TIMEx_DisableSlaveModePreload, funcdef_no=371, decl_uid=9566, cgraph_uid=375, symbol_order=374)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DisableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableSlaveModePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3131:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 8 [0x8])) [1 _1->SMCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3133:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3134:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3134:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3135:1 -1
     (nil))

;; Function HAL_TIMEx_EnableDeadTimePreload (HAL_TIMEx_EnableDeadTimePreload, funcdef_no=372, decl_uid=9568, cgraph_uid=376, symbol_order=375)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_EnableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3143:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3145:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3147:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3148:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3148:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3149:1 -1
     (nil))

;; Function HAL_TIMEx_DisableDeadTimePreload (HAL_TIMEx_DisableDeadTimePreload, funcdef_no=373, decl_uid=9570, cgraph_uid=377, symbol_order=376)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DisableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableDeadTimePreload

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3157:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3159:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3161:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3162:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3162:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3163:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigDeadTime (HAL_TIMEx_ConfigDeadTime, funcdef_no=374, decl_uid=9573, cgraph_uid=378, symbol_order=377)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_ConfigDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 14{14 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 116[28,28] 117[29,29] 118[30,30] 119[31,31] 120[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 116 117 118 119 120
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 116 117 118 119 120
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(8) 0[0],113[26],114[27],116[28],117[29],118[30],119[31],120[32]
;; rd  kill	(9) 0[0,1],113[26],114[27],116[28],117[29],118[30],119[31],120[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(0){ d0(bb 2 insn 20) }u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 20) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 20 to worklist
Processing use of (reg 117 [ <retval> ]) in insn 20:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 118 [ htim ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 14:
Processing use of (reg 116 [ _4 ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 119 [ Deadtime ]) in insn 13:
  Adding insn 3 to worklist
Processing use of (reg 120) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 14{14 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 118 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 119 [ Deadtime ])
        (reg:SI 1 r1 [ Deadtime ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Deadtime ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3175:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3176:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 118 [ htim ]) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ htim ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg/v:SI 119 [ Deadtime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/v:SI 119 [ Deadtime ])
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 68 [0x44])) [1 _1->BDTR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3178:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3179:3 -1
     (nil))
(insn 16 15 20 2 (set (reg:SI 117 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3179:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 16 21 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 21 20 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3180:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigAsymmetricalDeadTime (HAL_TIMEx_ConfigAsymmetricalDeadTime, funcdef_no=375, decl_uid=9576, cgraph_uid=379, symbol_order=378)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_ConfigAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 14{14 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 116[28,28] 117[29,29] 118[30,30] 119[31,31] 120[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 116 117 118 119 120
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 116 117 118 119 120
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(8) 0[0],113[26],114[27],116[28],117[29],118[30],119[31],120[32]
;; rd  kill	(9) 0[0,1],113[26],114[27],116[28],117[29],118[30],119[31],120[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(0){ d0(bb 2 insn 20) }u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 20) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 20 to worklist
Processing use of (reg 117 [ <retval> ]) in insn 20:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 118 [ htim ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 14:
Processing use of (reg 116 [ _4 ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 119 [ FallingDeadtime ]) in insn 13:
  Adding insn 3 to worklist
Processing use of (reg 120) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 14{14 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 118 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 119 [ FallingDeadtime ])
        (reg:SI 1 r1 [ FallingDeadtime ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3190:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ FallingDeadtime ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3192:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3193:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 118 [ htim ]) [3 htim_6(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ htim ])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 120)
            (reg/v:SI 119 [ FallingDeadtime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/v:SI 119 [ FallingDeadtime ])
            (nil))))
(insn 14 13 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3196:3 -1
     (nil))
(insn 16 15 20 2 (set (reg:SI 117 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3196:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 16 21 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 21 20 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3197:1 -1
     (nil))

;; Function HAL_TIMEx_EnableAsymmetricalDeadTime (HAL_TIMEx_EnableAsymmetricalDeadTime, funcdef_no=376, decl_uid=9578, cgraph_uid=380, symbol_order=379)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_EnableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3205:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3207:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3210:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3210:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3211:1 -1
     (nil))

;; Function HAL_TIMEx_DisableAsymmetricalDeadTime (HAL_TIMEx_DisableAsymmetricalDeadTime, funcdef_no=377, decl_uid=9580, cgraph_uid=381, symbol_order=380)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DisableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableAsymmetricalDeadTime

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3219:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3221:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 84 [0x54])) [1 _1->DTR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3223:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3224:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3224:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3225:1 -1
     (nil))

;; Function HAL_TIMEx_ConfigEncoderIndex (HAL_TIMEx_ConfigEncoderIndex, funcdef_no=378, decl_uid=9583, cgraph_uid=382, symbol_order=381)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_TIMEx_ConfigEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r126={1d,1u} r127={1d,1u} r129={2d,1u} r130={1d,5u} r131={1d,6u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,2u} 
;;    total ref usage 197{135d,62u,0e} in 52{51 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 110, 111, 112
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,15] 13[16,16] 14[17,18] 15[19,19] 16[20,21] 17[22,23] 18[24,25] 19[26,27] 20[28,29] 21[30,31] 22[32,33] 23[34,35] 24[36,37] 25[38,39] 26[40,41] 27[42,43] 28[44,45] 29[46,47] 30[48,49] 31[50,51] 48[52,52] 49[53,53] 50[54,54] 51[55,55] 52[56,56] 53[57,57] 54[58,58] 55[59,59] 56[60,60] 57[61,61] 58[62,62] 59[63,63] 60[64,64] 61[65,65] 62[66,66] 63[67,67] 64[68,68] 65[69,69] 66[70,70] 67[71,71] 68[72,72] 69[73,73] 70[74,74] 71[75,75] 72[76,76] 73[77,77] 74[78,78] 75[79,79] 76[80,80] 77[81,81] 78[82,82] 79[83,83] 80[84,84] 81[85,85] 82[86,86] 83[87,87] 84[88,88] 85[89,89] 86[90,90] 87[91,91] 88[92,92] 89[93,93] 90[94,94] 91[95,95] 92[96,96] 93[97,97] 94[98,98] 95[99,99] 96[100,100] 97[101,101] 98[102,102] 99[103,103] 100[104,106] 101[107,107] 102[108,108] 103[109,109] 104[110,110] 105[111,111] 106[112,112] 118[113,113] 119[114,114] 120[115,115] 121[116,116] 126[117,117] 127[118,118] 129[119,120] 130[121,121] 131[122,122] 132[123,123] 133[124,124] 135[125,125] 136[126,126] 137[127,127] 138[128,128] 139[129,129] 140[130,130] 141[131,131] 142[132,132] 143[133,133] 144[134,134] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d16(13){ }d18(14){ }d21(16){ }d23(17){ }d25(18){ }d27(19){ }d29(20){ }d31(21){ }d33(22){ }d35(23){ }d37(24){ }d39(25){ }d41(26){ }d43(27){ }d45(28){ }d47(29){ }d49(30){ }d51(31){ }d108(102){ }d109(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[16],14[18],16[21],17[23],18[25],19[27],20[29],21[31],22[33],23[35],24[37],25[39],26[41],27[43],28[45],29[47],30[49],31[51],102[108],103[109]
;; rd  kill	(51) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[16],14[17,18],16[20,21],17[22,23],18[24,25],19[26,27],20[28,29],21[30,31],22[32,33],23[34,35],24[36,37],25[38,39],26[40,41],27[42,43],28[44,45],29[46,47],30[48,49],31[50,51],102[108],103[109]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[3],1[6],7[13],13[16],102[108],103[109]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d16(bb 0 insn -1) }u2(102){ d108(bb 0 insn -1) }u3(103){ d109(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 130 131 132
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 130 131 132
;; live  kill	
;; rd  in  	(6) 0[3],1[6],7[13],13[16],102[108],103[109]
;; rd  gen 	(4) 100[106],130[121],131[122],132[123]
;; rd  kill	(6) 100[104,105,106],130[121],131[122],132[123]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; rd  out 	(6) 7[13],13[16],102[108],103[109],130[121],131[122]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d13(bb 0 insn -1) }u10(13){ d16(bb 0 insn -1) }u11(102){ d108(bb 0 insn -1) }u12(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 119 120 121 126 127 129 133 135 136 137 138 139 140 141 142 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 118 119 120 121 126 127 129 133 135 136 137 138 139 140 141 142 143 144
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[13],13[16],102[108],103[109],130[121],131[122]
;; rd  gen 	(19) 100[104],118[113],119[114],120[115],121[116],126[117],127[118],129[119],133[124],135[125],136[126],137[127],138[128],139[129],140[130],141[131],142[132],143[133],144[134]
;; rd  kill	(24) 14[17,18],100[104,105,106],118[113],119[114],120[115],121[116],126[117],127[118],129[119,120],133[124],135[125],136[126],137[127],138[128],139[129],140[130],141[131],142[132],143[133],144[134]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; rd  out 	(5) 7[13],13[16],102[108],103[109],129[119]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u48(7){ d13(bb 0 insn -1) }u49(13){ d16(bb 0 insn -1) }u50(102){ d108(bb 0 insn -1) }u51(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129
;; live  kill	
;; rd  in  	(6) 7[13],13[16],102[108],103[109],130[121],131[122]
;; rd  gen 	(1) 129[120]
;; rd  kill	(2) 129[119,120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; rd  out 	(5) 7[13],13[16],102[108],103[109],129[120]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u52(7){ d13(bb 0 insn -1) }u53(13){ d16(bb 0 insn -1) }u54(102){ d108(bb 0 insn -1) }u55(103){ d109(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[13],13[16],102[108],103[109],129[119,120]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[16],102[108],103[109]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }
;;   reg 103 { d109(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u58(0){ d0(bb 5 insn 69) }u59(7){ d13(bb 0 insn -1) }u60(13){ d16(bb 0 insn -1) }u61(102){ d108(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[16],102[108],103[109]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 69) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d16(bb 0 insn -1) }
;;   reg 102 { d108(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 60 to worklist
  Adding insn 55 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 27 to worklist
  Adding insn 70 to worklist
Finished finding needed instructions:
  Adding insn 69 to worklist
Processing use of (reg 129 [ <retval> ]) in insn 69:
  Adding insn 8 to worklist
  Adding insn 7 to worklist
Processing use of (reg 144) in insn 7:
  Adding insn 58 to worklist
Processing use of (reg 0 r0) in insn 70:
Processing use of (reg 130 [ htim ]) in insn 27:
  Adding insn 2 to worklist
Processing use of (subreg (reg 133) 0) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 38:
Processing use of (reg 0 r0) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 1 r1) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 2 r2) in insn 38:
  Adding insn 35 to worklist
Processing use of (reg 3 r3) in insn 38:
  Adding insn 34 to worklist
Processing use of (reg 135 [ sEncoderIndexConfig_22(D)->Filter ]) in insn 34:
  Adding insn 30 to worklist
Processing use of (reg 131 [ sEncoderIndexConfig ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 136 [ sEncoderIndexConfig_22(D)->Polarity ]) in insn 35:
  Adding insn 31 to worklist
Processing use of (reg 131 [ sEncoderIndexConfig ]) in insn 31:
Processing use of (reg 137 [ sEncoderIndexConfig_22(D)->Prescaler ]) in insn 36:
  Adding insn 32 to worklist
Processing use of (reg 131 [ sEncoderIndexConfig ]) in insn 32:
Processing use of (reg 138 [ htim_20(D)->Instance ]) in insn 37:
  Adding insn 33 to worklist
Processing use of (reg 130 [ htim ]) in insn 33:
Processing use of (reg 118 [ _6 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 130 [ htim ]) in insn 40:
Processing use of (reg 118 [ _6 ]) in insn 55:
Processing use of (reg 126 [ _15 ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 143) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 120 [ _8 ]) in insn 53:
  Adding insn 42 to worklist
Processing use of (reg 142) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 127 [ iftmp.73_17 ]) in insn 52:
  Adding insn 81 to worklist
Processing use of (reg 140) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 121 [ _9 ]) in insn 51:
  Adding insn 43 to worklist
Processing use of (reg 141 [ sEncoderIndexConfig_22(D)->Position ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 131 [ sEncoderIndexConfig ]) in insn 50:
Processing use of (reg 131 [ sEncoderIndexConfig ]) in insn 43:
Processing use of (reg 100 cc) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ]) in insn 80:
  Adding insn 44 to worklist
Processing use of (reg 131 [ sEncoderIndexConfig ]) in insn 44:
Processing use of (reg 119 [ _7 ]) in insn 42:
Processing use of (reg 130 [ htim ]) in insn 60:
Processing use of (subreg (reg 144) 0) in insn 60:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 132 [ htim_20(D)->Lock ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 130 [ htim ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_ConfigEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r126={1d,1u} r127={1d,1u} r129={2d,1u} r130={1d,5u} r131={1d,6u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,2u} 
;;    total ref usage 197{135d,62u,0e} in 52{51 regular + 1 call} insns.
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 130 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 131 [ sEncoderIndexConfig ])
        (reg:SI 1 r1 [ sEncoderIndexConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ sEncoderIndexConfig ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3240:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3241:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3242:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3243:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3244:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3245:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3246:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 132 [ htim_20(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                    (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ htim_20(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ htim_20(D)->Lock ])
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 75)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(insn 25 24 27 3 (set (reg:SI 133)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 25 28 3 (set (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 -1
     (nil))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 -1
     (nil))
(insn 30 29 31 3 (set (reg:SI 135 [ sEncoderIndexConfig_22(D)->Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 8 [0x8])) [1 sEncoderIndexConfig_22(D)->Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 136 [ sEncoderIndexConfig_22(D)->Polarity ])
        (mem:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ]) [1 sEncoderIndexConfig_22(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 137 [ sEncoderIndexConfig_22(D)->Prescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 4 [0x4])) [1 sEncoderIndexConfig_22(D)->Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg/f:SI 138 [ htim_20(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 130 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 3 (set (reg:SI 3 r3)
        (reg:SI 135 [ sEncoderIndexConfig_22(D)->Filter ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ sEncoderIndexConfig_22(D)->Filter ])
        (nil)))
(insn 35 34 36 3 (set (reg:SI 2 r2)
        (reg:SI 136 [ sEncoderIndexConfig_22(D)->Polarity ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ sEncoderIndexConfig_22(D)->Polarity ])
        (nil)))
(insn 36 35 37 3 (set (reg:SI 1 r1)
        (reg:SI 137 [ sEncoderIndexConfig_22(D)->Prescaler ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ sEncoderIndexConfig_22(D)->Prescaler ])
        (nil)))
(insn 37 36 38 3 (set (reg:SI 0 r0)
        (reg/f:SI 138 [ htim_20(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138 [ htim_20(D)->Instance ])
        (nil)))
(call_insn 38 37 39 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>) [0 TIM_ETR_SetConfig S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3252:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETR_SetConfig") [flags 0x41]  <function_decl 0000000006bc6d00 TIM_ETR_SetConfig>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 -1
     (nil))
(insn 40 39 41 3 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (reg/v/f:SI 130 [ htim ]) [3 htim_20(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 3 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -231 [0xffffffffffffff19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 43 42 44 3 (set (reg:SI 121 [ _9 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 20 [0x14])) [1 sEncoderIndexConfig_22(D)->Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 80 3 (set (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                    (const_int 12 [0xc])) [0 sEncoderIndexConfig_22(D)->FirstIndexEnable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 80 44 81 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ sEncoderIndexConfig_22(D)->FirstIndexEnable ])
        (nil)))
(insn 81 80 50 3 (set (reg:SI 127 [ iftmp.73_17 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 32 [0x20])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 50 81 51 3 (set (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ sEncoderIndexConfig ])
                (const_int 16 [0x10])) [1 sEncoderIndexConfig_22(D)->Position+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ sEncoderIndexConfig ])
        (nil)))
(insn 51 50 52 3 (set (reg:SI 140)
        (ior:SI (reg:SI 121 [ _9 ])
            (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ sEncoderIndexConfig_22(D)->Position ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 52 51 53 3 (set (reg:SI 142)
        (ior:SI (reg:SI 140)
            (reg:SI 127 [ iftmp.73_17 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg:SI 127 [ iftmp.73_17 ])
            (nil))))
(insn 53 52 54 3 (set (reg:SI 143)
        (ior:SI (reg:SI 142)
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 54 53 55 3 (set (reg:SI 126 [ _15 ])
        (ior:SI (reg:SI 143)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 55 54 56 3 (set (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 88 [0x58])) [1 _6->ECR+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3258:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(debug_insn 56 55 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(insn 58 57 60 3 (set (reg:SI 144)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 58 61 3 (set (mem:QI (plus:SI (reg/v/f:SI 130 [ htim ])
                (const_int 60 [0x3c])) [0 htim_20(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 144) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ htim ])
        (nil)))
(debug_insn 61 60 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3265:3 -1
     (nil))
(debug_insn 62 61 7 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:3 -1
     (nil))
(insn 7 62 75 3 (set (reg:SI 129 [ <retval> ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3267:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 75 7 74 4 664 (nil) [1 uses])
(note 74 75 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 74 63 4 (set (reg:SI 129 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3249:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 8 64 5 662 (nil) [0 uses])
(note 64 63 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 69 64 70 5 (set (reg/i:SI 0 r0)
        (reg:SI 129 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ <retval> ])
        (nil)))
(insn 70 69 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3268:1 -1
     (nil))

;; Function HAL_TIMEx_EnableEncoderIndex (HAL_TIMEx_EnableEncoderIndex, funcdef_no=379, decl_uid=9585, cgraph_uid=383, symbol_order=382)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_EnableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3276:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3278:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3280:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3281:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3281:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3282:1 -1
     (nil))

;; Function HAL_TIMEx_DisableEncoderIndex (HAL_TIMEx_DisableEncoderIndex, funcdef_no=380, decl_uid=9587, cgraph_uid=384, symbol_order=383)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DisableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableEncoderIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3290:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3292:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3294:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3295:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3295:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3296:1 -1
     (nil))

;; Function HAL_TIMEx_EnableEncoderFirstIndex (HAL_TIMEx_EnableEncoderFirstIndex, funcdef_no=381, decl_uid=9589, cgraph_uid=385, symbol_order=384)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_EnableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EnableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3304:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3306:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3309:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3309:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3310:1 -1
     (nil))

;; Function HAL_TIMEx_DisableEncoderFirstIndex (HAL_TIMEx_DisableEncoderFirstIndex, funcdef_no=382, decl_uid=9591, cgraph_uid=386, symbol_order=385)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DisableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 116[29,29] 117[30,30] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 116 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(6) 0[0],113[26],114[27],115[28],116[29],117[30]
;; rd  kill	(7) 0[0,1],113[26],114[27],115[28],116[29],117[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 17) }u13(7){ d5(bb 0 insn -1) }u14(13){ d6(bb 0 insn -1) }u15(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 17) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 17 to worklist
Processing use of (reg 116 [ <retval> ]) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 117 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (reg 115 [ _3 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DisableEncoderFirstIndex

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 47{31d,16u,0e} in 11{11 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 117 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3320:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ htim ]) [3 htim_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ htim ])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 88 [0x58])) [1 _1->ECR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3322:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3323:3 -1
     (nil))
(insn 13 12 17 2 (set (reg:SI 116 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3323:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 13 18 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 18 17 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3324:1 -1
     (nil))

;; Function HAL_TIMEx_CommutCallback (HAL_TIMEx_CommutCallback, funcdef_no=401, decl_uid=9593, cgraph_uid=387, symbol_order=386)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_CommutCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_CommutCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function TIMEx_DMACommutationCplt (TIMEx_DMACommutationCplt, funcdef_no=393, decl_uid=9614, cgraph_uid=397, symbol_order=396)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


TIMEx_DMACommutationCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 113[107,107] 114[108,108] 115[109,109] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[102],103[103]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[2],7[9],13[12],102[102],103[103]
;; rd  gen 	(3) 113[107],114[108],115[109]
;; rd  kill	(5) 14[13,14],113[107],114[108],115[109]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(7){ d9(bb 0 insn -1) }u13(13){ d12(bb 0 insn -1) }u14(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ htim ]) in insn 12:
  Adding insn 7 to worklist
Processing use of (subreg (reg 115) 0) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 114 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 15:
Processing use of (reg 0 r0) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 113 [ htim ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


TIMEx_DMACommutationCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3535:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 113 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3536:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:3 -1
     (nil))
(insn 10 9 12 2 (set (reg:SI 115)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 10 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 113 [ htim ])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3539:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ htim ])
        (nil)))
(call_insn 15 14 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>) [0 HAL_TIMEx_CommutCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3544:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutCallback") [flags 0x3]  <function_decl 0000000006bfef00 HAL_TIMEx_CommutCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_TIMEx_CommutHalfCpltCallback (HAL_TIMEx_CommutHalfCpltCallback, funcdef_no=403, decl_uid=9595, cgraph_uid=388, symbol_order=387)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_CommutHalfCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_CommutHalfCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function TIMEx_DMACommutationHalfCplt (TIMEx_DMACommutationHalfCplt, funcdef_no=394, decl_uid=9616, cgraph_uid=398, symbol_order=397)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


TIMEx_DMACommutationHalfCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,2] 1[3,4] 2[5,6] 3[7,8] 7[9,9] 12[10,11] 13[12,12] 14[13,14] 15[15,15] 16[16,17] 17[18,19] 18[20,21] 19[22,23] 20[24,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,43] 30[44,45] 31[46,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 81[81,81] 82[82,82] 83[83,83] 84[84,84] 85[85,85] 86[86,86] 87[87,87] 88[88,88] 89[89,89] 90[90,90] 91[91,91] 92[92,92] 93[93,93] 94[94,94] 95[95,95] 96[96,96] 97[97,97] 98[98,98] 99[99,99] 100[100,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 113[107,107] 114[108,108] 115[109,109] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[4],2[6],3[8],7[9],13[12],14[14],16[17],17[19],18[21],19[23],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],29[43],30[45],31[47],102[102],103[103]
;; rd  kill	(47) 0[0,1,2],1[3,4],2[5,6],3[7,8],7[9],13[12],14[13,14],16[16,17],17[18,19],18[20,21],19[22,23],20[24,25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],29[42,43],30[44,45],31[46,47],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[2],7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d9(bb 0 insn -1) }u1(13){ d12(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[2],7[9],13[12],102[102],103[103]
;; rd  gen 	(3) 113[107],114[108],115[109]
;; rd  kill	(5) 14[13,14],113[107],114[108],115[109]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[9],13[12],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(7){ d9(bb 0 insn -1) }u13(13){ d12(bb 0 insn -1) }u14(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[9],13[12],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d9(bb 0 insn -1) }
;;   reg 13 { d12(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ htim ]) in insn 12:
  Adding insn 7 to worklist
Processing use of (subreg (reg 115) 0) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 114 [ hdma ]) in insn 7:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 15:
Processing use of (reg 0 r0) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 113 [ htim ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


TIMEx_DMACommutationHalfCplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r114={1d,1u} r115={1d,1u} 
;;    total ref usage 125{110d,15u,0e} in 10{9 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ hdma ])
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3554:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 113 [ htim ])
        (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hdma ])
                (const_int 40 [0x28])) [9 hdma_2(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI htim (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3555:22 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:3 -1
     (nil))
(insn 10 9 12 2 (set (reg:SI 115)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 10 13 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 113 [ htim ])
                (const_int 61 [0x3d])) [0 htim_3->State+0 S1 A8])
        (subreg:QI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3558:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 113 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 113 [ htim ])
        (nil)))
(call_insn 15 14 0 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>) [0 HAL_TIMEx_CommutHalfCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3563:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_TIMEx_CommutHalfCpltCallback") [flags 0x3]  <function_decl 0000000006c01000 HAL_TIMEx_CommutHalfCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function HAL_TIMEx_BreakCallback (HAL_TIMEx_BreakCallback, funcdef_no=405, decl_uid=9597, cgraph_uid=389, symbol_order=388)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_BreakCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_BreakCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_TIMEx_Break2Callback (HAL_TIMEx_Break2Callback, funcdef_no=407, decl_uid=9599, cgraph_uid=390, symbol_order=389)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_Break2Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_Break2Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_TIMEx_EncoderIndexCallback (HAL_TIMEx_EncoderIndexCallback, funcdef_no=409, decl_uid=9601, cgraph_uid=391, symbol_order=390)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_EncoderIndexCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_EncoderIndexCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_TIMEx_DirectionChangeCallback (HAL_TIMEx_DirectionChangeCallback, funcdef_no=411, decl_uid=9603, cgraph_uid=392, symbol_order=391)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_DirectionChangeCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_DirectionChangeCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_TIMEx_IndexErrorCallback (HAL_TIMEx_IndexErrorCallback, funcdef_no=413, decl_uid=9605, cgraph_uid=393, symbol_order=392)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_IndexErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_IndexErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_TIMEx_TransitionErrorCallback (HAL_TIMEx_TransitionErrorCallback, funcdef_no=415, decl_uid=9607, cgraph_uid=394, symbol_order=393)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_TransitionErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_TransitionErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI htim (entry_value:SI (reg:SI 0 r0 [ htim ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":306:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI htim (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_TIMEx_HallSensor_GetState (HAL_TIMEx_HallSensor_GetState, funcdef_no=391, decl_uid=9609, cgraph_uid=395, symbol_order=394)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_TIMEx_HallSensor_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 117[28,28] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 117
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 117
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[24],103[25]
;; rd  gen 	(4) 0[0],113[26],114[27],117[28]
;; rd  kill	(5) 0[0,1],113[26],114[27],117[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u9(0){ d0(bb 2 insn 15) }u10(7){ d5(bb 0 insn -1) }u11(13){ d6(bb 0 insn -1) }u12(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 15) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
  Adding insn 15 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 15:
  Adding insn 10 to worklist
Processing use of (subreg (reg 117 [ htim_2(D)->State ]) 0) in insn 10:
Processing use of (reg 114 [ htim ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_HallSensor_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r117={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 114 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3490:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:3 -1
     (nil))
(insn 8 6 10 2 (set (reg:SI 117 [ htim_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 61 [0x3d])) [0 htim_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 10 8 15 2 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 117 [ htim_2(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3491:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 117 [ htim_2(D)->State ])
        (nil)))
(insn 15 10 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 16 15 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3492:1 -1
     (nil))

;; Function HAL_TIMEx_GetChannelNState (HAL_TIMEx_GetChannelNState, funcdef_no=392, decl_uid=9612, cgraph_uid=396, symbol_order=395)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)


HAL_TIMEx_GetChannelNState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,8u} r113={4d,2u} r114={1d,4u} r115={1d,3u} r118={1d,1u} r121={1d,1u} r124={1d,1u} r127={1d,1u} 
;;    total ref usage 94{39d,55u,0e} in 23{23 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 113[29,32] 114[33,33] 115[34,34] 118[35,35] 121[36,36] 124[37,37] 127[38,38] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 115
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 114 115
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[27],103[28]
;; rd  gen 	(3) 100[26],114[33],115[34]
;; rd  kill	(5) 100[24,25,26],114[33],115[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[33],115[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d27(bb 0 insn -1) }u11(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 118
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],114[33],115[34]
;; rd  gen 	(2) 113[32],118[35]
;; rd  kill	(5) 113[29,30,31,32],118[35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[27],103[28],113[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d5(bb 0 insn -1) }u15(13){ d6(bb 0 insn -1) }u16(102){ d27(bb 0 insn -1) }u17(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],114[33],115[34]
;; rd  gen 	(1) 100[25]
;; rd  kill	(3) 100[24,25,26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; rd  out 	(6) 7[5],13[6],102[27],103[28],114[33],115[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[5]->( 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(7){ d5(bb 0 insn -1) }u21(13){ d6(bb 0 insn -1) }u22(102){ d27(bb 0 insn -1) }u23(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 121
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],114[33],115[34]
;; rd  gen 	(2) 113[31],121[36]
;; rd  kill	(5) 113[29,30,31,32],121[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[27],103[28],113[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(7){ d5(bb 0 insn -1) }u27(13){ d6(bb 0 insn -1) }u28(102){ d27(bb 0 insn -1) }u29(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],114[33],115[34]
;; rd  gen 	(1) 100[24]
;; rd  kill	(3) 100[24,25,26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; rd  out 	(5) 7[5],13[6],102[27],103[28],114[33]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d27(bb 0 insn -1) }u35(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 124
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[27],103[28],114[33]
;; rd  gen 	(2) 113[30],124[37]
;; rd  kill	(5) 113[29,30,31,32],124[37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[27],103[28],113[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d27(bb 0 insn -1) }u41(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 113 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 113 127
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[27],103[28],114[33]
;; rd  gen 	(2) 113[29],127[38]
;; rd  kill	(5) 113[29,30,31,32],127[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; rd  out 	(5) 7[5],13[6],102[27],103[28],113[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 8 5 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u44(7){ d5(bb 0 insn -1) }u45(13){ d6(bb 0 insn -1) }u46(102){ d27(bb 0 insn -1) }u47(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[27],103[28],113[29,30,31,32]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u51(0){ d0(bb 9 insn 55) }u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 9 insn 55) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 14 to worklist
  Adding insn 22 to worklist
  Adding insn 25 to worklist
  Adding insn 33 to worklist
  Adding insn 36 to worklist
  Adding insn 44 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
  Adding insn 55 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 55:
  Adding insn 16 to worklist
  Adding insn 27 to worklist
  Adding insn 38 to worklist
  Adding insn 46 to worklist
Processing use of (subreg (reg 127 [ htim_4(D)->ChannelNState[3] ]) 0) in insn 46:
Processing use of (subreg (reg 124 [ htim_4(D)->ChannelNState[2] ]) 0) in insn 38:
Processing use of (subreg (reg 121 [ htim_4(D)->ChannelNState[1] ]) 0) in insn 27:
Processing use of (subreg (reg 118 [ htim_4(D)->ChannelNState[0] ]) 0) in insn 16:
Processing use of (reg 0 r0) in insn 56:
Processing use of (reg 114 [ htim ]) in insn 44:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 114 [ htim ]) in insn 36:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 115 [ ChannelN ]) in insn 32:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 114 [ htim ]) in insn 25:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 115 [ ChannelN ]) in insn 21:
Processing use of (reg 114 [ htim ]) in insn 14:
Processing use of (reg 100 cc) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 115 [ ChannelN ]) in insn 10:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIMEx_GetChannelNState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,9u} r103={1d,8u} r113={4d,2u} r114={1d,4u} r115={1d,3u} r118={1d,1u} r121={1d,1u} r124={1d,1u} r127={1d,1u} 
;;    total ref usage 94{39d,55u,0e} in 23{23 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 114 [ htim ])
        (reg:SI 0 r0 [ htim ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 115 [ ChannelN ])
        (reg:SI 1 r1 [ ChannelN ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3506:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ChannelN ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3507:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3510:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ ChannelN ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 19)
(note 12 11 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 12 16 3 (set (reg:SI 118 [ htim_4(D)->ChannelNState[0] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 68 [0x44])) [0 htim_4(D)->ChannelNState[0]+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 16 14 19 3 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 118 [ htim_4(D)->ChannelNState[0] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ htim_4(D)->ChannelNState[0] ])
        (nil)))
      ; pc falls through to BB 9
(code_label 19 16 20 4 685 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ ChannelN ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 27 5 (set (reg:SI 121 [ htim_4(D)->ChannelNState[1] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 69 [0x45])) [0 htim_4(D)->ChannelNState[1]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 27 25 30 5 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ htim_4(D)->ChannelNState[1] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 121 [ htim_4(D)->ChannelNState[1] ])
        (nil)))
      ; pc falls through to BB 9
(code_label 30 27 31 6 687 (nil) [1 uses])
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ ChannelN ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ ChannelN ])
        (nil)))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 41)
(note 34 33 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 34 38 7 (set (reg:SI 124 [ htim_4(D)->ChannelNState[2] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 70 [0x46])) [0 htim_4(D)->ChannelNState[2]+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 38 36 41 7 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ htim_4(D)->ChannelNState[2] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ htim_4(D)->ChannelNState[2] ])
        (nil)))
      ; pc falls through to BB 9
(code_label 41 38 42 8 688 (nil) [1 uses])
(note 42 41 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 44 42 46 8 (set (reg:SI 127 [ htim_4(D)->ChannelNState[3] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ htim ])
                    (const_int 71 [0x47])) [0 htim_4(D)->ChannelNState[3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ htim ])
        (nil)))
(insn 46 44 47 8 (set (reg:SI 113 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 127 [ htim_4(D)->ChannelNState[3] ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:19 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127 [ htim_4(D)->ChannelNState[3] ])
        (nil)))
(code_label 47 46 48 9 686 (nil) [0 uses])
(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 9 (var_location:QI channel_state (subreg:QI (reg:SI 113 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3512:17 -1
     (nil))
(debug_insn 50 49 55 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3514:3 -1
     (nil))
(insn 55 50 56 9 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 56 55 0 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_tim_ex.c":3515:1 -1
     (nil))
