{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@277:287@HdlIdDef", "    end\n  end\n\n  reg offload0_enable_reg;\n  reg offload0_mem_reset_reg;\n  wire offload0_enabled_s;\n\n  // the software reset should reset all the registers\n  always @(posedge clk) begin\n    if (up_sw_resetn == 1'b0) begin\n      up_irq_mask <= 'h00;\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@276:286", "      end\n    end\n  end\n\n  reg offload0_enable_reg;\n  reg offload0_mem_reset_reg;\n  wire offload0_enabled_s;\n\n  // the software reset should reset all the registers\n  always @(posedge clk) begin\n    if (up_sw_resetn == 1'b0) begin\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@275:285", "        endcase\n      end\n    end\n  end\n\n  reg offload0_enable_reg;\n  reg offload0_mem_reset_reg;\n  wire offload0_enabled_s;\n\n  // the software reset should reset all the registers\n  always @(posedge clk) begin\n"]], "Diff Content": {"Delete": [], "Add": [[282, "  always @(posedge clk) begin\n"], [282, "    if ((up_waddr_s == 8'h48) && (up_wreq_s == 1'b1)) begin\n"], [282, "      pulse_gen_load <= 1'b1;\n"], [282, "    end else begin\n"], [282, "      pulse_gen_load <= 1'b0;\n"], [282, "    end\n"], [282, "  end\n"]]}}