{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745524689776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745524689776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 22:58:09 2025 " "Processing started: Thu Apr 24 22:58:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745524689776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745524689776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off access_control_system -c access_control_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off access_control_system -c access_control_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745524689777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1745524690194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/aegean/year_1_semester_b/1_computer_architecture/ergasia_6mhnou/final/access_control_system.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /personal/aegean/year_1_semester_b/1_computer_architecture/ergasia_6mhnou/final/access_control_system.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 access_control_system-Behavioral " "Found design unit 1: access_control_system-Behavioral" {  } { { "../final/access_control_system.vhdl" "" { Text "E:/PERSONAL/AEGEAN/YEAR_1_SEMESTER_B/1_Computer_Architecture/ergasia_6mhnou/final/access_control_system.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745524690656 ""} { "Info" "ISGN_ENTITY_NAME" "1 access_control_system " "Found entity 1: access_control_system" {  } { { "../final/access_control_system.vhdl" "" { Text "E:/PERSONAL/AEGEAN/YEAR_1_SEMESTER_B/1_Computer_Architecture/ergasia_6mhnou/final/access_control_system.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745524690656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745524690656 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"procedure\";  expecting \"end\", or \"(\", or an identifier (\"procedure\" is a reserved keyword), or a sequential statement access_control_system.vhd(35) " "VHDL syntax error at access_control_system.vhd(35) near text \"procedure\";  expecting \"end\", or \"(\", or an identifier (\"procedure\" is a reserved keyword), or a sequential statement" {  } { { "../final/access_control_system.vhd" "" { Text "E:/PERSONAL/AEGEAN/YEAR_1_SEMESTER_B/1_Computer_Architecture/ergasia_6mhnou/final/access_control_system.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1745524690658 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"procedure\";  expecting \"process\" access_control_system.vhd(38) " "VHDL syntax error at access_control_system.vhd(38) near text \"procedure\";  expecting \"process\"" {  } { { "../final/access_control_system.vhd" "" { Text "E:/PERSONAL/AEGEAN/YEAR_1_SEMESTER_B/1_Computer_Architecture/ergasia_6mhnou/final/access_control_system.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1745524690658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/aegean/year_1_semester_b/1_computer_architecture/ergasia_6mhnou/final/access_control_system.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /personal/aegean/year_1_semester_b/1_computer_architecture/ergasia_6mhnou/final/access_control_system.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745524690659 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745524690742 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 24 22:58:10 2025 " "Processing ended: Thu Apr 24 22:58:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745524690742 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745524690742 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745524690742 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745524690742 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745524691357 ""}
