Timing Analyzer report for FPGA_Sound
Thu Aug 25 12:15:56 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk_50'
 13. Slow 1200mV 85C Model Hold: 'i_clk_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk_50'
 22. Slow 1200mV 0C Model Hold: 'i_clk_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk_50'
 30. Fast 1200mV 0C Model Hold: 'i_clk_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; FPGA_Sound                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; i_clk_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 150.83 MHz ; 150.83 MHz      ; i_clk_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; i_clk_50 ; -5.630 ; -119.207        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; i_clk_50 ; 0.453 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; i_clk_50 ; -3.000 ; -74.376                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk_50'                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.630 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.068     ; 6.563      ;
; -5.440 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.056     ; 6.385      ;
; -5.410 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.056     ; 6.355      ;
; -5.409 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.056     ; 6.354      ;
; -5.366 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.056     ; 6.311      ;
; -5.356 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.056     ; 6.301      ;
; -5.150 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.056     ; 6.095      ;
; -5.113 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.056     ; 6.058      ;
; -4.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 5.077      ;
; -4.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 5.077      ;
; -4.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 5.077      ;
; -4.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 5.077      ;
; -4.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 5.077      ;
; -4.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 5.077      ;
; -4.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 5.077      ;
; -4.017 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.923      ;
; -4.017 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.923      ;
; -4.017 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.923      ;
; -4.017 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.923      ;
; -4.017 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.923      ;
; -4.017 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.923      ;
; -4.017 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.923      ;
; -4.007 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.913      ;
; -4.007 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.913      ;
; -4.007 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.913      ;
; -4.007 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.913      ;
; -4.007 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.913      ;
; -4.007 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.913      ;
; -4.007 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.913      ;
; -3.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.839      ;
; -3.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.839      ;
; -3.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.839      ;
; -3.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.839      ;
; -3.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.839      ;
; -3.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.839      ;
; -3.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.839      ;
; -3.808 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.714      ;
; -3.808 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.714      ;
; -3.808 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.714      ;
; -3.808 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.714      ;
; -3.808 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.714      ;
; -3.808 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.714      ;
; -3.808 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.714      ;
; -3.807 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.713      ;
; -3.807 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.713      ;
; -3.807 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.713      ;
; -3.807 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.713      ;
; -3.807 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.713      ;
; -3.807 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.713      ;
; -3.807 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.713      ;
; -3.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.707      ;
; -3.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.707      ;
; -3.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.707      ;
; -3.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.707      ;
; -3.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.707      ;
; -3.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.707      ;
; -3.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.707      ;
; -3.800 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.706      ;
; -3.800 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.706      ;
; -3.800 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.706      ;
; -3.800 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.706      ;
; -3.800 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.706      ;
; -3.800 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.706      ;
; -3.800 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.706      ;
; -3.678 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.585      ;
; -3.678 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.585      ;
; -3.678 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.585      ;
; -3.678 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.585      ;
; -3.678 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.585      ;
; -3.678 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.585      ;
; -3.678 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.585      ;
; -3.674 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.580      ;
; -3.674 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.580      ;
; -3.674 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.580      ;
; -3.674 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.580      ;
; -3.674 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.580      ;
; -3.674 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.580      ;
; -3.674 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.580      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.567      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.567      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.567      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.567      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.567      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.567      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.095     ; 4.567      ;
; -3.230 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.070     ; 4.161      ;
; -3.212 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.068     ; 4.145      ;
; -3.161 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 4.081      ;
; -3.160 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 4.080      ;
; -3.160 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 4.080      ;
; -3.160 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 4.080      ;
; -3.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.039      ;
; -3.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.039      ;
; -3.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.039      ;
; -3.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.039      ;
; -3.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.039      ;
; -3.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.039      ;
; -3.132 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.094     ; 4.039      ;
; -3.024 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]           ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 3.941      ;
; -3.024 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 3.941      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk_50'                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.509 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.802      ;
; 0.573 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.865      ;
; 0.743 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.745 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.042      ;
; 0.763 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.060      ;
; 0.770 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.068      ;
; 0.791 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.084      ;
; 0.797 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.089      ;
; 0.799 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.091      ;
; 0.820 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.112      ;
; 0.820 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.112      ;
; 0.828 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.120      ;
; 1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.356      ;
; 1.077 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.370      ;
; 1.098 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.394      ;
; 1.106 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.399      ;
; 1.108 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.403      ;
; 1.112 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.405      ;
; 1.113 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.406      ;
; 1.115 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.408      ;
; 1.117 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.412      ;
; 1.119 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.421      ;
; 1.133 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.429      ;
; 1.142 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.436      ;
; 1.151 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.443      ;
; 1.160 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.452      ;
; 1.169 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.461      ;
; 1.175 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.467      ;
; 1.178 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.471      ;
; 1.181 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.473      ;
; 1.182 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.474      ;
; 1.190 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.482      ;
; 1.202 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.495      ;
; 1.217 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.510      ;
; 1.220 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.513      ;
; 1.227 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.519      ;
; 1.230 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.525      ;
; 1.234 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.527      ;
; 1.238 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.532      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 161.86 MHz ; 161.86 MHz      ; i_clk_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; i_clk_50 ; -5.178 ; -106.240       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; i_clk_50 ; 0.402 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; i_clk_50 ; -3.000 ; -74.376                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.178 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.060     ; 6.120      ;
; -5.016 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.050     ; 5.968      ;
; -4.980 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.050     ; 5.932      ;
; -4.934 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.050     ; 5.886      ;
; -4.925 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.050     ; 5.877      ;
; -4.904 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.050     ; 5.856      ;
; -4.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.050     ; 5.659      ;
; -4.624 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.050     ; 5.576      ;
; -3.861 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.779      ;
; -3.861 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.779      ;
; -3.861 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.779      ;
; -3.861 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.779      ;
; -3.861 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.779      ;
; -3.861 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.779      ;
; -3.861 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.779      ;
; -3.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.634      ;
; -3.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.634      ;
; -3.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.634      ;
; -3.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.634      ;
; -3.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.634      ;
; -3.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.634      ;
; -3.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.634      ;
; -3.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.625      ;
; -3.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.625      ;
; -3.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.625      ;
; -3.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.625      ;
; -3.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.625      ;
; -3.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.625      ;
; -3.707 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.625      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.579      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.579      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.579      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.579      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.579      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.579      ;
; -3.661 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.579      ;
; -3.538 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.456      ;
; -3.538 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.456      ;
; -3.538 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.456      ;
; -3.538 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.456      ;
; -3.538 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.456      ;
; -3.538 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.456      ;
; -3.538 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.456      ;
; -3.534 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.452      ;
; -3.534 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.452      ;
; -3.534 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.452      ;
; -3.534 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.452      ;
; -3.534 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.452      ;
; -3.534 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.452      ;
; -3.534 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.452      ;
; -3.526 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.444      ;
; -3.526 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.444      ;
; -3.526 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.444      ;
; -3.526 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.444      ;
; -3.526 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.444      ;
; -3.526 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.444      ;
; -3.526 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.444      ;
; -3.520 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.438      ;
; -3.520 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.438      ;
; -3.520 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.438      ;
; -3.520 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.438      ;
; -3.520 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.438      ;
; -3.520 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.438      ;
; -3.520 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.438      ;
; -3.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.376      ;
; -3.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.376      ;
; -3.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.376      ;
; -3.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.376      ;
; -3.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.376      ;
; -3.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.376      ;
; -3.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 4.376      ;
; -3.415 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.415 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.415 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.415 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.415 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.415 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.415 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.333      ;
; -3.403 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.321      ;
; -3.403 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.321      ;
; -3.403 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.321      ;
; -3.403 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.321      ;
; -3.403 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.321      ;
; -3.403 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.321      ;
; -3.403 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.084     ; 4.321      ;
; -2.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.852      ;
; -2.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.852      ;
; -2.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.852      ;
; -2.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.852      ;
; -2.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.852      ;
; -2.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.852      ;
; -2.933 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]       ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.083     ; 3.852      ;
; -2.894 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.824      ;
; -2.894 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.824      ;
; -2.894 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.824      ;
; -2.893 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.072     ; 3.823      ;
; -2.791 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.061     ; 3.732      ;
; -2.791 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]           ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                                   ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.060     ; 3.733      ;
; -2.760 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]           ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.688      ;
; -2.760 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]           ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.074     ; 3.688      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.469 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.737      ;
; 0.533 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.800      ;
; 0.691 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.966      ;
; 0.707 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.979      ;
; 0.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.988      ;
; 0.740 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.007      ;
; 0.740 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.007      ;
; 0.743 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.010      ;
; 0.766 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.033      ;
; 0.766 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.033      ;
; 0.771 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.038      ;
; 0.980 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.247      ;
; 0.992 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.259      ;
; 1.012 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.280      ;
; 1.016 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.286      ;
; 1.021 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.288      ;
; 1.028 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.300      ;
; 1.036 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.303      ;
; 1.037 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.305      ;
; 1.037 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.305      ;
; 1.038 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.305      ;
; 1.038 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.305      ;
; 1.040 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.311      ;
; 1.045 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.313      ;
; 1.051 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.318      ;
; 1.055 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.322      ;
; 1.058 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.071      ; 1.324      ;
; 1.062 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.329      ;
; 1.064 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.331      ;
; 1.077 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.344      ;
; 1.085 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.352      ;
; 1.088 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.095 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.362      ;
; 1.100 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.367      ;
; 1.105 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.372      ;
; 1.109 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.376      ;
; 1.112 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.071      ; 1.378      ;
; 1.113 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.380      ;
; 1.115 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.382      ;
; 1.118 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.385      ;
; 1.124 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.391      ;
; 1.127 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.394      ;
; 1.129 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.396      ;
; 1.135 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.402      ;
; 1.135 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.402      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; i_clk_50 ; -1.939 ; -24.344        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; i_clk_50 ; 0.187 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; i_clk_50 ; -3.000 ; -66.266                      ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.939 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.029     ; 2.897      ;
; -1.887 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.024     ; 2.850      ;
; -1.878 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.024     ; 2.841      ;
; -1.872 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.024     ; 2.835      ;
; -1.849 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.024     ; 2.812      ;
; -1.810 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.024     ; 2.773      ;
; -1.777 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.024     ; 2.740      ;
; -1.735 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]    ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.024     ; 2.698      ;
; -1.219 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.162      ;
; -1.219 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.162      ;
; -1.219 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.162      ;
; -1.219 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.162      ;
; -1.219 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.162      ;
; -1.219 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.162      ;
; -1.219 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.162      ;
; -1.146 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.089      ;
; -1.146 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.089      ;
; -1.146 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.089      ;
; -1.146 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.089      ;
; -1.146 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.089      ;
; -1.146 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.089      ;
; -1.146 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.089      ;
; -1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.088      ;
; -1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.088      ;
; -1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.088      ;
; -1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.088      ;
; -1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.088      ;
; -1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.088      ;
; -1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.088      ;
; -1.120 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10] ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.063      ;
; -1.120 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10] ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.063      ;
; -1.120 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10] ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.063      ;
; -1.120 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10] ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.063      ;
; -1.120 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10] ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.063      ;
; -1.120 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10] ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.063      ;
; -1.120 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10] ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.063      ;
; -1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.063 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.006      ;
; -1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.001      ;
; -1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.001      ;
; -1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.001      ;
; -1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.001      ;
; -1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.001      ;
; -1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.001      ;
; -1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 2.001      ;
; -1.051 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.029     ; 2.009      ;
; -1.047 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.047 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.992      ;
; -1.044 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.987      ;
; -1.044 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.987      ;
; -1.044 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.987      ;
; -1.044 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.987      ;
; -1.044 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.987      ;
; -1.044 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.987      ;
; -1.044 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.987      ;
; -1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.985      ;
; -1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.985      ;
; -1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.985      ;
; -1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.985      ;
; -1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.985      ;
; -1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.985      ;
; -1.042 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.985      ;
; -1.002 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.945      ;
; -1.002 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.945      ;
; -1.002 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.945      ;
; -1.002 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.945      ;
; -1.002 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.945      ;
; -1.002 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.945      ;
; -1.002 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.945      ;
; -0.987 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|o_PWMOut                             ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.030     ; 1.944      ;
; -0.986 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.929      ;
; -0.986 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.929      ;
; -0.986 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.929      ;
; -0.986 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.929      ;
; -0.986 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.929      ;
; -0.986 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.929      ;
; -0.986 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]  ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.044     ; 1.929      ;
; -0.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.787      ;
; -0.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.787      ;
; -0.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.787      ;
; -0.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.787      ;
; -0.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.787      ;
; -0.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.787      ;
; -0.842 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.042     ; 1.787      ;
; -0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.041     ; 1.720      ;
; -0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.041     ; 1.720      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.239 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.359      ;
; 0.297 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.317 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.443      ;
; 0.338 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.458      ;
; 0.342 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.462      ;
; 0.440 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.561      ;
; 0.443 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.565      ;
; 0.445 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.566      ;
; 0.447 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.569      ;
; 0.451 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.571      ;
; 0.454 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.581      ;
; 0.465 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.035      ; 0.590      ;
; 0.471 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.481 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.604      ;
; 0.487 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.607      ;
; 0.491 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.611      ;
; 0.494 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.615      ;
; 0.496 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.616      ;
; 0.499 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.620      ;
; 0.501 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.622      ;
; 0.510 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.633      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.630   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  i_clk_50        ; -5.630   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -119.207 ; 0.0   ; 0.0      ; 0.0     ; -74.376             ;
;  i_clk_50        ; -119.207 ; 0.000 ; N/A      ; N/A     ; -74.376             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_play_n                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_clk_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50 ; 1272     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50 ; 1272     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; i_clk_50 ; i_clk_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_play_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Sine_Wave ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Sq_Wave   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_play_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Sine_Wave ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Sq_Wave   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Aug 25 12:15:54 2022
Info: Command: quartus_sta FPGA_Sound -c FPGA_Sound
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_Sound.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk_50 i_clk_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.630            -119.207 i_clk_50 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.376 i_clk_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.178            -106.240 i_clk_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.376 i_clk_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.939             -24.344 i_clk_50 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -66.266 i_clk_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Thu Aug 25 12:15:56 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


