Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Sep 13 09:16:30 2025
| Host         : DESKTOP-JD0JLR0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_cpu_control_sets_placed.rpt
| Design       : top_cpu
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|      9 |            1 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |             108 |           41 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             528 |          201 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------+------------------+------------------+----------------+
|        Clock Signal       |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------+------------------+------------------+----------------+
|  seg7/scan_clk_reg_n_0    |                                            | rst_IBUF         |                1 |              2 |
|  scan_clk_reg_n_0_BUFG    | cpu/ctrl_unit/E[0]                         | rst_IBUF         |                2 |              8 |
|  scan_clk_reg_n_0_BUFG    | cpu/ctrl_unit/IRRead                       | rst_IBUF         |                2 |              8 |
|  cpu/ctrl_unit/next_state |                                            |                  |                3 |              9 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/rt_reg[0]_1[0]                   | rst_IBUF         |               11 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/rt_reg[0]_3[0]                   | rst_IBUF         |               11 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/rt_reg[0]_4[0]                   | rst_IBUF         |               15 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/rt_reg[0]_5[0]                   | rst_IBUF         |               11 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/rt_reg[0]_6[0]                   | rst_IBUF         |               10 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/rt_reg[1]_0[0]                   | rst_IBUF         |               13 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/rt_reg[0]_2[0]                   | rst_IBUF         |               14 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/E[0]                             | rst_IBUF         |               14 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/func_reg[4]_5[0]                 | rst_IBUF         |               15 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/func_reg[4]_1[0]                 | rst_IBUF         |               10 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/opcode_reg[3]_1[0]               | rst_IBUF         |                7 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/func_reg[4]_4[0]                 | rst_IBUF         |                8 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/func_reg[4]_2[0]                 | rst_IBUF         |               10 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/func_reg[4]_6[0]                 | rst_IBUF         |                8 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/dp/IR/func_reg[4]_3[0]                 | rst_IBUF         |               20 |             32 |
|  scan_clk_reg_n_0_BUFG    | cpu/ctrl_unit/FSM_onehot_state_reg[4]_0[0] | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG            |                                            | rst_IBUF         |                9 |             33 |
|  scan_clk_reg_n_0_BUFG    |                                            | rst_IBUF         |               31 |             73 |
+---------------------------+--------------------------------------------+------------------+------------------+----------------+


