
050_Flash_Memory_Hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001070  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800117c  0800117c  0000217c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080011a0  080011a0  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  080011a0  080011a0  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080011a0  080011a0  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080011a0  080011a0  000021a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080011a4  080011a4  000021a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080011a8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000058  20000010  080011b4  00003010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000068  080011b4  00003068  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002f9a  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001108  00000000  00000000  00005fcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004a8  00000000  00000000  000070d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000035e  00000000  00000000  00007580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015a43  00000000  00000000  000078de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005523  00000000  00000000  0001d321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007beb6  00000000  00000000  00022844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009e6fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001094  00000000  00000000  0009e740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0009f7d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08001164 	.word	0x08001164

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08001164 	.word	0x08001164

0800014c <Flash_Write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void Flash_Write(uint32_t Address, uint32_t Data) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
    HAL_FLASH_Unlock();
 8000156:	f000 fa87 	bl	8000668 <HAL_FLASH_Unlock>
    static FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError;

    HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800015a:	f107 030c 	add.w	r3, r7, #12
 800015e:	4619      	mov	r1, r3
 8000160:	4807      	ldr	r0, [pc, #28]	@ (8000180 <Flash_Write+0x34>)
 8000162:	f000 fb4d 	bl	8000800 <HAL_FLASHEx_Erase>

    *(__IO uint32_t*)Address = Data;
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	683a      	ldr	r2, [r7, #0]
 800016a:	601a      	str	r2, [r3, #0]
    HAL_Delay(100);
 800016c:	2064      	movs	r0, #100	@ 0x64
 800016e:	f000 f973 	bl	8000458 <HAL_Delay>
    HAL_FLASH_Lock();
 8000172:	f000 fa9f 	bl	80006b4 <HAL_FLASH_Lock>
}
 8000176:	bf00      	nop
 8000178:	3710      	adds	r7, #16
 800017a:	46bd      	mov	sp, r7
 800017c:	bd80      	pop	{r7, pc}
 800017e:	bf00      	nop
 8000180:	20000030 	.word	0x20000030

08000184 <Flash_Read>:
//	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, (uint64_t) data1);
//
//	HAL_FLASH_Lock();}


uint32_t Flash_Read(uint32_t myflashaddress ) {
 8000184:	b480      	push	{r7}
 8000186:	b085      	sub	sp, #20
 8000188:	af00      	add	r7, sp, #0
 800018a:	6078      	str	r0, [r7, #4]
	uint32_t myflashdata;

	myflashdata = *(uint32_t*) myflashaddress;
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	60fb      	str	r3, [r7, #12]

	return myflashdata;
 8000192:	68fb      	ldr	r3, [r7, #12]

}
 8000194:	4618      	mov	r0, r3
 8000196:	3714      	adds	r7, #20
 8000198:	46bd      	mov	sp, r7
 800019a:	bc80      	pop	{r7}
 800019c:	4770      	bx	lr
	...

080001a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001a4:	f000 f8f6 	bl	8000394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001a8:	f000 f812 	bl	80001d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ac:	f000 f84c 	bl	8000248 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  Flash_Write(0x08000800, 0x02);
 80001b0:	2102      	movs	r1, #2
 80001b2:	f04f 2008 	mov.w	r0, #134219776	@ 0x8000800
 80001b6:	f7ff ffc9 	bl	800014c <Flash_Write>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
  data = Flash_Read(0x08000800);
 80001ba:	f04f 2008 	mov.w	r0, #134219776	@ 0x8000800
 80001be:	f7ff ffe1 	bl	8000184 <Flash_Read>
 80001c2:	4603      	mov	r3, r0
 80001c4:	4a01      	ldr	r2, [pc, #4]	@ (80001cc <main+0x2c>)
 80001c6:	6013      	str	r3, [r2, #0]
 80001c8:	e7f7      	b.n	80001ba <main+0x1a>
 80001ca:	bf00      	nop
 80001cc:	2000002c 	.word	0x2000002c

080001d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b090      	sub	sp, #64	@ 0x40
 80001d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001d6:	f107 0318 	add.w	r3, r7, #24
 80001da:	2228      	movs	r2, #40	@ 0x28
 80001dc:	2100      	movs	r1, #0
 80001de:	4618      	mov	r0, r3
 80001e0:	f000 ff94 	bl	800110c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e4:	1d3b      	adds	r3, r7, #4
 80001e6:	2200      	movs	r2, #0
 80001e8:	601a      	str	r2, [r3, #0]
 80001ea:	605a      	str	r2, [r3, #4]
 80001ec:	609a      	str	r2, [r3, #8]
 80001ee:	60da      	str	r2, [r3, #12]
 80001f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001f2:	2302      	movs	r3, #2
 80001f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f6:	2301      	movs	r3, #1
 80001f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001fa:	2310      	movs	r3, #16
 80001fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001fe:	2300      	movs	r3, #0
 8000200:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000202:	f107 0318 	add.w	r3, r7, #24
 8000206:	4618      	mov	r0, r3
 8000208:	f000 fba2 	bl	8000950 <HAL_RCC_OscConfig>
 800020c:	4603      	mov	r3, r0
 800020e:	2b00      	cmp	r3, #0
 8000210:	d001      	beq.n	8000216 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000212:	f000 f82f 	bl	8000274 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000216:	230f      	movs	r3, #15
 8000218:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800021a:	2300      	movs	r3, #0
 800021c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021e:	2300      	movs	r3, #0
 8000220:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f000 fe10 	bl	8000e54 <HAL_RCC_ClockConfig>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800023a:	f000 f81b 	bl	8000274 <Error_Handler>
  }
}
 800023e:	bf00      	nop
 8000240:	3740      	adds	r7, #64	@ 0x40
 8000242:	46bd      	mov	sp, r7
 8000244:	bd80      	pop	{r7, pc}
	...

08000248 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000248:	b480      	push	{r7}
 800024a:	b083      	sub	sp, #12
 800024c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800024e:	4b08      	ldr	r3, [pc, #32]	@ (8000270 <MX_GPIO_Init+0x28>)
 8000250:	699b      	ldr	r3, [r3, #24]
 8000252:	4a07      	ldr	r2, [pc, #28]	@ (8000270 <MX_GPIO_Init+0x28>)
 8000254:	f043 0304 	orr.w	r3, r3, #4
 8000258:	6193      	str	r3, [r2, #24]
 800025a:	4b05      	ldr	r3, [pc, #20]	@ (8000270 <MX_GPIO_Init+0x28>)
 800025c:	699b      	ldr	r3, [r3, #24]
 800025e:	f003 0304 	and.w	r3, r3, #4
 8000262:	607b      	str	r3, [r7, #4]
 8000264:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000266:	bf00      	nop
 8000268:	370c      	adds	r7, #12
 800026a:	46bd      	mov	sp, r7
 800026c:	bc80      	pop	{r7}
 800026e:	4770      	bx	lr
 8000270:	40021000 	.word	0x40021000

08000274 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000278:	b672      	cpsid	i
}
 800027a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800027c:	bf00      	nop
 800027e:	e7fd      	b.n	800027c <Error_Handler+0x8>

08000280 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000280:	b480      	push	{r7}
 8000282:	b085      	sub	sp, #20
 8000284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000286:	4b15      	ldr	r3, [pc, #84]	@ (80002dc <HAL_MspInit+0x5c>)
 8000288:	699b      	ldr	r3, [r3, #24]
 800028a:	4a14      	ldr	r2, [pc, #80]	@ (80002dc <HAL_MspInit+0x5c>)
 800028c:	f043 0301 	orr.w	r3, r3, #1
 8000290:	6193      	str	r3, [r2, #24]
 8000292:	4b12      	ldr	r3, [pc, #72]	@ (80002dc <HAL_MspInit+0x5c>)
 8000294:	699b      	ldr	r3, [r3, #24]
 8000296:	f003 0301 	and.w	r3, r3, #1
 800029a:	60bb      	str	r3, [r7, #8]
 800029c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800029e:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <HAL_MspInit+0x5c>)
 80002a0:	69db      	ldr	r3, [r3, #28]
 80002a2:	4a0e      	ldr	r2, [pc, #56]	@ (80002dc <HAL_MspInit+0x5c>)
 80002a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002a8:	61d3      	str	r3, [r2, #28]
 80002aa:	4b0c      	ldr	r3, [pc, #48]	@ (80002dc <HAL_MspInit+0x5c>)
 80002ac:	69db      	ldr	r3, [r3, #28]
 80002ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80002b2:	607b      	str	r3, [r7, #4]
 80002b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002b6:	4b0a      	ldr	r3, [pc, #40]	@ (80002e0 <HAL_MspInit+0x60>)
 80002b8:	685b      	ldr	r3, [r3, #4]
 80002ba:	60fb      	str	r3, [r7, #12]
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80002c2:	60fb      	str	r3, [r7, #12]
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80002ca:	60fb      	str	r3, [r7, #12]
 80002cc:	4a04      	ldr	r2, [pc, #16]	@ (80002e0 <HAL_MspInit+0x60>)
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002d2:	bf00      	nop
 80002d4:	3714      	adds	r7, #20
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr
 80002dc:	40021000 	.word	0x40021000
 80002e0:	40010000 	.word	0x40010000

080002e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80002e8:	bf00      	nop
 80002ea:	e7fd      	b.n	80002e8 <NMI_Handler+0x4>

080002ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002f0:	bf00      	nop
 80002f2:	e7fd      	b.n	80002f0 <HardFault_Handler+0x4>

080002f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002f8:	bf00      	nop
 80002fa:	e7fd      	b.n	80002f8 <MemManage_Handler+0x4>

080002fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000300:	bf00      	nop
 8000302:	e7fd      	b.n	8000300 <BusFault_Handler+0x4>

08000304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000308:	bf00      	nop
 800030a:	e7fd      	b.n	8000308 <UsageFault_Handler+0x4>

0800030c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	bc80      	pop	{r7}
 8000316:	4770      	bx	lr

08000318 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	4770      	bx	lr

08000324 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000328:	bf00      	nop
 800032a:	46bd      	mov	sp, r7
 800032c:	bc80      	pop	{r7}
 800032e:	4770      	bx	lr

08000330 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000334:	f000 f874 	bl	8000420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000338:	bf00      	nop
 800033a:	bd80      	pop	{r7, pc}

0800033c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000340:	bf00      	nop
 8000342:	46bd      	mov	sp, r7
 8000344:	bc80      	pop	{r7}
 8000346:	4770      	bx	lr

08000348 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000348:	f7ff fff8 	bl	800033c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800034c:	480b      	ldr	r0, [pc, #44]	@ (800037c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800034e:	490c      	ldr	r1, [pc, #48]	@ (8000380 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000350:	4a0c      	ldr	r2, [pc, #48]	@ (8000384 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000354:	e002      	b.n	800035c <LoopCopyDataInit>

08000356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800035a:	3304      	adds	r3, #4

0800035c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800035c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800035e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000360:	d3f9      	bcc.n	8000356 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000362:	4a09      	ldr	r2, [pc, #36]	@ (8000388 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000364:	4c09      	ldr	r4, [pc, #36]	@ (800038c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000368:	e001      	b.n	800036e <LoopFillZerobss>

0800036a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800036a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800036c:	3204      	adds	r2, #4

0800036e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800036e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000370:	d3fb      	bcc.n	800036a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000372:	f000 fed3 	bl	800111c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000376:	f7ff ff13 	bl	80001a0 <main>
  bx lr
 800037a:	4770      	bx	lr
  ldr r0, =_sdata
 800037c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000380:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000384:	080011a8 	.word	0x080011a8
  ldr r2, =_sbss
 8000388:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800038c:	20000068 	.word	0x20000068

08000390 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000390:	e7fe      	b.n	8000390 <ADC1_2_IRQHandler>
	...

08000394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000398:	4b08      	ldr	r3, [pc, #32]	@ (80003bc <HAL_Init+0x28>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a07      	ldr	r2, [pc, #28]	@ (80003bc <HAL_Init+0x28>)
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003a4:	2003      	movs	r0, #3
 80003a6:	f000 f92b 	bl	8000600 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003aa:	200f      	movs	r0, #15
 80003ac:	f000 f808 	bl	80003c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003b0:	f7ff ff66 	bl	8000280 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003b4:	2300      	movs	r3, #0
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	40022000 	.word	0x40022000

080003c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003c8:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <HAL_InitTick+0x54>)
 80003ca:	681a      	ldr	r2, [r3, #0]
 80003cc:	4b12      	ldr	r3, [pc, #72]	@ (8000418 <HAL_InitTick+0x58>)
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	4619      	mov	r1, r3
 80003d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80003da:	fbb2 f3f3 	udiv	r3, r2, r3
 80003de:	4618      	mov	r0, r3
 80003e0:	f000 f935 	bl	800064e <HAL_SYSTICK_Config>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80003ea:	2301      	movs	r3, #1
 80003ec:	e00e      	b.n	800040c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	2b0f      	cmp	r3, #15
 80003f2:	d80a      	bhi.n	800040a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003f4:	2200      	movs	r2, #0
 80003f6:	6879      	ldr	r1, [r7, #4]
 80003f8:	f04f 30ff 	mov.w	r0, #4294967295
 80003fc:	f000 f90b 	bl	8000616 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000400:	4a06      	ldr	r2, [pc, #24]	@ (800041c <HAL_InitTick+0x5c>)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000406:	2300      	movs	r3, #0
 8000408:	e000      	b.n	800040c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800040a:	2301      	movs	r3, #1
}
 800040c:	4618      	mov	r0, r3
 800040e:	3708      	adds	r7, #8
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	20000000 	.word	0x20000000
 8000418:	20000008 	.word	0x20000008
 800041c:	20000004 	.word	0x20000004

08000420 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000424:	4b05      	ldr	r3, [pc, #20]	@ (800043c <HAL_IncTick+0x1c>)
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	461a      	mov	r2, r3
 800042a:	4b05      	ldr	r3, [pc, #20]	@ (8000440 <HAL_IncTick+0x20>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	4413      	add	r3, r2
 8000430:	4a03      	ldr	r2, [pc, #12]	@ (8000440 <HAL_IncTick+0x20>)
 8000432:	6013      	str	r3, [r2, #0]
}
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	20000008 	.word	0x20000008
 8000440:	20000040 	.word	0x20000040

08000444 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  return uwTick;
 8000448:	4b02      	ldr	r3, [pc, #8]	@ (8000454 <HAL_GetTick+0x10>)
 800044a:	681b      	ldr	r3, [r3, #0]
}
 800044c:	4618      	mov	r0, r3
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr
 8000454:	20000040 	.word	0x20000040

08000458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b084      	sub	sp, #16
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000460:	f7ff fff0 	bl	8000444 <HAL_GetTick>
 8000464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800046a:	68fb      	ldr	r3, [r7, #12]
 800046c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000470:	d005      	beq.n	800047e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000472:	4b0a      	ldr	r3, [pc, #40]	@ (800049c <HAL_Delay+0x44>)
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	461a      	mov	r2, r3
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	4413      	add	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800047e:	bf00      	nop
 8000480:	f7ff ffe0 	bl	8000444 <HAL_GetTick>
 8000484:	4602      	mov	r2, r0
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	1ad3      	subs	r3, r2, r3
 800048a:	68fa      	ldr	r2, [r7, #12]
 800048c:	429a      	cmp	r2, r3
 800048e:	d8f7      	bhi.n	8000480 <HAL_Delay+0x28>
  {
  }
}
 8000490:	bf00      	nop
 8000492:	bf00      	nop
 8000494:	3710      	adds	r7, #16
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	20000008 	.word	0x20000008

080004a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b085      	sub	sp, #20
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	f003 0307 	and.w	r3, r3, #7
 80004ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004b0:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <__NVIC_SetPriorityGrouping+0x44>)
 80004b2:	68db      	ldr	r3, [r3, #12]
 80004b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004b6:	68ba      	ldr	r2, [r7, #8]
 80004b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80004bc:	4013      	ands	r3, r2
 80004be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004c4:	68bb      	ldr	r3, [r7, #8]
 80004c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80004cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004d2:	4a04      	ldr	r2, [pc, #16]	@ (80004e4 <__NVIC_SetPriorityGrouping+0x44>)
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	60d3      	str	r3, [r2, #12]
}
 80004d8:	bf00      	nop
 80004da:	3714      	adds	r7, #20
 80004dc:	46bd      	mov	sp, r7
 80004de:	bc80      	pop	{r7}
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	e000ed00 	.word	0xe000ed00

080004e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004ec:	4b04      	ldr	r3, [pc, #16]	@ (8000500 <__NVIC_GetPriorityGrouping+0x18>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	0a1b      	lsrs	r3, r3, #8
 80004f2:	f003 0307 	and.w	r3, r3, #7
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bc80      	pop	{r7}
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	e000ed00 	.word	0xe000ed00

08000504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	6039      	str	r1, [r7, #0]
 800050e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000514:	2b00      	cmp	r3, #0
 8000516:	db0a      	blt.n	800052e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	b2da      	uxtb	r2, r3
 800051c:	490c      	ldr	r1, [pc, #48]	@ (8000550 <__NVIC_SetPriority+0x4c>)
 800051e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000522:	0112      	lsls	r2, r2, #4
 8000524:	b2d2      	uxtb	r2, r2
 8000526:	440b      	add	r3, r1
 8000528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800052c:	e00a      	b.n	8000544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	b2da      	uxtb	r2, r3
 8000532:	4908      	ldr	r1, [pc, #32]	@ (8000554 <__NVIC_SetPriority+0x50>)
 8000534:	79fb      	ldrb	r3, [r7, #7]
 8000536:	f003 030f 	and.w	r3, r3, #15
 800053a:	3b04      	subs	r3, #4
 800053c:	0112      	lsls	r2, r2, #4
 800053e:	b2d2      	uxtb	r2, r2
 8000540:	440b      	add	r3, r1
 8000542:	761a      	strb	r2, [r3, #24]
}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	bc80      	pop	{r7}
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	e000e100 	.word	0xe000e100
 8000554:	e000ed00 	.word	0xe000ed00

08000558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000558:	b480      	push	{r7}
 800055a:	b089      	sub	sp, #36	@ 0x24
 800055c:	af00      	add	r7, sp, #0
 800055e:	60f8      	str	r0, [r7, #12]
 8000560:	60b9      	str	r1, [r7, #8]
 8000562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800056c:	69fb      	ldr	r3, [r7, #28]
 800056e:	f1c3 0307 	rsb	r3, r3, #7
 8000572:	2b04      	cmp	r3, #4
 8000574:	bf28      	it	cs
 8000576:	2304      	movcs	r3, #4
 8000578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800057a:	69fb      	ldr	r3, [r7, #28]
 800057c:	3304      	adds	r3, #4
 800057e:	2b06      	cmp	r3, #6
 8000580:	d902      	bls.n	8000588 <NVIC_EncodePriority+0x30>
 8000582:	69fb      	ldr	r3, [r7, #28]
 8000584:	3b03      	subs	r3, #3
 8000586:	e000      	b.n	800058a <NVIC_EncodePriority+0x32>
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800058c:	f04f 32ff 	mov.w	r2, #4294967295
 8000590:	69bb      	ldr	r3, [r7, #24]
 8000592:	fa02 f303 	lsl.w	r3, r2, r3
 8000596:	43da      	mvns	r2, r3
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	401a      	ands	r2, r3
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005a0:	f04f 31ff 	mov.w	r1, #4294967295
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	fa01 f303 	lsl.w	r3, r1, r3
 80005aa:	43d9      	mvns	r1, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b0:	4313      	orrs	r3, r2
         );
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	3724      	adds	r7, #36	@ 0x24
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr

080005bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	3b01      	subs	r3, #1
 80005c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80005cc:	d301      	bcc.n	80005d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005ce:	2301      	movs	r3, #1
 80005d0:	e00f      	b.n	80005f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005d2:	4a0a      	ldr	r2, [pc, #40]	@ (80005fc <SysTick_Config+0x40>)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	3b01      	subs	r3, #1
 80005d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005da:	210f      	movs	r1, #15
 80005dc:	f04f 30ff 	mov.w	r0, #4294967295
 80005e0:	f7ff ff90 	bl	8000504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005e4:	4b05      	ldr	r3, [pc, #20]	@ (80005fc <SysTick_Config+0x40>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005ea:	4b04      	ldr	r3, [pc, #16]	@ (80005fc <SysTick_Config+0x40>)
 80005ec:	2207      	movs	r2, #7
 80005ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	e000e010 	.word	0xe000e010

08000600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f7ff ff49 	bl	80004a0 <__NVIC_SetPriorityGrouping>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}

08000616 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000616:	b580      	push	{r7, lr}
 8000618:	b086      	sub	sp, #24
 800061a:	af00      	add	r7, sp, #0
 800061c:	4603      	mov	r3, r0
 800061e:	60b9      	str	r1, [r7, #8]
 8000620:	607a      	str	r2, [r7, #4]
 8000622:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000628:	f7ff ff5e 	bl	80004e8 <__NVIC_GetPriorityGrouping>
 800062c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	68b9      	ldr	r1, [r7, #8]
 8000632:	6978      	ldr	r0, [r7, #20]
 8000634:	f7ff ff90 	bl	8000558 <NVIC_EncodePriority>
 8000638:	4602      	mov	r2, r0
 800063a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800063e:	4611      	mov	r1, r2
 8000640:	4618      	mov	r0, r3
 8000642:	f7ff ff5f 	bl	8000504 <__NVIC_SetPriority>
}
 8000646:	bf00      	nop
 8000648:	3718      	adds	r7, #24
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	b082      	sub	sp, #8
 8000652:	af00      	add	r7, sp, #0
 8000654:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f7ff ffb0 	bl	80005bc <SysTick_Config>
 800065c:	4603      	mov	r3, r0
}
 800065e:	4618      	mov	r0, r3
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800066e:	2300      	movs	r3, #0
 8000670:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000672:	4b0d      	ldr	r3, [pc, #52]	@ (80006a8 <HAL_FLASH_Unlock+0x40>)
 8000674:	691b      	ldr	r3, [r3, #16]
 8000676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800067a:	2b00      	cmp	r3, #0
 800067c:	d00d      	beq.n	800069a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800067e:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <HAL_FLASH_Unlock+0x40>)
 8000680:	4a0a      	ldr	r2, [pc, #40]	@ (80006ac <HAL_FLASH_Unlock+0x44>)
 8000682:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000684:	4b08      	ldr	r3, [pc, #32]	@ (80006a8 <HAL_FLASH_Unlock+0x40>)
 8000686:	4a0a      	ldr	r2, [pc, #40]	@ (80006b0 <HAL_FLASH_Unlock+0x48>)
 8000688:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800068a:	4b07      	ldr	r3, [pc, #28]	@ (80006a8 <HAL_FLASH_Unlock+0x40>)
 800068c:	691b      	ldr	r3, [r3, #16]
 800068e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000696:	2301      	movs	r3, #1
 8000698:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800069a:	79fb      	ldrb	r3, [r7, #7]
}
 800069c:	4618      	mov	r0, r3
 800069e:	370c      	adds	r7, #12
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bc80      	pop	{r7}
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40022000 	.word	0x40022000
 80006ac:	45670123 	.word	0x45670123
 80006b0:	cdef89ab 	.word	0xcdef89ab

080006b4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80006b8:	4b05      	ldr	r3, [pc, #20]	@ (80006d0 <HAL_FLASH_Lock+0x1c>)
 80006ba:	691b      	ldr	r3, [r3, #16]
 80006bc:	4a04      	ldr	r2, [pc, #16]	@ (80006d0 <HAL_FLASH_Lock+0x1c>)
 80006be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006c2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc80      	pop	{r7}
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	40022000 	.word	0x40022000

080006d4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80006dc:	f7ff feb2 	bl	8000444 <HAL_GetTick>
 80006e0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80006e2:	e010      	b.n	8000706 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006ea:	d00c      	beq.n	8000706 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d007      	beq.n	8000702 <FLASH_WaitForLastOperation+0x2e>
 80006f2:	f7ff fea7 	bl	8000444 <HAL_GetTick>
 80006f6:	4602      	mov	r2, r0
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	1ad3      	subs	r3, r2, r3
 80006fc:	687a      	ldr	r2, [r7, #4]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d201      	bcs.n	8000706 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000702:	2303      	movs	r3, #3
 8000704:	e025      	b.n	8000752 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <FLASH_WaitForLastOperation+0x88>)
 8000708:	68db      	ldr	r3, [r3, #12]
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	2b00      	cmp	r3, #0
 8000710:	d1e8      	bne.n	80006e4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000712:	4b12      	ldr	r3, [pc, #72]	@ (800075c <FLASH_WaitForLastOperation+0x88>)
 8000714:	68db      	ldr	r3, [r3, #12]
 8000716:	f003 0320 	and.w	r3, r3, #32
 800071a:	2b00      	cmp	r3, #0
 800071c:	d002      	beq.n	8000724 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800071e:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <FLASH_WaitForLastOperation+0x88>)
 8000720:	2220      	movs	r2, #32
 8000722:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000724:	4b0d      	ldr	r3, [pc, #52]	@ (800075c <FLASH_WaitForLastOperation+0x88>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	f003 0310 	and.w	r3, r3, #16
 800072c:	2b00      	cmp	r3, #0
 800072e:	d10b      	bne.n	8000748 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000730:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <FLASH_WaitForLastOperation+0x88>)
 8000732:	69db      	ldr	r3, [r3, #28]
 8000734:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000738:	2b00      	cmp	r3, #0
 800073a:	d105      	bne.n	8000748 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800073c:	4b07      	ldr	r3, [pc, #28]	@ (800075c <FLASH_WaitForLastOperation+0x88>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000744:	2b00      	cmp	r3, #0
 8000746:	d003      	beq.n	8000750 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000748:	f000 f80a 	bl	8000760 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800074c:	2301      	movs	r3, #1
 800074e:	e000      	b.n	8000752 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	3710      	adds	r7, #16
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40022000 	.word	0x40022000

08000760 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 800076c:	68db      	ldr	r3, [r3, #12]
 800076e:	f003 0310 	and.w	r3, r3, #16
 8000772:	2b00      	cmp	r3, #0
 8000774:	d009      	beq.n	800078a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000776:	4b21      	ldr	r3, [pc, #132]	@ (80007fc <FLASH_SetErrorCode+0x9c>)
 8000778:	69db      	ldr	r3, [r3, #28]
 800077a:	f043 0302 	orr.w	r3, r3, #2
 800077e:	4a1f      	ldr	r2, [pc, #124]	@ (80007fc <FLASH_SetErrorCode+0x9c>)
 8000780:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	f043 0310 	orr.w	r3, r3, #16
 8000788:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800078a:	4b1b      	ldr	r3, [pc, #108]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 800078c:	68db      	ldr	r3, [r3, #12]
 800078e:	f003 0304 	and.w	r3, r3, #4
 8000792:	2b00      	cmp	r3, #0
 8000794:	d009      	beq.n	80007aa <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000796:	4b19      	ldr	r3, [pc, #100]	@ (80007fc <FLASH_SetErrorCode+0x9c>)
 8000798:	69db      	ldr	r3, [r3, #28]
 800079a:	f043 0301 	orr.w	r3, r3, #1
 800079e:	4a17      	ldr	r2, [pc, #92]	@ (80007fc <FLASH_SetErrorCode+0x9c>)
 80007a0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	f043 0304 	orr.w	r3, r3, #4
 80007a8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80007aa:	4b13      	ldr	r3, [pc, #76]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 80007ac:	69db      	ldr	r3, [r3, #28]
 80007ae:	f003 0301 	and.w	r3, r3, #1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d00b      	beq.n	80007ce <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <FLASH_SetErrorCode+0x9c>)
 80007b8:	69db      	ldr	r3, [r3, #28]
 80007ba:	f043 0304 	orr.w	r3, r3, #4
 80007be:	4a0f      	ldr	r2, [pc, #60]	@ (80007fc <FLASH_SetErrorCode+0x9c>)
 80007c0:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80007c2:	4b0d      	ldr	r3, [pc, #52]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 80007c4:	69db      	ldr	r3, [r3, #28]
 80007c6:	4a0c      	ldr	r2, [pc, #48]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 80007c8:	f023 0301 	bic.w	r3, r3, #1
 80007cc:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	f240 1201 	movw	r2, #257	@ 0x101
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d106      	bne.n	80007e6 <FLASH_SetErrorCode+0x86>
 80007d8:	4b07      	ldr	r3, [pc, #28]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 80007da:	69db      	ldr	r3, [r3, #28]
 80007dc:	4a06      	ldr	r2, [pc, #24]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 80007de:	f023 0301 	bic.w	r3, r3, #1
 80007e2:	61d3      	str	r3, [r2, #28]
}  
 80007e4:	e002      	b.n	80007ec <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80007e6:	4a04      	ldr	r2, [pc, #16]	@ (80007f8 <FLASH_SetErrorCode+0x98>)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	60d3      	str	r3, [r2, #12]
}  
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	40022000 	.word	0x40022000
 80007fc:	20000048 	.word	0x20000048

08000800 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800080a:	2301      	movs	r3, #1
 800080c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800080e:	2300      	movs	r3, #0
 8000810:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000812:	4b2f      	ldr	r3, [pc, #188]	@ (80008d0 <HAL_FLASHEx_Erase+0xd0>)
 8000814:	7e1b      	ldrb	r3, [r3, #24]
 8000816:	2b01      	cmp	r3, #1
 8000818:	d101      	bne.n	800081e <HAL_FLASHEx_Erase+0x1e>
 800081a:	2302      	movs	r3, #2
 800081c:	e053      	b.n	80008c6 <HAL_FLASHEx_Erase+0xc6>
 800081e:	4b2c      	ldr	r3, [pc, #176]	@ (80008d0 <HAL_FLASHEx_Erase+0xd0>)
 8000820:	2201      	movs	r2, #1
 8000822:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b02      	cmp	r3, #2
 800082a:	d116      	bne.n	800085a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800082c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000830:	f7ff ff50 	bl	80006d4 <FLASH_WaitForLastOperation>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d141      	bne.n	80008be <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800083a:	2001      	movs	r0, #1
 800083c:	f000 f84c 	bl	80008d8 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000840:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000844:	f7ff ff46 	bl	80006d4 <FLASH_WaitForLastOperation>
 8000848:	4603      	mov	r3, r0
 800084a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800084c:	4b21      	ldr	r3, [pc, #132]	@ (80008d4 <HAL_FLASHEx_Erase+0xd4>)
 800084e:	691b      	ldr	r3, [r3, #16]
 8000850:	4a20      	ldr	r2, [pc, #128]	@ (80008d4 <HAL_FLASHEx_Erase+0xd4>)
 8000852:	f023 0304 	bic.w	r3, r3, #4
 8000856:	6113      	str	r3, [r2, #16]
 8000858:	e031      	b.n	80008be <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800085a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800085e:	f7ff ff39 	bl	80006d4 <FLASH_WaitForLastOperation>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d12a      	bne.n	80008be <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	f04f 32ff 	mov.w	r2, #4294967295
 800086e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	e019      	b.n	80008ac <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000878:	68b8      	ldr	r0, [r7, #8]
 800087a:	f000 f849 	bl	8000910 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800087e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000882:	f7ff ff27 	bl	80006d4 <FLASH_WaitForLastOperation>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800088a:	4b12      	ldr	r3, [pc, #72]	@ (80008d4 <HAL_FLASHEx_Erase+0xd4>)
 800088c:	691b      	ldr	r3, [r3, #16]
 800088e:	4a11      	ldr	r2, [pc, #68]	@ (80008d4 <HAL_FLASHEx_Erase+0xd4>)
 8000890:	f023 0302 	bic.w	r3, r3, #2
 8000894:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8000896:	7bfb      	ldrb	r3, [r7, #15]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d003      	beq.n	80008a4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	601a      	str	r2, [r3, #0]
            break;
 80008a2:	e00c      	b.n	80008be <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80008aa:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	029a      	lsls	r2, r3, #10
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	689b      	ldr	r3, [r3, #8]
 80008b6:	4413      	add	r3, r2
 80008b8:	68ba      	ldr	r2, [r7, #8]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d3dc      	bcc.n	8000878 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80008be:	4b04      	ldr	r3, [pc, #16]	@ (80008d0 <HAL_FLASHEx_Erase+0xd0>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	761a      	strb	r2, [r3, #24]

  return status;
 80008c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3710      	adds	r7, #16
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000048 	.word	0x20000048
 80008d4:	40022000 	.word	0x40022000

080008d8 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80008e0:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <FLASH_MassErase+0x30>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <FLASH_MassErase+0x34>)
 80008e8:	691b      	ldr	r3, [r3, #16]
 80008ea:	4a08      	ldr	r2, [pc, #32]	@ (800090c <FLASH_MassErase+0x34>)
 80008ec:	f043 0304 	orr.w	r3, r3, #4
 80008f0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <FLASH_MassErase+0x34>)
 80008f4:	691b      	ldr	r3, [r3, #16]
 80008f6:	4a05      	ldr	r2, [pc, #20]	@ (800090c <FLASH_MassErase+0x34>)
 80008f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008fc:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80008fe:	bf00      	nop
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr
 8000908:	20000048 	.word	0x20000048
 800090c:	40022000 	.word	0x40022000

08000910 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000918:	4b0b      	ldr	r3, [pc, #44]	@ (8000948 <FLASH_PageErase+0x38>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <FLASH_PageErase+0x3c>)
 8000920:	691b      	ldr	r3, [r3, #16]
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <FLASH_PageErase+0x3c>)
 8000924:	f043 0302 	orr.w	r3, r3, #2
 8000928:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800092a:	4a08      	ldr	r2, [pc, #32]	@ (800094c <FLASH_PageErase+0x3c>)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <FLASH_PageErase+0x3c>)
 8000932:	691b      	ldr	r3, [r3, #16]
 8000934:	4a05      	ldr	r2, [pc, #20]	@ (800094c <FLASH_PageErase+0x3c>)
 8000936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800093a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800093c:	bf00      	nop
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	20000048 	.word	0x20000048
 800094c:	40022000 	.word	0x40022000

08000950 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d101      	bne.n	8000962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800095e:	2301      	movs	r3, #1
 8000960:	e272      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	2b00      	cmp	r3, #0
 800096c:	f000 8087 	beq.w	8000a7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000970:	4b92      	ldr	r3, [pc, #584]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	f003 030c 	and.w	r3, r3, #12
 8000978:	2b04      	cmp	r3, #4
 800097a:	d00c      	beq.n	8000996 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800097c:	4b8f      	ldr	r3, [pc, #572]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	f003 030c 	and.w	r3, r3, #12
 8000984:	2b08      	cmp	r3, #8
 8000986:	d112      	bne.n	80009ae <HAL_RCC_OscConfig+0x5e>
 8000988:	4b8c      	ldr	r3, [pc, #560]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000994:	d10b      	bne.n	80009ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000996:	4b89      	ldr	r3, [pc, #548]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d06c      	beq.n	8000a7c <HAL_RCC_OscConfig+0x12c>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d168      	bne.n	8000a7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
 80009ac:	e24c      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80009b6:	d106      	bne.n	80009c6 <HAL_RCC_OscConfig+0x76>
 80009b8:	4b80      	ldr	r3, [pc, #512]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a7f      	ldr	r2, [pc, #508]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009c2:	6013      	str	r3, [r2, #0]
 80009c4:	e02e      	b.n	8000a24 <HAL_RCC_OscConfig+0xd4>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d10c      	bne.n	80009e8 <HAL_RCC_OscConfig+0x98>
 80009ce:	4b7b      	ldr	r3, [pc, #492]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a7a      	ldr	r2, [pc, #488]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80009d8:	6013      	str	r3, [r2, #0]
 80009da:	4b78      	ldr	r3, [pc, #480]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a77      	ldr	r2, [pc, #476]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009e4:	6013      	str	r3, [r2, #0]
 80009e6:	e01d      	b.n	8000a24 <HAL_RCC_OscConfig+0xd4>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80009f0:	d10c      	bne.n	8000a0c <HAL_RCC_OscConfig+0xbc>
 80009f2:	4b72      	ldr	r3, [pc, #456]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a71      	ldr	r2, [pc, #452]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 80009f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80009fc:	6013      	str	r3, [r2, #0]
 80009fe:	4b6f      	ldr	r3, [pc, #444]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a6e      	ldr	r2, [pc, #440]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a08:	6013      	str	r3, [r2, #0]
 8000a0a:	e00b      	b.n	8000a24 <HAL_RCC_OscConfig+0xd4>
 8000a0c:	4b6b      	ldr	r3, [pc, #428]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a6a      	ldr	r2, [pc, #424]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a16:	6013      	str	r3, [r2, #0]
 8000a18:	4b68      	ldr	r3, [pc, #416]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a67      	ldr	r2, [pc, #412]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d013      	beq.n	8000a54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a2c:	f7ff fd0a 	bl	8000444 <HAL_GetTick>
 8000a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a32:	e008      	b.n	8000a46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000a34:	f7ff fd06 	bl	8000444 <HAL_GetTick>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	2b64      	cmp	r3, #100	@ 0x64
 8000a40:	d901      	bls.n	8000a46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000a42:	2303      	movs	r3, #3
 8000a44:	e200      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a46:	4b5d      	ldr	r3, [pc, #372]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d0f0      	beq.n	8000a34 <HAL_RCC_OscConfig+0xe4>
 8000a52:	e014      	b.n	8000a7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a54:	f7ff fcf6 	bl	8000444 <HAL_GetTick>
 8000a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a5a:	e008      	b.n	8000a6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000a5c:	f7ff fcf2 	bl	8000444 <HAL_GetTick>
 8000a60:	4602      	mov	r2, r0
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	2b64      	cmp	r3, #100	@ 0x64
 8000a68:	d901      	bls.n	8000a6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	e1ec      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a6e:	4b53      	ldr	r3, [pc, #332]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d1f0      	bne.n	8000a5c <HAL_RCC_OscConfig+0x10c>
 8000a7a:	e000      	b.n	8000a7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d063      	beq.n	8000b52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a8a:	4b4c      	ldr	r3, [pc, #304]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	f003 030c 	and.w	r3, r3, #12
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d00b      	beq.n	8000aae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a96:	4b49      	ldr	r3, [pc, #292]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f003 030c 	and.w	r3, r3, #12
 8000a9e:	2b08      	cmp	r3, #8
 8000aa0:	d11c      	bne.n	8000adc <HAL_RCC_OscConfig+0x18c>
 8000aa2:	4b46      	ldr	r3, [pc, #280]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d116      	bne.n	8000adc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000aae:	4b43      	ldr	r3, [pc, #268]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f003 0302 	and.w	r3, r3, #2
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d005      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x176>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	691b      	ldr	r3, [r3, #16]
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d001      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e1c0      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ac6:	4b3d      	ldr	r3, [pc, #244]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	695b      	ldr	r3, [r3, #20]
 8000ad2:	00db      	lsls	r3, r3, #3
 8000ad4:	4939      	ldr	r1, [pc, #228]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ada:	e03a      	b.n	8000b52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	691b      	ldr	r3, [r3, #16]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d020      	beq.n	8000b26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ae4:	4b36      	ldr	r3, [pc, #216]	@ (8000bc0 <HAL_RCC_OscConfig+0x270>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aea:	f7ff fcab 	bl	8000444 <HAL_GetTick>
 8000aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000af0:	e008      	b.n	8000b04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000af2:	f7ff fca7 	bl	8000444 <HAL_GetTick>
 8000af6:	4602      	mov	r2, r0
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	1ad3      	subs	r3, r2, r3
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d901      	bls.n	8000b04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000b00:	2303      	movs	r3, #3
 8000b02:	e1a1      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b04:	4b2d      	ldr	r3, [pc, #180]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f003 0302 	and.w	r3, r3, #2
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d0f0      	beq.n	8000af2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b10:	4b2a      	ldr	r3, [pc, #168]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	00db      	lsls	r3, r3, #3
 8000b1e:	4927      	ldr	r1, [pc, #156]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000b20:	4313      	orrs	r3, r2
 8000b22:	600b      	str	r3, [r1, #0]
 8000b24:	e015      	b.n	8000b52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b26:	4b26      	ldr	r3, [pc, #152]	@ (8000bc0 <HAL_RCC_OscConfig+0x270>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b2c:	f7ff fc8a 	bl	8000444 <HAL_GetTick>
 8000b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b32:	e008      	b.n	8000b46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b34:	f7ff fc86 	bl	8000444 <HAL_GetTick>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	1ad3      	subs	r3, r2, r3
 8000b3e:	2b02      	cmp	r3, #2
 8000b40:	d901      	bls.n	8000b46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000b42:	2303      	movs	r3, #3
 8000b44:	e180      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b46:	4b1d      	ldr	r3, [pc, #116]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1f0      	bne.n	8000b34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f003 0308 	and.w	r3, r3, #8
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d03a      	beq.n	8000bd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	699b      	ldr	r3, [r3, #24]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d019      	beq.n	8000b9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b66:	4b17      	ldr	r3, [pc, #92]	@ (8000bc4 <HAL_RCC_OscConfig+0x274>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b6c:	f7ff fc6a 	bl	8000444 <HAL_GetTick>
 8000b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b72:	e008      	b.n	8000b86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b74:	f7ff fc66 	bl	8000444 <HAL_GetTick>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	2b02      	cmp	r3, #2
 8000b80:	d901      	bls.n	8000b86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000b82:	2303      	movs	r3, #3
 8000b84:	e160      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b86:	4b0d      	ldr	r3, [pc, #52]	@ (8000bbc <HAL_RCC_OscConfig+0x26c>)
 8000b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b8a:	f003 0302 	and.w	r3, r3, #2
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d0f0      	beq.n	8000b74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000b92:	2001      	movs	r0, #1
 8000b94:	f000 fa9c 	bl	80010d0 <RCC_Delay>
 8000b98:	e01c      	b.n	8000bd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc4 <HAL_RCC_OscConfig+0x274>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ba0:	f7ff fc50 	bl	8000444 <HAL_GetTick>
 8000ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ba6:	e00f      	b.n	8000bc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ba8:	f7ff fc4c 	bl	8000444 <HAL_GetTick>
 8000bac:	4602      	mov	r2, r0
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	d908      	bls.n	8000bc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e146      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
 8000bba:	bf00      	nop
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	42420000 	.word	0x42420000
 8000bc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000bc8:	4b92      	ldr	r3, [pc, #584]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d1e9      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f003 0304 	and.w	r3, r3, #4
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f000 80a6 	beq.w	8000d2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000be2:	2300      	movs	r3, #0
 8000be4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000be6:	4b8b      	ldr	r3, [pc, #556]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000be8:	69db      	ldr	r3, [r3, #28]
 8000bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d10d      	bne.n	8000c0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bf2:	4b88      	ldr	r3, [pc, #544]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000bf4:	69db      	ldr	r3, [r3, #28]
 8000bf6:	4a87      	ldr	r2, [pc, #540]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bfc:	61d3      	str	r3, [r2, #28]
 8000bfe:	4b85      	ldr	r3, [pc, #532]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c00:	69db      	ldr	r3, [r3, #28]
 8000c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c0e:	4b82      	ldr	r3, [pc, #520]	@ (8000e18 <HAL_RCC_OscConfig+0x4c8>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d118      	bne.n	8000c4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8000e18 <HAL_RCC_OscConfig+0x4c8>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a7e      	ldr	r2, [pc, #504]	@ (8000e18 <HAL_RCC_OscConfig+0x4c8>)
 8000c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000c26:	f7ff fc0d 	bl	8000444 <HAL_GetTick>
 8000c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c2c:	e008      	b.n	8000c40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c2e:	f7ff fc09 	bl	8000444 <HAL_GetTick>
 8000c32:	4602      	mov	r2, r0
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	2b64      	cmp	r3, #100	@ 0x64
 8000c3a:	d901      	bls.n	8000c40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	e103      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c40:	4b75      	ldr	r3, [pc, #468]	@ (8000e18 <HAL_RCC_OscConfig+0x4c8>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d0f0      	beq.n	8000c2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d106      	bne.n	8000c62 <HAL_RCC_OscConfig+0x312>
 8000c54:	4b6f      	ldr	r3, [pc, #444]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c56:	6a1b      	ldr	r3, [r3, #32]
 8000c58:	4a6e      	ldr	r2, [pc, #440]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c5a:	f043 0301 	orr.w	r3, r3, #1
 8000c5e:	6213      	str	r3, [r2, #32]
 8000c60:	e02d      	b.n	8000cbe <HAL_RCC_OscConfig+0x36e>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	68db      	ldr	r3, [r3, #12]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d10c      	bne.n	8000c84 <HAL_RCC_OscConfig+0x334>
 8000c6a:	4b6a      	ldr	r3, [pc, #424]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c6c:	6a1b      	ldr	r3, [r3, #32]
 8000c6e:	4a69      	ldr	r2, [pc, #420]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c70:	f023 0301 	bic.w	r3, r3, #1
 8000c74:	6213      	str	r3, [r2, #32]
 8000c76:	4b67      	ldr	r3, [pc, #412]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c78:	6a1b      	ldr	r3, [r3, #32]
 8000c7a:	4a66      	ldr	r2, [pc, #408]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c7c:	f023 0304 	bic.w	r3, r3, #4
 8000c80:	6213      	str	r3, [r2, #32]
 8000c82:	e01c      	b.n	8000cbe <HAL_RCC_OscConfig+0x36e>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	2b05      	cmp	r3, #5
 8000c8a:	d10c      	bne.n	8000ca6 <HAL_RCC_OscConfig+0x356>
 8000c8c:	4b61      	ldr	r3, [pc, #388]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c8e:	6a1b      	ldr	r3, [r3, #32]
 8000c90:	4a60      	ldr	r2, [pc, #384]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	6213      	str	r3, [r2, #32]
 8000c98:	4b5e      	ldr	r3, [pc, #376]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c9a:	6a1b      	ldr	r3, [r3, #32]
 8000c9c:	4a5d      	ldr	r2, [pc, #372]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000c9e:	f043 0301 	orr.w	r3, r3, #1
 8000ca2:	6213      	str	r3, [r2, #32]
 8000ca4:	e00b      	b.n	8000cbe <HAL_RCC_OscConfig+0x36e>
 8000ca6:	4b5b      	ldr	r3, [pc, #364]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000ca8:	6a1b      	ldr	r3, [r3, #32]
 8000caa:	4a5a      	ldr	r2, [pc, #360]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000cac:	f023 0301 	bic.w	r3, r3, #1
 8000cb0:	6213      	str	r3, [r2, #32]
 8000cb2:	4b58      	ldr	r3, [pc, #352]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000cb4:	6a1b      	ldr	r3, [r3, #32]
 8000cb6:	4a57      	ldr	r2, [pc, #348]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000cb8:	f023 0304 	bic.w	r3, r3, #4
 8000cbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d015      	beq.n	8000cf2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cc6:	f7ff fbbd 	bl	8000444 <HAL_GetTick>
 8000cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ccc:	e00a      	b.n	8000ce4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cce:	f7ff fbb9 	bl	8000444 <HAL_GetTick>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d901      	bls.n	8000ce4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	e0b1      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ce4:	4b4b      	ldr	r3, [pc, #300]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000ce6:	6a1b      	ldr	r3, [r3, #32]
 8000ce8:	f003 0302 	and.w	r3, r3, #2
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d0ee      	beq.n	8000cce <HAL_RCC_OscConfig+0x37e>
 8000cf0:	e014      	b.n	8000d1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cf2:	f7ff fba7 	bl	8000444 <HAL_GetTick>
 8000cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cf8:	e00a      	b.n	8000d10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cfa:	f7ff fba3 	bl	8000444 <HAL_GetTick>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d901      	bls.n	8000d10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	e09b      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d10:	4b40      	ldr	r3, [pc, #256]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d12:	6a1b      	ldr	r3, [r3, #32]
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d1ee      	bne.n	8000cfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000d1c:	7dfb      	ldrb	r3, [r7, #23]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d105      	bne.n	8000d2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d22:	4b3c      	ldr	r3, [pc, #240]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	4a3b      	ldr	r2, [pc, #236]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000d2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f000 8087 	beq.w	8000e46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d38:	4b36      	ldr	r3, [pc, #216]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 030c 	and.w	r3, r3, #12
 8000d40:	2b08      	cmp	r3, #8
 8000d42:	d061      	beq.n	8000e08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	69db      	ldr	r3, [r3, #28]
 8000d48:	2b02      	cmp	r3, #2
 8000d4a:	d146      	bne.n	8000dda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d4c:	4b33      	ldr	r3, [pc, #204]	@ (8000e1c <HAL_RCC_OscConfig+0x4cc>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d52:	f7ff fb77 	bl	8000444 <HAL_GetTick>
 8000d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d58:	e008      	b.n	8000d6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d5a:	f7ff fb73 	bl	8000444 <HAL_GetTick>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d901      	bls.n	8000d6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	e06d      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d6c:	4b29      	ldr	r3, [pc, #164]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1f0      	bne.n	8000d5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6a1b      	ldr	r3, [r3, #32]
 8000d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d80:	d108      	bne.n	8000d94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d82:	4b24      	ldr	r3, [pc, #144]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	4921      	ldr	r1, [pc, #132]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d90:	4313      	orrs	r3, r2
 8000d92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d94:	4b1f      	ldr	r3, [pc, #124]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6a19      	ldr	r1, [r3, #32]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000da4:	430b      	orrs	r3, r1
 8000da6:	491b      	ldr	r1, [pc, #108]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000da8:	4313      	orrs	r3, r2
 8000daa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <HAL_RCC_OscConfig+0x4cc>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db2:	f7ff fb47 	bl	8000444 <HAL_GetTick>
 8000db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000db8:	e008      	b.n	8000dcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000dba:	f7ff fb43 	bl	8000444 <HAL_GetTick>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d901      	bls.n	8000dcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e03d      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000dcc:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0f0      	beq.n	8000dba <HAL_RCC_OscConfig+0x46a>
 8000dd8:	e035      	b.n	8000e46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000dda:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <HAL_RCC_OscConfig+0x4cc>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de0:	f7ff fb30 	bl	8000444 <HAL_GetTick>
 8000de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000de6:	e008      	b.n	8000dfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000de8:	f7ff fb2c 	bl	8000444 <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d901      	bls.n	8000dfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000df6:	2303      	movs	r3, #3
 8000df8:	e026      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dfa:	4b06      	ldr	r3, [pc, #24]	@ (8000e14 <HAL_RCC_OscConfig+0x4c4>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d1f0      	bne.n	8000de8 <HAL_RCC_OscConfig+0x498>
 8000e06:	e01e      	b.n	8000e46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d107      	bne.n	8000e20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	e019      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
 8000e14:	40021000 	.word	0x40021000
 8000e18:	40007000 	.word	0x40007000
 8000e1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000e20:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <HAL_RCC_OscConfig+0x500>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a1b      	ldr	r3, [r3, #32]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d106      	bne.n	8000e42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d001      	beq.n	8000e46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e000      	b.n	8000e48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000e46:	2300      	movs	r3, #0
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3718      	adds	r7, #24
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40021000 	.word	0x40021000

08000e54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d101      	bne.n	8000e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	e0d0      	b.n	800100a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e68:	4b6a      	ldr	r3, [pc, #424]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f003 0307 	and.w	r3, r3, #7
 8000e70:	683a      	ldr	r2, [r7, #0]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d910      	bls.n	8000e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e76:	4b67      	ldr	r3, [pc, #412]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f023 0207 	bic.w	r2, r3, #7
 8000e7e:	4965      	ldr	r1, [pc, #404]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e86:	4b63      	ldr	r3, [pc, #396]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	683a      	ldr	r2, [r7, #0]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d001      	beq.n	8000e98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
 8000e96:	e0b8      	b.n	800100a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d020      	beq.n	8000ee6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 0304 	and.w	r3, r3, #4
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d005      	beq.n	8000ebc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000eb0:	4b59      	ldr	r3, [pc, #356]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	4a58      	ldr	r2, [pc, #352]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000eb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000eba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f003 0308 	and.w	r3, r3, #8
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d005      	beq.n	8000ed4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ec8:	4b53      	ldr	r3, [pc, #332]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	4a52      	ldr	r2, [pc, #328]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000ece:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000ed2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ed4:	4b50      	ldr	r3, [pc, #320]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	494d      	ldr	r1, [pc, #308]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d040      	beq.n	8000f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d107      	bne.n	8000f0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000efa:	4b47      	ldr	r3, [pc, #284]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d115      	bne.n	8000f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e07f      	b.n	800100a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d107      	bne.n	8000f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f12:	4b41      	ldr	r3, [pc, #260]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d109      	bne.n	8000f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e073      	b.n	800100a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f22:	4b3d      	ldr	r3, [pc, #244]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d101      	bne.n	8000f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e06b      	b.n	800100a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f32:	4b39      	ldr	r3, [pc, #228]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f023 0203 	bic.w	r2, r3, #3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	4936      	ldr	r1, [pc, #216]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000f40:	4313      	orrs	r3, r2
 8000f42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f44:	f7ff fa7e 	bl	8000444 <HAL_GetTick>
 8000f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f4a:	e00a      	b.n	8000f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f4c:	f7ff fa7a 	bl	8000444 <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e053      	b.n	800100a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f62:	4b2d      	ldr	r3, [pc, #180]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f003 020c 	and.w	r2, r3, #12
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d1eb      	bne.n	8000f4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f74:	4b27      	ldr	r3, [pc, #156]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0307 	and.w	r3, r3, #7
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d210      	bcs.n	8000fa4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f82:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f023 0207 	bic.w	r2, r3, #7
 8000f8a:	4922      	ldr	r1, [pc, #136]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f92:	4b20      	ldr	r3, [pc, #128]	@ (8001014 <HAL_RCC_ClockConfig+0x1c0>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	683a      	ldr	r2, [r7, #0]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d001      	beq.n	8000fa4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e032      	b.n	800100a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0304 	and.w	r3, r3, #4
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d008      	beq.n	8000fc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fb0:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	4916      	ldr	r1, [pc, #88]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0308 	and.w	r3, r3, #8
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d009      	beq.n	8000fe2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000fce:	4b12      	ldr	r3, [pc, #72]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	691b      	ldr	r3, [r3, #16]
 8000fda:	00db      	lsls	r3, r3, #3
 8000fdc:	490e      	ldr	r1, [pc, #56]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000fe2:	f000 f821 	bl	8001028 <HAL_RCC_GetSysClockFreq>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <HAL_RCC_ClockConfig+0x1c4>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	091b      	lsrs	r3, r3, #4
 8000fee:	f003 030f 	and.w	r3, r3, #15
 8000ff2:	490a      	ldr	r1, [pc, #40]	@ (800101c <HAL_RCC_ClockConfig+0x1c8>)
 8000ff4:	5ccb      	ldrb	r3, [r1, r3]
 8000ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8000ffa:	4a09      	ldr	r2, [pc, #36]	@ (8001020 <HAL_RCC_ClockConfig+0x1cc>)
 8000ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000ffe:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <HAL_RCC_ClockConfig+0x1d0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff f9dc 	bl	80003c0 <HAL_InitTick>

  return HAL_OK;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40022000 	.word	0x40022000
 8001018:	40021000 	.word	0x40021000
 800101c:	0800117c 	.word	0x0800117c
 8001020:	20000000 	.word	0x20000000
 8001024:	20000004 	.word	0x20000004

08001028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001028:	b480      	push	{r7}
 800102a:	b087      	sub	sp, #28
 800102c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	2300      	movs	r3, #0
 8001034:	60bb      	str	r3, [r7, #8]
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001042:	4b1e      	ldr	r3, [pc, #120]	@ (80010bc <HAL_RCC_GetSysClockFreq+0x94>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	2b04      	cmp	r3, #4
 8001050:	d002      	beq.n	8001058 <HAL_RCC_GetSysClockFreq+0x30>
 8001052:	2b08      	cmp	r3, #8
 8001054:	d003      	beq.n	800105e <HAL_RCC_GetSysClockFreq+0x36>
 8001056:	e027      	b.n	80010a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001058:	4b19      	ldr	r3, [pc, #100]	@ (80010c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800105a:	613b      	str	r3, [r7, #16]
      break;
 800105c:	e027      	b.n	80010ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	0c9b      	lsrs	r3, r3, #18
 8001062:	f003 030f 	and.w	r3, r3, #15
 8001066:	4a17      	ldr	r2, [pc, #92]	@ (80010c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001068:	5cd3      	ldrb	r3, [r2, r3]
 800106a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d010      	beq.n	8001098 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001076:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <HAL_RCC_GetSysClockFreq+0x94>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	0c5b      	lsrs	r3, r3, #17
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	4a11      	ldr	r2, [pc, #68]	@ (80010c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001082:	5cd3      	ldrb	r3, [r2, r3]
 8001084:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800108a:	fb03 f202 	mul.w	r2, r3, r2
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	fbb2 f3f3 	udiv	r3, r2, r3
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	e004      	b.n	80010a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a0c      	ldr	r2, [pc, #48]	@ (80010cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800109c:	fb02 f303 	mul.w	r3, r2, r3
 80010a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	613b      	str	r3, [r7, #16]
      break;
 80010a6:	e002      	b.n	80010ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80010a8:	4b05      	ldr	r3, [pc, #20]	@ (80010c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80010aa:	613b      	str	r3, [r7, #16]
      break;
 80010ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80010ae:	693b      	ldr	r3, [r7, #16]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	371c      	adds	r7, #28
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	40021000 	.word	0x40021000
 80010c0:	007a1200 	.word	0x007a1200
 80010c4:	0800118c 	.word	0x0800118c
 80010c8:	0800119c 	.word	0x0800119c
 80010cc:	003d0900 	.word	0x003d0900

080010d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80010d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <RCC_Delay+0x34>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <RCC_Delay+0x38>)
 80010de:	fba2 2303 	umull	r2, r3, r2, r3
 80010e2:	0a5b      	lsrs	r3, r3, #9
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	fb02 f303 	mul.w	r3, r2, r3
 80010ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80010ec:	bf00      	nop
  }
  while (Delay --);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	1e5a      	subs	r2, r3, #1
 80010f2:	60fa      	str	r2, [r7, #12]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1f9      	bne.n	80010ec <RCC_Delay+0x1c>
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	3714      	adds	r7, #20
 80010fe:	46bd      	mov	sp, r7
 8001100:	bc80      	pop	{r7}
 8001102:	4770      	bx	lr
 8001104:	20000000 	.word	0x20000000
 8001108:	10624dd3 	.word	0x10624dd3

0800110c <memset>:
 800110c:	4603      	mov	r3, r0
 800110e:	4402      	add	r2, r0
 8001110:	4293      	cmp	r3, r2
 8001112:	d100      	bne.n	8001116 <memset+0xa>
 8001114:	4770      	bx	lr
 8001116:	f803 1b01 	strb.w	r1, [r3], #1
 800111a:	e7f9      	b.n	8001110 <memset+0x4>

0800111c <__libc_init_array>:
 800111c:	b570      	push	{r4, r5, r6, lr}
 800111e:	2600      	movs	r6, #0
 8001120:	4d0c      	ldr	r5, [pc, #48]	@ (8001154 <__libc_init_array+0x38>)
 8001122:	4c0d      	ldr	r4, [pc, #52]	@ (8001158 <__libc_init_array+0x3c>)
 8001124:	1b64      	subs	r4, r4, r5
 8001126:	10a4      	asrs	r4, r4, #2
 8001128:	42a6      	cmp	r6, r4
 800112a:	d109      	bne.n	8001140 <__libc_init_array+0x24>
 800112c:	f000 f81a 	bl	8001164 <_init>
 8001130:	2600      	movs	r6, #0
 8001132:	4d0a      	ldr	r5, [pc, #40]	@ (800115c <__libc_init_array+0x40>)
 8001134:	4c0a      	ldr	r4, [pc, #40]	@ (8001160 <__libc_init_array+0x44>)
 8001136:	1b64      	subs	r4, r4, r5
 8001138:	10a4      	asrs	r4, r4, #2
 800113a:	42a6      	cmp	r6, r4
 800113c:	d105      	bne.n	800114a <__libc_init_array+0x2e>
 800113e:	bd70      	pop	{r4, r5, r6, pc}
 8001140:	f855 3b04 	ldr.w	r3, [r5], #4
 8001144:	4798      	blx	r3
 8001146:	3601      	adds	r6, #1
 8001148:	e7ee      	b.n	8001128 <__libc_init_array+0xc>
 800114a:	f855 3b04 	ldr.w	r3, [r5], #4
 800114e:	4798      	blx	r3
 8001150:	3601      	adds	r6, #1
 8001152:	e7f2      	b.n	800113a <__libc_init_array+0x1e>
 8001154:	080011a0 	.word	0x080011a0
 8001158:	080011a0 	.word	0x080011a0
 800115c:	080011a0 	.word	0x080011a0
 8001160:	080011a4 	.word	0x080011a4

08001164 <_init>:
 8001164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001166:	bf00      	nop
 8001168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800116a:	bc08      	pop	{r3}
 800116c:	469e      	mov	lr, r3
 800116e:	4770      	bx	lr

08001170 <_fini>:
 8001170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001172:	bf00      	nop
 8001174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001176:	bc08      	pop	{r3}
 8001178:	469e      	mov	lr, r3
 800117a:	4770      	bx	lr
