\hypertarget{struct__hw__pit}{}\section{\+\_\+hw\+\_\+pit Struct Reference}
\label{struct__hw__pit}\index{\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}}


All P\+IT module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pit.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__pit__mcr}{hw\+\_\+pit\+\_\+mcr\+\_\+t} \hyperlink{struct__hw__pit_a38c7cbae6c7902108ce6d7c356b65d19}{M\+CR}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}252\mbox{]}\hypertarget{struct__hw__pit_aa27bcac1ae689636e67272a97fc8f8a4}{}\label{struct__hw__pit_aa27bcac1ae689636e67272a97fc8f8a4}

\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__pit__ldvaln}{hw\_pit\_ldvaln\_t} \hyperlink{struct__hw__pit_aec4b30897f0e80f660ad105f7ce33d5c}{LDVALn}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} \hyperlink{union__hw__pit__cvaln}{hw\_pit\_cvaln\_t} \hyperlink{struct__hw__pit_a9b0880684600e18e71a009df99fac13c}{CVALn}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__pit__tctrln}{hw\_pit\_tctrln\_t} \hyperlink{struct__hw__pit_ab4be36541eebdc01d57596afbe548045}{TCTRLn}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__pit__tflgn}{hw\_pit\_tflgn\_t} \hyperlink{struct__hw__pit_a5a48af1605e50720a1e5865c8c58e145}{TFLGn}\\
\} {\bfseries CHANNEL} \mbox{[}4\mbox{]}\hypertarget{struct__hw__pit_a9c18b70d46117c0ce5d4989f9b19d91b}{}\label{struct__hw__pit_a9c18b70d46117c0ce5d4989f9b19d91b}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
All P\+IT module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}!C\+V\+A\+Ln@{C\+V\+A\+Ln}}
\index{C\+V\+A\+Ln@{C\+V\+A\+Ln}!\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}}
\subsubsection[{\texorpdfstring{C\+V\+A\+Ln}{CVALn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+pit\+\_\+cvaln\+\_\+t} \+\_\+hw\+\_\+pit\+::\+C\+V\+A\+Ln}\hypertarget{struct__hw__pit_a9b0880684600e18e71a009df99fac13c}{}\label{struct__hw__pit_a9b0880684600e18e71a009df99fac13c}
\mbox{[}0x104\mbox{]} Current Timer Value Register \index{\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}!L\+D\+V\+A\+Ln@{L\+D\+V\+A\+Ln}}
\index{L\+D\+V\+A\+Ln@{L\+D\+V\+A\+Ln}!\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}}
\subsubsection[{\texorpdfstring{L\+D\+V\+A\+Ln}{LDVALn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+pit\+\_\+ldvaln\+\_\+t} \+\_\+hw\+\_\+pit\+::\+L\+D\+V\+A\+Ln}\hypertarget{struct__hw__pit_aec4b30897f0e80f660ad105f7ce33d5c}{}\label{struct__hw__pit_aec4b30897f0e80f660ad105f7ce33d5c}
\mbox{[}0x100\mbox{]} Timer Load Value Register \index{\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+pit\+\_\+mcr\+\_\+t} \+\_\+hw\+\_\+pit\+::\+M\+CR}\hypertarget{struct__hw__pit_a38c7cbae6c7902108ce6d7c356b65d19}{}\label{struct__hw__pit_a38c7cbae6c7902108ce6d7c356b65d19}
\mbox{[}0x0\mbox{]} P\+IT Module Control Register \index{\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}!T\+C\+T\+R\+Ln@{T\+C\+T\+R\+Ln}}
\index{T\+C\+T\+R\+Ln@{T\+C\+T\+R\+Ln}!\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}}
\subsubsection[{\texorpdfstring{T\+C\+T\+R\+Ln}{TCTRLn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+pit\+\_\+tctrln\+\_\+t} \+\_\+hw\+\_\+pit\+::\+T\+C\+T\+R\+Ln}\hypertarget{struct__hw__pit_ab4be36541eebdc01d57596afbe548045}{}\label{struct__hw__pit_ab4be36541eebdc01d57596afbe548045}
\mbox{[}0x108\mbox{]} Timer Control Register \index{\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}!T\+F\+L\+Gn@{T\+F\+L\+Gn}}
\index{T\+F\+L\+Gn@{T\+F\+L\+Gn}!\+\_\+hw\+\_\+pit@{\+\_\+hw\+\_\+pit}}
\subsubsection[{\texorpdfstring{T\+F\+L\+Gn}{TFLGn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+pit\+\_\+tflgn\+\_\+t} \+\_\+hw\+\_\+pit\+::\+T\+F\+L\+Gn}\hypertarget{struct__hw__pit_a5a48af1605e50720a1e5865c8c58e145}{}\label{struct__hw__pit_a5a48af1605e50720a1e5865c8c58e145}
\mbox{[}0x10C\mbox{]} Timer Flag Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pit.\+h\end{DoxyCompactItemize}
