HDL-8007 ERROR: index -1 is out of range [16:0] for 'Lvl2' in ../rtl/eltwise_layer.v(2814) (Anlogic) 
Error (10232): Verilog HDL error at eltwise_layer.v(2814): index -1 cannot fall outside the declared range [16:0] for vector "Lvl2" (Quartus Prime)




Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis

Error (170012): Fitter requires 10596 LABs to implement the design, but the device contains only 5648 LABs

