$date
	Sun Oct 23 06:13:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#543489
b10 !
1"
#543490
b10 &
b10 %
1$
#543491
0"
#543494
b1 &
1#
b1 %
#543498
b0 &
b0 %
0#
0$
#1518893
b11010 !
1"
#1518894
b11010 &
b11010 %
1$
#1518895
0"
#1518898
b1101 &
b1101 %
#1518902
b101000 &
b101000 %
#1518906
b10100 &
b10100 %
#1518910
b1010 &
b1010 %
#1518914
b101 &
b101 %
#1518918
b10000 &
b10000 %
#1518922
b1000 &
b1000 %
#1518926
b100 &
b100 %
#1518930
b10 &
b10 %
#1518934
b1 &
1#
b1 %
#1518938
b0 &
b0 %
0#
0$
#2577271
b10010 !
1"
#2577274
b10010 &
b10010 %
1$
#2577275
0"
#2577278
b1001 &
b1001 %
#2577282
b11100 &
b11100 %
#2577286
b1110 &
b1110 %
#2577290
b111 &
b111 %
#2577294
b10110 &
b10110 %
#2577298
b1011 &
b1011 %
#2577302
b100010 &
b100010 %
#2577306
b10001 &
b10001 %
#2577310
b110100 &
b110100 %
#2577314
b11010 &
b11010 %
#2577318
b1101 &
b1101 %
#2577322
b101000 &
b101000 %
#2577326
b10100 &
b10100 %
#2577330
b1010 &
b1010 %
#2577334
b101 &
b101 %
#2577338
b10000 &
b10000 %
#2577342
b1000 &
b1000 %
#2577346
b100 &
b100 %
#2577350
b10 &
b10 %
#2577354
b1 &
b1 %
1#
#2577358
b0 &
0#
b0 %
0$
#4500012
