$date
	Sun Feb  2 10:48:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 1 ! dout1 $end
$var wire 1 " dout0 $end
$var reg 1 # din $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 # din $end
$var wire 1 $ sel $end
$var wire 1 ! dout1 $end
$var wire 1 " dout0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
1"
0!
$end
#10000
0"
1!
1$
#20000
0!
0$
0#
#30000
1$
#40000
