#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c045db04a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c045e7ec50 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x55c045eacfb0_0 .net "active", 0 0, L_0x55c045ec7b00;  1 drivers
v0x55c045ead070_0 .var "clk", 0 0;
v0x55c045ead110_0 .var "clk_enable", 0 0;
v0x55c045ead200_0 .net "data_address", 31 0, L_0x55c045ec56d0;  1 drivers
v0x55c045ead2a0_0 .net "data_read", 0 0, L_0x55c045ec3250;  1 drivers
v0x55c045ead390_0 .var "data_readdata", 31 0;
v0x55c045ead460_0 .net "data_write", 0 0, L_0x55c045ec3070;  1 drivers
v0x55c045ead530_0 .net "data_writedata", 31 0, L_0x55c045ec53c0;  1 drivers
v0x55c045ead600_0 .net "instr_address", 31 0, L_0x55c045ec6a30;  1 drivers
v0x55c045ead760_0 .var "instr_readdata", 31 0;
v0x55c045ead800_0 .net "register_v0", 31 0, L_0x55c045ec5350;  1 drivers
v0x55c045ead8f0_0 .var "reset", 0 0;
S_0x55c045e6c0d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55c045e7ec50;
 .timescale 0 0;
v0x55c045e7b2a0_0 .var "expected", 31 0;
v0x55c045e7f9d0_0 .var "funct", 5 0;
v0x55c045e84c90_0 .var "i", 4 0;
v0x55c045e84fc0_0 .var "imm", 15 0;
v0x55c045e860d0_0 .var "imm_instr", 31 0;
v0x55c045e880f0_0 .var "opcode", 5 0;
v0x55c045e9f0c0_0 .var "r_instr", 31 0;
v0x55c045e9f1a0_0 .var "rd", 4 0;
v0x55c045e9f280_0 .var "rs", 4 0;
v0x55c045e9f360_0 .var "rt", 4 0;
v0x55c045e9f440_0 .var "shamt", 4 0;
v0x55c045e9f520_0 .var "test", 31 0;
E_0x55c045daf750 .event posedge, v0x55c045ea1450_0;
S_0x55c045e6c500 .scope module, "dut" "mips_cpu_harvard" 3 125, 4 1 0, S_0x55c045e7ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c045e7b180 .functor OR 1, L_0x55c045ebea50, L_0x55c045ebecd0, C4<0>, C4<0>;
L_0x55c045de5de0 .functor BUFZ 1, L_0x55c045ebe4b0, C4<0>, C4<0>, C4<0>;
L_0x55c045e84ea0 .functor BUFZ 1, L_0x55c045ebe650, C4<0>, C4<0>, C4<0>;
L_0x55c045e85f30 .functor BUFZ 1, L_0x55c045ebe650, C4<0>, C4<0>, C4<0>;
L_0x55c045ebf210 .functor AND 1, L_0x55c045ebe4b0, L_0x55c045ebf510, C4<1>, C4<1>;
L_0x55c045e87fd0 .functor OR 1, L_0x55c045ebf210, L_0x55c045ebf0f0, C4<0>, C4<0>;
L_0x55c045e299c0 .functor OR 1, L_0x55c045e87fd0, L_0x55c045ebf320, C4<0>, C4<0>;
L_0x55c045ebf7b0 .functor OR 1, L_0x55c045e299c0, L_0x55c045ec0e10, C4<0>, C4<0>;
L_0x55c045ebf8c0 .functor OR 1, L_0x55c045ebf7b0, L_0x55c045ec0570, C4<0>, C4<0>;
L_0x55c045ebf980 .functor BUFZ 1, L_0x55c045ebe770, C4<0>, C4<0>, C4<0>;
L_0x55c045ec0460 .functor AND 1, L_0x55c045ebfed0, L_0x55c045ec0230, C4<1>, C4<1>;
L_0x55c045ec0570 .functor OR 1, L_0x55c045ebfbd0, L_0x55c045ec0460, C4<0>, C4<0>;
L_0x55c045ec0e10 .functor AND 1, L_0x55c045ec0940, L_0x55c045ec0bf0, C4<1>, C4<1>;
L_0x55c045ec15c0 .functor OR 1, L_0x55c045ec1060, L_0x55c045ec1380, C4<0>, C4<0>;
L_0x55c045ec06d0 .functor OR 1, L_0x55c045ec1b30, L_0x55c045ec1e30, C4<0>, C4<0>;
L_0x55c045ec1d10 .functor AND 1, L_0x55c045ec1840, L_0x55c045ec06d0, C4<1>, C4<1>;
L_0x55c045ec2630 .functor OR 1, L_0x55c045ec22c0, L_0x55c045ec2540, C4<0>, C4<0>;
L_0x55c045ec2930 .functor OR 1, L_0x55c045ec2630, L_0x55c045ec2740, C4<0>, C4<0>;
L_0x55c045ec2ae0 .functor AND 1, L_0x55c045ebe4b0, L_0x55c045ec2930, C4<1>, C4<1>;
L_0x55c045ec2c90 .functor AND 1, L_0x55c045ebe4b0, L_0x55c045ec2ba0, C4<1>, C4<1>;
L_0x55c045ec2fb0 .functor AND 1, L_0x55c045ebe4b0, L_0x55c045ec2a40, C4<1>, C4<1>;
L_0x55c045ec3250 .functor BUFZ 1, L_0x55c045e84ea0, C4<0>, C4<0>, C4<0>;
L_0x55c045ec3ee0 .functor AND 1, L_0x55c045ec7b00, L_0x55c045ebf8c0, C4<1>, C4<1>;
L_0x55c045ec3ff0 .functor OR 1, L_0x55c045ec0570, L_0x55c045ec0e10, C4<0>, C4<0>;
L_0x55c045ec53c0 .functor BUFZ 32, L_0x55c045ec5240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c045ec5480 .functor BUFZ 32, L_0x55c045ec41d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c045ec55d0 .functor BUFZ 32, L_0x55c045ec5240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c045ec56d0 .functor BUFZ 32, v0x55c045ea04e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c045ec66d0 .functor AND 1, v0x55c045ead110_0, L_0x55c045ec2ae0, C4<1>, C4<1>;
L_0x55c045ec6740 .functor AND 1, L_0x55c045ec66d0, v0x55c045eaa140_0, C4<1>, C4<1>;
L_0x55c045ec6a30 .functor BUFZ 32, v0x55c045ea1510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c045ec7b00 .functor BUFZ 1, v0x55c045eaa140_0, C4<0>, C4<0>, C4<0>;
L_0x55c045ec7c80 .functor AND 1, v0x55c045ead110_0, v0x55c045eaa140_0, C4<1>, C4<1>;
v0x55c045ea4230_0 .net *"_ivl_100", 31 0, L_0x55c045ec0740;  1 drivers
L_0x7fa846803498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea4330_0 .net *"_ivl_103", 25 0, L_0x7fa846803498;  1 drivers
L_0x7fa8468034e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea4410_0 .net/2u *"_ivl_104", 31 0, L_0x7fa8468034e0;  1 drivers
v0x55c045ea44d0_0 .net *"_ivl_106", 0 0, L_0x55c045ec0940;  1 drivers
v0x55c045ea4590_0 .net *"_ivl_109", 5 0, L_0x55c045ec0b50;  1 drivers
L_0x7fa846803528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c045ea4670_0 .net/2u *"_ivl_110", 5 0, L_0x7fa846803528;  1 drivers
v0x55c045ea4750_0 .net *"_ivl_112", 0 0, L_0x55c045ec0bf0;  1 drivers
v0x55c045ea4810_0 .net *"_ivl_116", 31 0, L_0x55c045ec0f70;  1 drivers
L_0x7fa846803570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea48f0_0 .net *"_ivl_119", 25 0, L_0x7fa846803570;  1 drivers
L_0x7fa8468030a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c045ea49d0_0 .net/2u *"_ivl_12", 5 0, L_0x7fa8468030a8;  1 drivers
L_0x7fa8468035b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c045ea4ab0_0 .net/2u *"_ivl_120", 31 0, L_0x7fa8468035b8;  1 drivers
v0x55c045ea4b90_0 .net *"_ivl_122", 0 0, L_0x55c045ec1060;  1 drivers
v0x55c045ea4c50_0 .net *"_ivl_124", 31 0, L_0x55c045ec1290;  1 drivers
L_0x7fa846803600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea4d30_0 .net *"_ivl_127", 25 0, L_0x7fa846803600;  1 drivers
L_0x7fa846803648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c045ea4e10_0 .net/2u *"_ivl_128", 31 0, L_0x7fa846803648;  1 drivers
v0x55c045ea4ef0_0 .net *"_ivl_130", 0 0, L_0x55c045ec1380;  1 drivers
v0x55c045ea4fb0_0 .net *"_ivl_134", 31 0, L_0x55c045ec1750;  1 drivers
L_0x7fa846803690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea51a0_0 .net *"_ivl_137", 25 0, L_0x7fa846803690;  1 drivers
L_0x7fa8468036d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea5280_0 .net/2u *"_ivl_138", 31 0, L_0x7fa8468036d8;  1 drivers
v0x55c045ea5360_0 .net *"_ivl_140", 0 0, L_0x55c045ec1840;  1 drivers
v0x55c045ea5420_0 .net *"_ivl_143", 5 0, L_0x55c045ec1a90;  1 drivers
L_0x7fa846803720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c045ea5500_0 .net/2u *"_ivl_144", 5 0, L_0x7fa846803720;  1 drivers
v0x55c045ea55e0_0 .net *"_ivl_146", 0 0, L_0x55c045ec1b30;  1 drivers
v0x55c045ea56a0_0 .net *"_ivl_149", 5 0, L_0x55c045ec1d90;  1 drivers
L_0x7fa846803768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea5780_0 .net/2u *"_ivl_150", 5 0, L_0x7fa846803768;  1 drivers
v0x55c045ea5860_0 .net *"_ivl_152", 0 0, L_0x55c045ec1e30;  1 drivers
v0x55c045ea5920_0 .net *"_ivl_155", 0 0, L_0x55c045ec06d0;  1 drivers
v0x55c045ea59e0_0 .net *"_ivl_159", 1 0, L_0x55c045ec21d0;  1 drivers
L_0x7fa8468030f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c045ea5ac0_0 .net/2u *"_ivl_16", 5 0, L_0x7fa8468030f0;  1 drivers
L_0x7fa8468037b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c045ea5ba0_0 .net/2u *"_ivl_160", 1 0, L_0x7fa8468037b0;  1 drivers
v0x55c045ea5c80_0 .net *"_ivl_162", 0 0, L_0x55c045ec22c0;  1 drivers
L_0x7fa8468037f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c045ea5d40_0 .net/2u *"_ivl_164", 5 0, L_0x7fa8468037f8;  1 drivers
v0x55c045ea5e20_0 .net *"_ivl_166", 0 0, L_0x55c045ec2540;  1 drivers
v0x55c045ea60f0_0 .net *"_ivl_169", 0 0, L_0x55c045ec2630;  1 drivers
L_0x7fa846803840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c045ea61b0_0 .net/2u *"_ivl_170", 5 0, L_0x7fa846803840;  1 drivers
v0x55c045ea6290_0 .net *"_ivl_172", 0 0, L_0x55c045ec2740;  1 drivers
v0x55c045ea6350_0 .net *"_ivl_175", 0 0, L_0x55c045ec2930;  1 drivers
L_0x7fa846803888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea6410_0 .net/2u *"_ivl_178", 5 0, L_0x7fa846803888;  1 drivers
v0x55c045ea64f0_0 .net *"_ivl_180", 0 0, L_0x55c045ec2ba0;  1 drivers
L_0x7fa8468038d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c045ea65b0_0 .net/2u *"_ivl_184", 5 0, L_0x7fa8468038d0;  1 drivers
v0x55c045ea6690_0 .net *"_ivl_186", 0 0, L_0x55c045ec2a40;  1 drivers
L_0x7fa846803918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c045ea6750_0 .net/2u *"_ivl_190", 0 0, L_0x7fa846803918;  1 drivers
v0x55c045ea6830_0 .net *"_ivl_20", 31 0, L_0x55c045ebe910;  1 drivers
L_0x7fa846803960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c045ea6910_0 .net/2u *"_ivl_200", 4 0, L_0x7fa846803960;  1 drivers
v0x55c045ea69f0_0 .net *"_ivl_203", 4 0, L_0x55c045ec3770;  1 drivers
v0x55c045ea6ad0_0 .net *"_ivl_205", 4 0, L_0x55c045ec3990;  1 drivers
v0x55c045ea6bb0_0 .net *"_ivl_206", 4 0, L_0x55c045ec3a30;  1 drivers
v0x55c045ea6c90_0 .net *"_ivl_213", 0 0, L_0x55c045ec3ff0;  1 drivers
L_0x7fa8468039a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c045ea6d50_0 .net/2u *"_ivl_214", 31 0, L_0x7fa8468039a8;  1 drivers
v0x55c045ea6e30_0 .net *"_ivl_216", 31 0, L_0x55c045ec4130;  1 drivers
v0x55c045ea6f10_0 .net *"_ivl_218", 31 0, L_0x55c045ec43e0;  1 drivers
v0x55c045ea6ff0_0 .net *"_ivl_220", 31 0, L_0x55c045ec4570;  1 drivers
v0x55c045ea70d0_0 .net *"_ivl_222", 31 0, L_0x55c045ec48b0;  1 drivers
L_0x7fa846803138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea71b0_0 .net *"_ivl_23", 25 0, L_0x7fa846803138;  1 drivers
v0x55c045ea7290_0 .net *"_ivl_235", 0 0, L_0x55c045ec66d0;  1 drivers
L_0x7fa846803ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c045ea7350_0 .net/2u *"_ivl_238", 31 0, L_0x7fa846803ac8;  1 drivers
L_0x7fa846803180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c045ea7430_0 .net/2u *"_ivl_24", 31 0, L_0x7fa846803180;  1 drivers
v0x55c045ea7510_0 .net *"_ivl_243", 15 0, L_0x55c045ec6b90;  1 drivers
v0x55c045ea75f0_0 .net *"_ivl_244", 17 0, L_0x55c045ec6e00;  1 drivers
L_0x7fa846803b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c045ea76d0_0 .net *"_ivl_247", 1 0, L_0x7fa846803b10;  1 drivers
v0x55c045ea77b0_0 .net *"_ivl_250", 15 0, L_0x55c045ec6f40;  1 drivers
L_0x7fa846803b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c045ea7890_0 .net *"_ivl_252", 1 0, L_0x7fa846803b58;  1 drivers
v0x55c045ea7970_0 .net *"_ivl_255", 0 0, L_0x55c045ec7350;  1 drivers
L_0x7fa846803ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c045ea7a50_0 .net/2u *"_ivl_256", 13 0, L_0x7fa846803ba0;  1 drivers
L_0x7fa846803be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea7b30_0 .net/2u *"_ivl_258", 13 0, L_0x7fa846803be8;  1 drivers
v0x55c045ea8020_0 .net *"_ivl_26", 0 0, L_0x55c045ebea50;  1 drivers
v0x55c045ea80e0_0 .net *"_ivl_260", 13 0, L_0x55c045ec7630;  1 drivers
v0x55c045ea81c0_0 .net *"_ivl_28", 31 0, L_0x55c045ebebe0;  1 drivers
L_0x7fa8468031c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea82a0_0 .net *"_ivl_31", 25 0, L_0x7fa8468031c8;  1 drivers
L_0x7fa846803210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c045ea8380_0 .net/2u *"_ivl_32", 31 0, L_0x7fa846803210;  1 drivers
v0x55c045ea8460_0 .net *"_ivl_34", 0 0, L_0x55c045ebecd0;  1 drivers
v0x55c045ea8520_0 .net *"_ivl_4", 31 0, L_0x55c045eae350;  1 drivers
v0x55c045ea8600_0 .net *"_ivl_45", 2 0, L_0x55c045ebefc0;  1 drivers
L_0x7fa846803258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c045ea86e0_0 .net/2u *"_ivl_46", 2 0, L_0x7fa846803258;  1 drivers
v0x55c045ea87c0_0 .net *"_ivl_51", 2 0, L_0x55c045ebf280;  1 drivers
L_0x7fa8468032a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c045ea88a0_0 .net/2u *"_ivl_52", 2 0, L_0x7fa8468032a0;  1 drivers
v0x55c045ea8980_0 .net *"_ivl_57", 0 0, L_0x55c045ebf510;  1 drivers
v0x55c045ea8a40_0 .net *"_ivl_59", 0 0, L_0x55c045ebf210;  1 drivers
v0x55c045ea8b00_0 .net *"_ivl_61", 0 0, L_0x55c045e87fd0;  1 drivers
v0x55c045ea8bc0_0 .net *"_ivl_63", 0 0, L_0x55c045e299c0;  1 drivers
v0x55c045ea8c80_0 .net *"_ivl_65", 0 0, L_0x55c045ebf7b0;  1 drivers
L_0x7fa846803018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea8d40_0 .net *"_ivl_7", 25 0, L_0x7fa846803018;  1 drivers
v0x55c045ea8e20_0 .net *"_ivl_70", 31 0, L_0x55c045ebfaa0;  1 drivers
L_0x7fa8468032e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea8f00_0 .net *"_ivl_73", 25 0, L_0x7fa8468032e8;  1 drivers
L_0x7fa846803330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c045ea8fe0_0 .net/2u *"_ivl_74", 31 0, L_0x7fa846803330;  1 drivers
v0x55c045ea90c0_0 .net *"_ivl_76", 0 0, L_0x55c045ebfbd0;  1 drivers
v0x55c045ea9180_0 .net *"_ivl_78", 31 0, L_0x55c045ebfd40;  1 drivers
L_0x7fa846803060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea9260_0 .net/2u *"_ivl_8", 31 0, L_0x7fa846803060;  1 drivers
L_0x7fa846803378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea9340_0 .net *"_ivl_81", 25 0, L_0x7fa846803378;  1 drivers
L_0x7fa8468033c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c045ea9420_0 .net/2u *"_ivl_82", 31 0, L_0x7fa8468033c0;  1 drivers
v0x55c045ea9500_0 .net *"_ivl_84", 0 0, L_0x55c045ebfed0;  1 drivers
v0x55c045ea95c0_0 .net *"_ivl_87", 0 0, L_0x55c045ec0040;  1 drivers
v0x55c045ea96a0_0 .net *"_ivl_88", 31 0, L_0x55c045ebfde0;  1 drivers
L_0x7fa846803408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045ea9780_0 .net *"_ivl_91", 30 0, L_0x7fa846803408;  1 drivers
L_0x7fa846803450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c045ea9860_0 .net/2u *"_ivl_92", 31 0, L_0x7fa846803450;  1 drivers
v0x55c045ea9940_0 .net *"_ivl_94", 0 0, L_0x55c045ec0230;  1 drivers
v0x55c045ea9a00_0 .net *"_ivl_97", 0 0, L_0x55c045ec0460;  1 drivers
v0x55c045ea9ac0_0 .net "active", 0 0, L_0x55c045ec7b00;  alias, 1 drivers
v0x55c045ea9b80_0 .net "alu_op1", 31 0, L_0x55c045ec5480;  1 drivers
v0x55c045ea9c40_0 .net "alu_op2", 31 0, L_0x55c045ec55d0;  1 drivers
v0x55c045ea9d00_0 .net "alui_instr", 0 0, L_0x55c045ebf0f0;  1 drivers
v0x55c045ea9dc0_0 .net "b_flag", 0 0, v0x55c045ea0010_0;  1 drivers
v0x55c045ea9e60_0 .net "b_imm", 17 0, L_0x55c045ec7210;  1 drivers
v0x55c045ea9f20_0 .net "b_offset", 31 0, L_0x55c045ec77c0;  1 drivers
v0x55c045eaa000_0 .net "clk", 0 0, v0x55c045ead070_0;  1 drivers
v0x55c045eaa0a0_0 .net "clk_enable", 0 0, v0x55c045ead110_0;  1 drivers
v0x55c045eaa140_0 .var "cpu_active", 0 0;
v0x55c045eaa1e0_0 .net "curr_addr", 31 0, v0x55c045ea1510_0;  1 drivers
v0x55c045eaa2d0_0 .net "curr_addr_p4", 31 0, L_0x55c045ec6990;  1 drivers
v0x55c045eaa390_0 .net "data_address", 31 0, L_0x55c045ec56d0;  alias, 1 drivers
v0x55c045eaa470_0 .net "data_read", 0 0, L_0x55c045ec3250;  alias, 1 drivers
v0x55c045eaa530_0 .net "data_readdata", 31 0, v0x55c045ead390_0;  1 drivers
v0x55c045eaa610_0 .net "data_write", 0 0, L_0x55c045ec3070;  alias, 1 drivers
v0x55c045eaa6d0_0 .net "data_writedata", 31 0, L_0x55c045ec53c0;  alias, 1 drivers
v0x55c045eaa7b0_0 .net "funct_code", 5 0, L_0x55c045eae220;  1 drivers
v0x55c045eaa890_0 .net "hi_out", 31 0, v0x55c045ea1bd0_0;  1 drivers
v0x55c045eaa980_0 .net "hl_reg_enable", 0 0, L_0x55c045ec6740;  1 drivers
v0x55c045eaaa20_0 .net "instr_address", 31 0, L_0x55c045ec6a30;  alias, 1 drivers
v0x55c045eaaae0_0 .net "instr_opcode", 5 0, L_0x55c045eae180;  1 drivers
v0x55c045eaabc0_0 .net "instr_readdata", 31 0, v0x55c045ead760_0;  1 drivers
v0x55c045eaac80_0 .net "j_imm", 0 0, L_0x55c045ec15c0;  1 drivers
v0x55c045eaad20_0 .net "j_reg", 0 0, L_0x55c045ec1d10;  1 drivers
v0x55c045eaade0_0 .net "l_type", 0 0, L_0x55c045ebf320;  1 drivers
v0x55c045eaaea0_0 .net "link_const", 0 0, L_0x55c045ec0570;  1 drivers
v0x55c045eaaf60_0 .net "link_reg", 0 0, L_0x55c045ec0e10;  1 drivers
v0x55c045eab020_0 .net "lo_out", 31 0, v0x55c045ea2420_0;  1 drivers
v0x55c045eab110_0 .net "lw", 0 0, L_0x55c045ebe650;  1 drivers
v0x55c045eab1b0_0 .net "mem_read", 0 0, L_0x55c045e84ea0;  1 drivers
v0x55c045eab270_0 .net "mem_to_reg", 0 0, L_0x55c045e85f30;  1 drivers
v0x55c045eabb40_0 .net "mem_write", 0 0, L_0x55c045ebf980;  1 drivers
v0x55c045eabc00_0 .net "memaddroffset", 31 0, v0x55c045ea04e0_0;  1 drivers
v0x55c045eabcf0_0 .net "mfhi", 0 0, L_0x55c045ec2c90;  1 drivers
v0x55c045eabd90_0 .net "mflo", 0 0, L_0x55c045ec2fb0;  1 drivers
v0x55c045eabe50_0 .net "movefrom", 0 0, L_0x55c045e7b180;  1 drivers
v0x55c045eabf10_0 .net "muldiv", 0 0, L_0x55c045ec2ae0;  1 drivers
v0x55c045eabfd0_0 .var "next_instr_addr", 31 0;
v0x55c045eac0c0_0 .net "pc_enable", 0 0, L_0x55c045ec7c80;  1 drivers
v0x55c045eac190_0 .net "r_format", 0 0, L_0x55c045ebe4b0;  1 drivers
v0x55c045eac230_0 .net "reg_a_read_data", 31 0, L_0x55c045ec41d0;  1 drivers
v0x55c045eac300_0 .net "reg_a_read_index", 4 0, L_0x55c045ec3420;  1 drivers
v0x55c045eac3d0_0 .net "reg_b_read_data", 31 0, L_0x55c045ec5240;  1 drivers
v0x55c045eac4a0_0 .net "reg_b_read_index", 4 0, L_0x55c045ec3680;  1 drivers
v0x55c045eac570_0 .net "reg_dst", 0 0, L_0x55c045de5de0;  1 drivers
v0x55c045eac610_0 .net "reg_write", 0 0, L_0x55c045ebf8c0;  1 drivers
v0x55c045eac6d0_0 .net "reg_write_data", 31 0, L_0x55c045ec4a40;  1 drivers
v0x55c045eac7c0_0 .net "reg_write_enable", 0 0, L_0x55c045ec3ee0;  1 drivers
v0x55c045eac890_0 .net "reg_write_index", 4 0, L_0x55c045ec3d50;  1 drivers
v0x55c045eac960_0 .net "register_v0", 31 0, L_0x55c045ec5350;  alias, 1 drivers
v0x55c045eaca30_0 .net "reset", 0 0, v0x55c045ead8f0_0;  1 drivers
v0x55c045eacb60_0 .net "result", 31 0, v0x55c045ea0940_0;  1 drivers
v0x55c045eacc30_0 .net "result_hi", 31 0, v0x55c045ea0240_0;  1 drivers
v0x55c045eaccd0_0 .net "result_lo", 31 0, v0x55c045ea0400_0;  1 drivers
v0x55c045eacd70_0 .net "sw", 0 0, L_0x55c045ebe770;  1 drivers
E_0x55c045daf2d0/0 .event anyedge, v0x55c045ea0010_0, v0x55c045eaa2d0_0, v0x55c045ea9f20_0, v0x55c045eaac80_0;
E_0x55c045daf2d0/1 .event anyedge, v0x55c045ea0320_0, v0x55c045eaad20_0, v0x55c045ea3210_0;
E_0x55c045daf2d0 .event/or E_0x55c045daf2d0/0, E_0x55c045daf2d0/1;
L_0x55c045eae180 .part v0x55c045ead760_0, 26, 6;
L_0x55c045eae220 .part v0x55c045ead760_0, 0, 6;
L_0x55c045eae350 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa846803018;
L_0x55c045ebe4b0 .cmp/eq 32, L_0x55c045eae350, L_0x7fa846803060;
L_0x55c045ebe650 .cmp/eq 6, L_0x55c045eae180, L_0x7fa8468030a8;
L_0x55c045ebe770 .cmp/eq 6, L_0x55c045eae180, L_0x7fa8468030f0;
L_0x55c045ebe910 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa846803138;
L_0x55c045ebea50 .cmp/eq 32, L_0x55c045ebe910, L_0x7fa846803180;
L_0x55c045ebebe0 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa8468031c8;
L_0x55c045ebecd0 .cmp/eq 32, L_0x55c045ebebe0, L_0x7fa846803210;
L_0x55c045ebefc0 .part L_0x55c045eae180, 3, 3;
L_0x55c045ebf0f0 .cmp/eq 3, L_0x55c045ebefc0, L_0x7fa846803258;
L_0x55c045ebf280 .part L_0x55c045eae180, 3, 3;
L_0x55c045ebf320 .cmp/eq 3, L_0x55c045ebf280, L_0x7fa8468032a0;
L_0x55c045ebf510 .reduce/nor L_0x55c045ec2ae0;
L_0x55c045ebfaa0 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa8468032e8;
L_0x55c045ebfbd0 .cmp/eq 32, L_0x55c045ebfaa0, L_0x7fa846803330;
L_0x55c045ebfd40 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa846803378;
L_0x55c045ebfed0 .cmp/eq 32, L_0x55c045ebfd40, L_0x7fa8468033c0;
L_0x55c045ec0040 .part v0x55c045ead760_0, 20, 1;
L_0x55c045ebfde0 .concat [ 1 31 0 0], L_0x55c045ec0040, L_0x7fa846803408;
L_0x55c045ec0230 .cmp/eq 32, L_0x55c045ebfde0, L_0x7fa846803450;
L_0x55c045ec0740 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa846803498;
L_0x55c045ec0940 .cmp/eq 32, L_0x55c045ec0740, L_0x7fa8468034e0;
L_0x55c045ec0b50 .part v0x55c045ead760_0, 0, 6;
L_0x55c045ec0bf0 .cmp/eq 6, L_0x55c045ec0b50, L_0x7fa846803528;
L_0x55c045ec0f70 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa846803570;
L_0x55c045ec1060 .cmp/eq 32, L_0x55c045ec0f70, L_0x7fa8468035b8;
L_0x55c045ec1290 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa846803600;
L_0x55c045ec1380 .cmp/eq 32, L_0x55c045ec1290, L_0x7fa846803648;
L_0x55c045ec1750 .concat [ 6 26 0 0], L_0x55c045eae180, L_0x7fa846803690;
L_0x55c045ec1840 .cmp/eq 32, L_0x55c045ec1750, L_0x7fa8468036d8;
L_0x55c045ec1a90 .part v0x55c045ead760_0, 0, 6;
L_0x55c045ec1b30 .cmp/eq 6, L_0x55c045ec1a90, L_0x7fa846803720;
L_0x55c045ec1d90 .part v0x55c045ead760_0, 0, 6;
L_0x55c045ec1e30 .cmp/eq 6, L_0x55c045ec1d90, L_0x7fa846803768;
L_0x55c045ec21d0 .part L_0x55c045eae220, 3, 2;
L_0x55c045ec22c0 .cmp/eq 2, L_0x55c045ec21d0, L_0x7fa8468037b0;
L_0x55c045ec2540 .cmp/eq 6, L_0x55c045eae220, L_0x7fa8468037f8;
L_0x55c045ec2740 .cmp/eq 6, L_0x55c045eae220, L_0x7fa846803840;
L_0x55c045ec2ba0 .cmp/eq 6, L_0x55c045eae220, L_0x7fa846803888;
L_0x55c045ec2a40 .cmp/eq 6, L_0x55c045eae220, L_0x7fa8468038d0;
L_0x55c045ec3070 .functor MUXZ 1, L_0x7fa846803918, L_0x55c045ebf980, L_0x55c045ec7b00, C4<>;
L_0x55c045ec3420 .part v0x55c045ead760_0, 21, 5;
L_0x55c045ec3680 .part v0x55c045ead760_0, 16, 5;
L_0x55c045ec3770 .part v0x55c045ead760_0, 11, 5;
L_0x55c045ec3990 .part v0x55c045ead760_0, 16, 5;
L_0x55c045ec3a30 .functor MUXZ 5, L_0x55c045ec3990, L_0x55c045ec3770, L_0x55c045de5de0, C4<>;
L_0x55c045ec3d50 .functor MUXZ 5, L_0x55c045ec3a30, L_0x7fa846803960, L_0x55c045ec0570, C4<>;
L_0x55c045ec4130 .arith/sum 32, L_0x55c045ec6990, L_0x7fa8468039a8;
L_0x55c045ec43e0 .functor MUXZ 32, v0x55c045ea0940_0, v0x55c045ead390_0, L_0x55c045e85f30, C4<>;
L_0x55c045ec4570 .functor MUXZ 32, L_0x55c045ec43e0, v0x55c045ea2420_0, L_0x55c045ec2fb0, C4<>;
L_0x55c045ec48b0 .functor MUXZ 32, L_0x55c045ec4570, v0x55c045ea1bd0_0, L_0x55c045ec2c90, C4<>;
L_0x55c045ec4a40 .functor MUXZ 32, L_0x55c045ec48b0, L_0x55c045ec4130, L_0x55c045ec3ff0, C4<>;
L_0x55c045ec6990 .arith/sum 32, v0x55c045ea1510_0, L_0x7fa846803ac8;
L_0x55c045ec6b90 .part v0x55c045ead760_0, 0, 16;
L_0x55c045ec6e00 .concat [ 16 2 0 0], L_0x55c045ec6b90, L_0x7fa846803b10;
L_0x55c045ec6f40 .part L_0x55c045ec6e00, 0, 16;
L_0x55c045ec7210 .concat [ 2 16 0 0], L_0x7fa846803b58, L_0x55c045ec6f40;
L_0x55c045ec7350 .part L_0x55c045ec7210, 17, 1;
L_0x55c045ec7630 .functor MUXZ 14, L_0x7fa846803be8, L_0x7fa846803ba0, L_0x55c045ec7350, C4<>;
L_0x55c045ec77c0 .concat [ 18 14 0 0], L_0x55c045ec7210, L_0x55c045ec7630;
S_0x55c045e7e880 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x55c045e6c500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c045e9f9a0_0 .net *"_ivl_10", 15 0, L_0x55c045ec6090;  1 drivers
L_0x7fa846803a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c045e9faa0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa846803a80;  1 drivers
v0x55c045e9fb80_0 .net *"_ivl_17", 15 0, L_0x55c045ec6300;  1 drivers
v0x55c045e9fc40_0 .net *"_ivl_5", 0 0, L_0x55c045ec5970;  1 drivers
v0x55c045e9fd20_0 .net *"_ivl_6", 15 0, L_0x55c045ec5a10;  1 drivers
v0x55c045e9fe50_0 .net *"_ivl_9", 15 0, L_0x55c045ec5de0;  1 drivers
v0x55c045e9ff30_0 .net "addr_rt", 4 0, L_0x55c045ec6630;  1 drivers
v0x55c045ea0010_0 .var "b_flag", 0 0;
v0x55c045ea00d0_0 .net "funct", 5 0, L_0x55c045ec58d0;  1 drivers
v0x55c045ea0240_0 .var "hi", 31 0;
v0x55c045ea0320_0 .net "instructionword", 31 0, v0x55c045ead760_0;  alias, 1 drivers
v0x55c045ea0400_0 .var "lo", 31 0;
v0x55c045ea04e0_0 .var "memaddroffset", 31 0;
v0x55c045ea05c0_0 .var "multresult", 63 0;
v0x55c045ea06a0_0 .net "op1", 31 0, L_0x55c045ec5480;  alias, 1 drivers
v0x55c045ea0780_0 .net "op2", 31 0, L_0x55c045ec55d0;  alias, 1 drivers
v0x55c045ea0860_0 .net "opcode", 5 0, L_0x55c045ec5830;  1 drivers
v0x55c045ea0940_0 .var "result", 31 0;
v0x55c045ea0a20_0 .net "shamt", 4 0, L_0x55c045ec6530;  1 drivers
v0x55c045ea0b00_0 .net/s "sign_op1", 31 0, L_0x55c045ec5480;  alias, 1 drivers
v0x55c045ea0bc0_0 .net/s "sign_op2", 31 0, L_0x55c045ec55d0;  alias, 1 drivers
v0x55c045ea0c60_0 .net "simmediatedata", 31 0, L_0x55c045ec6170;  1 drivers
v0x55c045ea0d20_0 .net "simmediatedatas", 31 0, L_0x55c045ec6170;  alias, 1 drivers
v0x55c045ea0de0_0 .net "uimmediatedata", 31 0, L_0x55c045ec63f0;  1 drivers
v0x55c045ea0ea0_0 .net "unsign_op1", 31 0, L_0x55c045ec5480;  alias, 1 drivers
v0x55c045ea0f60_0 .net "unsign_op2", 31 0, L_0x55c045ec55d0;  alias, 1 drivers
v0x55c045ea1070_0 .var "unsigned_result", 31 0;
E_0x55c045dd26f0/0 .event anyedge, v0x55c045ea0860_0, v0x55c045ea00d0_0, v0x55c045ea0780_0, v0x55c045ea0a20_0;
E_0x55c045dd26f0/1 .event anyedge, v0x55c045ea06a0_0, v0x55c045ea05c0_0, v0x55c045e9ff30_0, v0x55c045ea0c60_0;
E_0x55c045dd26f0/2 .event anyedge, v0x55c045ea0de0_0, v0x55c045ea1070_0;
E_0x55c045dd26f0 .event/or E_0x55c045dd26f0/0, E_0x55c045dd26f0/1, E_0x55c045dd26f0/2;
L_0x55c045ec5830 .part v0x55c045ead760_0, 26, 6;
L_0x55c045ec58d0 .part v0x55c045ead760_0, 0, 6;
L_0x55c045ec5970 .part v0x55c045ead760_0, 15, 1;
LS_0x55c045ec5a10_0_0 .concat [ 1 1 1 1], L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970;
LS_0x55c045ec5a10_0_4 .concat [ 1 1 1 1], L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970;
LS_0x55c045ec5a10_0_8 .concat [ 1 1 1 1], L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970;
LS_0x55c045ec5a10_0_12 .concat [ 1 1 1 1], L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970, L_0x55c045ec5970;
L_0x55c045ec5a10 .concat [ 4 4 4 4], LS_0x55c045ec5a10_0_0, LS_0x55c045ec5a10_0_4, LS_0x55c045ec5a10_0_8, LS_0x55c045ec5a10_0_12;
L_0x55c045ec5de0 .part v0x55c045ead760_0, 0, 16;
L_0x55c045ec6090 .concat [ 16 0 0 0], L_0x55c045ec5de0;
L_0x55c045ec6170 .concat [ 16 16 0 0], L_0x55c045ec6090, L_0x55c045ec5a10;
L_0x55c045ec6300 .part v0x55c045ead760_0, 0, 16;
L_0x55c045ec63f0 .concat [ 16 16 0 0], L_0x55c045ec6300, L_0x7fa846803a80;
L_0x55c045ec6530 .part v0x55c045ead760_0, 6, 5;
L_0x55c045ec6630 .part v0x55c045ead760_0, 16, 5;
S_0x55c045ea12a0 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x55c045e6c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c045ea1450_0 .net "clk", 0 0, v0x55c045ead070_0;  alias, 1 drivers
v0x55c045ea1510_0 .var "curr_addr", 31 0;
v0x55c045ea15f0_0 .net "enable", 0 0, L_0x55c045ec7c80;  alias, 1 drivers
v0x55c045ea1690_0 .net "next_addr", 31 0, v0x55c045eabfd0_0;  1 drivers
v0x55c045ea1770_0 .net "reset", 0 0, v0x55c045ead8f0_0;  alias, 1 drivers
S_0x55c045ea1920 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x55c045e6c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c045ea1b00_0 .net "clk", 0 0, v0x55c045ead070_0;  alias, 1 drivers
v0x55c045ea1bd0_0 .var "data", 31 0;
v0x55c045ea1c90_0 .net "data_in", 31 0, v0x55c045ea0240_0;  alias, 1 drivers
v0x55c045ea1d90_0 .net "data_out", 31 0, v0x55c045ea1bd0_0;  alias, 1 drivers
v0x55c045ea1e50_0 .net "enable", 0 0, L_0x55c045ec6740;  alias, 1 drivers
v0x55c045ea1f60_0 .net "reset", 0 0, v0x55c045ead8f0_0;  alias, 1 drivers
S_0x55c045ea20b0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x55c045e6c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c045ea2310_0 .net "clk", 0 0, v0x55c045ead070_0;  alias, 1 drivers
v0x55c045ea2420_0 .var "data", 31 0;
v0x55c045ea2500_0 .net "data_in", 31 0, v0x55c045ea0400_0;  alias, 1 drivers
v0x55c045ea25d0_0 .net "data_out", 31 0, v0x55c045ea2420_0;  alias, 1 drivers
v0x55c045ea2690_0 .net "enable", 0 0, L_0x55c045ec6740;  alias, 1 drivers
v0x55c045ea2780_0 .net "reset", 0 0, v0x55c045ead8f0_0;  alias, 1 drivers
S_0x55c045ea28f0 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x55c045e6c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c045ec41d0 .functor BUFZ 32, L_0x55c045ec4de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c045ec5240 .functor BUFZ 32, L_0x55c045ec5060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c045ea3670_2 .array/port v0x55c045ea3670, 2;
L_0x55c045ec5350 .functor BUFZ 32, v0x55c045ea3670_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c045ea2b20_0 .net *"_ivl_0", 31 0, L_0x55c045ec4de0;  1 drivers
v0x55c045ea2c20_0 .net *"_ivl_10", 6 0, L_0x55c045ec5100;  1 drivers
L_0x7fa846803a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c045ea2d00_0 .net *"_ivl_13", 1 0, L_0x7fa846803a38;  1 drivers
v0x55c045ea2dc0_0 .net *"_ivl_2", 6 0, L_0x55c045ec4e80;  1 drivers
L_0x7fa8468039f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c045ea2ea0_0 .net *"_ivl_5", 1 0, L_0x7fa8468039f0;  1 drivers
v0x55c045ea2fd0_0 .net *"_ivl_8", 31 0, L_0x55c045ec5060;  1 drivers
v0x55c045ea30b0_0 .net "r_clk", 0 0, v0x55c045ead070_0;  alias, 1 drivers
v0x55c045ea3150_0 .net "r_clk_enable", 0 0, v0x55c045ead110_0;  alias, 1 drivers
v0x55c045ea3210_0 .net "read_data1", 31 0, L_0x55c045ec41d0;  alias, 1 drivers
v0x55c045ea32f0_0 .net "read_data2", 31 0, L_0x55c045ec5240;  alias, 1 drivers
v0x55c045ea33d0_0 .net "read_reg1", 4 0, L_0x55c045ec3420;  alias, 1 drivers
v0x55c045ea34b0_0 .net "read_reg2", 4 0, L_0x55c045ec3680;  alias, 1 drivers
v0x55c045ea3590_0 .net "register_v0", 31 0, L_0x55c045ec5350;  alias, 1 drivers
v0x55c045ea3670 .array "registers", 0 31, 31 0;
v0x55c045ea3c40_0 .net "reset", 0 0, v0x55c045ead8f0_0;  alias, 1 drivers
v0x55c045ea3ce0_0 .net "write_control", 0 0, L_0x55c045ec3ee0;  alias, 1 drivers
v0x55c045ea3da0_0 .net "write_data", 31 0, L_0x55c045ec4a40;  alias, 1 drivers
v0x55c045ea3f90_0 .net "write_reg", 4 0, L_0x55c045ec3d50;  alias, 1 drivers
L_0x55c045ec4de0 .array/port v0x55c045ea3670, L_0x55c045ec4e80;
L_0x55c045ec4e80 .concat [ 5 2 0 0], L_0x55c045ec3420, L_0x7fa8468039f0;
L_0x55c045ec5060 .array/port v0x55c045ea3670, L_0x55c045ec5100;
L_0x55c045ec5100 .concat [ 5 2 0 0], L_0x55c045ec3680, L_0x7fa846803a38;
S_0x55c045e59410 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa84684f1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c045ead990_0 .net "clk", 0 0, o0x7fa84684f1c8;  0 drivers
o0x7fa84684f1f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c045eada30_0 .net "data_address", 31 0, o0x7fa84684f1f8;  0 drivers
o0x7fa84684f228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c045eadb10_0 .net "data_read", 0 0, o0x7fa84684f228;  0 drivers
v0x55c045eadbb0_0 .var "data_readdata", 31 0;
o0x7fa84684f288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c045eadc90_0 .net "data_write", 0 0, o0x7fa84684f288;  0 drivers
o0x7fa84684f2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c045eadda0_0 .net "data_writedata", 31 0, o0x7fa84684f2b8;  0 drivers
S_0x55c045e6bd00 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa84684f408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c045eadf40_0 .net "instr_address", 31 0, o0x7fa84684f408;  0 drivers
v0x55c045eae040_0 .var "instr_readdata", 31 0;
    .scope S_0x55c045ea28f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c045ea3670, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c045ea28f0;
T_1 ;
    %wait E_0x55c045daf750;
    %load/vec4 v0x55c045ea3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c045ea3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c045ea3ce0_0;
    %load/vec4 v0x55c045ea3f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c045ea3da0_0;
    %load/vec4 v0x55c045ea3f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c045ea3670, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c045e7e880;
T_2 ;
    %wait E_0x55c045dd26f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %load/vec4 v0x55c045ea0860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c045ea00d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c045ea0bc0_0;
    %ix/getv 4, v0x55c045ea0a20_0;
    %shiftl 4;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c045ea0bc0_0;
    %ix/getv 4, v0x55c045ea0a20_0;
    %shiftr 4;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c045ea0bc0_0;
    %ix/getv 4, v0x55c045ea0a20_0;
    %shiftr/s 4;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c045ea0bc0_0;
    %load/vec4 v0x55c045ea0ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c045ea0bc0_0;
    %load/vec4 v0x55c045ea0ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c045ea0bc0_0;
    %load/vec4 v0x55c045ea0ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c045ea0b00_0;
    %pad/s 64;
    %load/vec4 v0x55c045ea0bc0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c045ea05c0_0, 0, 64;
    %load/vec4 v0x55c045ea05c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c045ea0240_0, 0, 32;
    %load/vec4 v0x55c045ea05c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c045ea0400_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %pad/u 64;
    %load/vec4 v0x55c045ea0f60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c045ea05c0_0, 0, 64;
    %load/vec4 v0x55c045ea05c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c045ea0240_0, 0, 32;
    %load/vec4 v0x55c045ea05c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c045ea0400_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0bc0_0;
    %mod/s;
    %store/vec4 v0x55c045ea0240_0, 0, 32;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0bc0_0;
    %div/s;
    %store/vec4 v0x55c045ea0400_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %mod;
    %store/vec4 v0x55c045ea0240_0, 0, 32;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %div;
    %store/vec4 v0x55c045ea0400_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c045ea06a0_0;
    %store/vec4 v0x55c045ea0240_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c045ea06a0_0;
    %store/vec4 v0x55c045ea0400_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0bc0_0;
    %add;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %add;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %sub;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %and;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %or;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %xor;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %or;
    %inv;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0f60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c045e9ff30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c045ea0b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c045ea0b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c045ea0b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c045ea0b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0bc0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0780_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c045ea0b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c045ea0b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ea0010_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0d20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0de0_0;
    %and;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0de0_0;
    %or;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c045ea0ea0_0;
    %load/vec4 v0x55c045ea0de0_0;
    %xor;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c045ea0de0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c045ea1070_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c045ea0b00_0;
    %load/vec4 v0x55c045ea0c60_0;
    %add;
    %store/vec4 v0x55c045ea04e0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c045ea1070_0;
    %store/vec4 v0x55c045ea0940_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c045ea20b0;
T_3 ;
    %wait E_0x55c045daf750;
    %load/vec4 v0x55c045ea2780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c045ea2420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c045ea2690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c045ea2500_0;
    %assign/vec4 v0x55c045ea2420_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c045ea1920;
T_4 ;
    %wait E_0x55c045daf750;
    %load/vec4 v0x55c045ea1f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c045ea1bd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c045ea1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c045ea1c90_0;
    %assign/vec4 v0x55c045ea1bd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c045ea12a0;
T_5 ;
    %wait E_0x55c045daf750;
    %load/vec4 v0x55c045ea1770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c045ea1510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c045ea15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c045ea1690_0;
    %assign/vec4 v0x55c045ea1510_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c045e6c500;
T_6 ;
    %wait E_0x55c045daf750;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x55c045eaca30_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c045eaabc0_0, v0x55c045ea9ac0_0, v0x55c045eac610_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c045eac300_0, v0x55c045eac4a0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c045eac230_0, v0x55c045eac3d0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c045eac6d0_0, v0x55c045eacb60_0, v0x55c045eac890_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c045eabf10_0, v0x55c045eaccd0_0, v0x55c045eacc30_0, v0x55c045eab020_0, v0x55c045eaa890_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x55c045eaa1e0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c045e6c500;
T_7 ;
    %wait E_0x55c045daf2d0;
    %load/vec4 v0x55c045ea9dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c045eaa2d0_0;
    %load/vec4 v0x55c045ea9f20_0;
    %add;
    %store/vec4 v0x55c045eabfd0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c045eaac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c045eaa2d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c045eaabc0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c045eabfd0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c045eaad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c045eac230_0;
    %store/vec4 v0x55c045eabfd0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c045eaa2d0_0;
    %store/vec4 v0x55c045eabfd0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c045e6c500;
T_8 ;
    %wait E_0x55c045daf750;
    %load/vec4 v0x55c045eaca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045eaa140_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c045eaa1e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c045eaa140_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c045e7ec50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ead070_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c045ead070_0;
    %inv;
    %store/vec4 v0x55c045ead070_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c045e7ec50;
T_10 ;
    %fork t_1, S_0x55c045e6c0d0;
    %jmp t_0;
    .scope S_0x55c045e6c0d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ead8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c045ead110_0, 0, 1;
    %wait E_0x55c045daf750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c045ead8f0_0, 0, 1;
    %wait E_0x55c045daf750;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c045e84c90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c045ead390_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55c045e880f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c045e9f280_0, 0, 5;
    %load/vec4 v0x55c045e84c90_0;
    %store/vec4 v0x55c045e9f360_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c045e84fc0_0, 0, 16;
    %load/vec4 v0x55c045e880f0_0;
    %load/vec4 v0x55c045e9f280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e9f360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e84fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c045e860d0_0, 0, 32;
    %load/vec4 v0x55c045e860d0_0;
    %store/vec4 v0x55c045ead760_0, 0, 32;
    %load/vec4 v0x55c045ead390_0;
    %load/vec4 v0x55c045e84c90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c045ead390_0, 0, 32;
    %wait E_0x55c045daf750;
    %delay 2, 0;
    %load/vec4 v0x55c045ead460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55c045ead2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55c045e84c90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c045e84c90_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c045e84c90_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c045e880f0_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x55c045e7f9d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c045e9f440_0, 0, 5;
    %load/vec4 v0x55c045e84c90_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55c045e9f280_0, 0, 5;
    %load/vec4 v0x55c045e84c90_0;
    %store/vec4 v0x55c045e9f360_0, 0, 5;
    %load/vec4 v0x55c045e84c90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c045e9f1a0_0, 0, 5;
    %load/vec4 v0x55c045e880f0_0;
    %load/vec4 v0x55c045e9f280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e9f360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e9f1a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e9f440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e7f9d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c045e9f0c0_0, 0, 32;
    %load/vec4 v0x55c045e9f0c0_0;
    %store/vec4 v0x55c045ead760_0, 0, 32;
    %wait E_0x55c045daf750;
    %delay 2, 0;
    %load/vec4 v0x55c045e84c90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c045e84c90_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c045e84c90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c045e9f520_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55c045e880f0_0, 0, 6;
    %load/vec4 v0x55c045e84c90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55c045e9f280_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c045e9f360_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c045e84fc0_0, 0, 16;
    %load/vec4 v0x55c045e880f0_0;
    %load/vec4 v0x55c045e9f280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e9f360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c045e84fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c045e860d0_0, 0, 32;
    %load/vec4 v0x55c045e860d0_0;
    %store/vec4 v0x55c045ead760_0, 0, 32;
    %wait E_0x55c045daf750;
    %delay 2, 0;
    %load/vec4 v0x55c045e84c90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55c045e9f520_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55c045e9f520_0;
    %load/vec4 v0x55c045e84c90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %add;
    %store/vec4 v0x55c045e7b2a0_0, 0, 32;
    %load/vec4 v0x55c045e9f520_0;
    %load/vec4 v0x55c045e84c90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55c045e9f520_0, 0, 32;
    %load/vec4 v0x55c045ead800_0;
    %load/vec4 v0x55c045e7b2a0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55c045e7b2a0_0, v0x55c045ead800_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55c045e84c90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c045e84c90_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c045e7ec50;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
