#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 09:12:13 2025
# Process ID: 26832
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.703 ; gain = 113.992 ; free physical = 195581 ; free virtual = 414519
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26889
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2832.191 ; gain = 399.559 ; free physical = 194237 ; free virtual = 413246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3765.074 ; gain = 1332.441 ; free physical = 192501 ; free virtual = 411711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3765.074 ; gain = 1332.441 ; free physical = 192394 ; free virtual = 411652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3785.000 ; gain = 1352.367 ; free physical = 192393 ; free virtual = 411651
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 4117.059 ; gain = 1684.426 ; free physical = 183957 ; free virtual = 403437
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               12 Bit    Registers := 251   
	               10 Bit    Registers := 2351  
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input   10 Bit        Muxes := 2326  
	   2 Input    9 Bit        Muxes := 3506  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 108   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42626_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_reg_120354_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[4]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[4]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[4]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[9]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_1_reg_122109_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_1_reg_122149_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_1_reg_122159_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_1_reg_122169_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_i_reg_122164_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_i_reg_122154_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_i_reg_122144_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_i_reg_122104_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[4]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[4]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_1_reg_121989_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_1_reg_121999_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i_i148_i_i_reg_121994_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_i_reg_121984_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_121189_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_121199_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_121209_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_1_reg_121219_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i1982_i_reg_121214_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_reg_121204_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_reg_121194_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_reg_121184_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_120989_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_120999_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_120999_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_120989_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_120999_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_120989_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_120999_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i1573_i_i_reg_120664_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_120989_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_120989_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_120999_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_120999_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_120989_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_120989_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i_i1888_i_reg_121224_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_120134_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42376_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_120349_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42416_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i460_i_i_reg_121904_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i616_i_i_i_1_reg_122039_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i387_i387_i_i_reg_120974_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_120419_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i_i_i_reg_120264_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42576_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i459_i_i_i_reg_120304_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42328_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_24176_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_24172_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_24168_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_24164_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_24160_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_24156_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_24152_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_24148_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_24144_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_24140_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_24136_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_24132_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_24128_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_24124_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_24120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_24116_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_24112_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_24108_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_24104_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_24100_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_20_copy_fu_24096_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_21_copy_fu_24092_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_22_copy_fu_24088_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_23_copy_fu_24084_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_24_copy_fu_24080_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42476_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i613_i_i_reg_120904_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i460_i_i_i_reg_122064_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i614_i_i_reg_121864_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42556_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i73_i_i74_i_reg_121694_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i302_i_i_i_i_reg_122194_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42496_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 4224.809 ; gain = 1792.176 ; free physical = 164865 ; free virtual = 384726
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 4224.809 ; gain = 1792.176 ; free physical = 164912 ; free virtual = 384539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 4251.797 ; gain = 1819.164 ; free physical = 164686 ; free virtual = 384064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:15 . Memory (MB): peak = 4266.594 ; gain = 1833.961 ; free physical = 164725 ; free virtual = 384018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:15 . Memory (MB): peak = 4266.594 ; gain = 1833.961 ; free physical = 164721 ; free virtual = 384018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 4266.594 ; gain = 1833.961 ; free physical = 164674 ; free virtual = 383956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 4266.594 ; gain = 1833.961 ; free physical = 164663 ; free virtual = 383949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 4266.594 ; gain = 1833.961 ; free physical = 164617 ; free virtual = 383823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 4266.594 ; gain = 1833.961 ; free physical = 164695 ; free virtual = 383905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    26|
|3     |LUT2  |   630|
|4     |LUT3  |  4290|
|5     |LUT4  | 11246|
|6     |LUT5  |  4612|
|7     |LUT6  | 36647|
|8     |MUXF7 |   162|
|9     |FDRE  | 24402|
|10    |FDSE  |    76|
|11    |IBUF  | 20004|
|12    |OBUF  |   278|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 102374|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    225|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     36|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |     27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     37|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |     27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     38|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |     27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     38|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |     27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |     27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |     40|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |     27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |     36|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |     27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |     38|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |     27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |     38|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |     27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |     36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |     27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     42|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |     27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |     38|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |     27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |     37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |     27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |     37|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |     27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |     37|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |     27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |     37|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |     27|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |     36|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |     27|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |     37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |     27|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |     37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |     27|
|41    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_18                                                |     38|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_28                                       |     27|
|43    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_19                                                |     37|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |     27|
|45    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |     37|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |     27|
|47    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |     36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |     27|
|49    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |     37|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |     27|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_23                                                |     37|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     27|
|53    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_25_4 |  80908|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 4266.594 ; gain = 1833.961 ; free physical = 164697 ; free virtual = 383907
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 4270.504 ; gain = 1837.871 ; free physical = 178436 ; free virtual = 397611
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 4270.504 ; gain = 1837.871 ; free physical = 178467 ; free virtual = 397627
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4270.504 ; gain = 0.000 ; free physical = 178280 ; free virtual = 397488
INFO: [Netlist 29-17] Analyzing 20167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4479.930 ; gain = 0.000 ; free physical = 177392 ; free virtual = 397106
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: d877ec2c
INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:02:52 . Memory (MB): peak = 4479.930 ; gain = 2071.227 ; free physical = 177381 ; free virtual = 397103
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17204.404; main = 3532.159; forked = 13855.326
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22387.984; main = 4479.934; forked = 18121.387
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4543.961 ; gain = 64.031 ; free physical = 177138 ; free virtual = 396884

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15d7d3449

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4647.352 ; gain = 103.391 ; free physical = 176986 ; free virtual = 396846

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d7d3449

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 176178 ; free virtual = 396138
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15d7d3449

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 176026 ; free virtual = 395994
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ef911518

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175903 ; free virtual = 395899
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: fa0cb7c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175864 ; free virtual = 395888
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b953bf6c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175837 ; free virtual = 395869
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1371026c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175848 ; free virtual = 395880

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1371026c0

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175634 ; free virtual = 395673

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1371026c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175667 ; free virtual = 395707

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175705 ; free virtual = 395749
Ending Netlist Obfuscation Task | Checksum: 1371026c0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4809.305 ; gain = 0.000 ; free physical = 175700 ; free virtual = 395744
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 4809.305 ; gain = 329.375 ; free physical = 175703 ; free virtual = 395747
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 09:15:49 2025...
