// Seed: 2999699703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0
    , id_10,
    output supply0 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    output wor id_6
    , id_11,
    input wire id_7,
    input uwire id_8
);
  initial begin : LABEL_0
    id_4 = {id_8{id_3}};
  end
  always @(posedge id_0) id_10 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
