
BSMCPPMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d1c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000454  20000000  00004d1c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000038c  20000454  00005170  00020454  2**2
                  ALLOC
  3 .stack        00002000  200007e0  000054fc  00020454  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020454  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002047c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00021c0f  00000000  00000000  000204d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002960  00000000  00000000  000420e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007a67  00000000  00000000  00044a44  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001388  00000000  00000000  0004c4ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001260  00000000  00000000  0004d833  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001abcd  00000000  00000000  0004ea93  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f960  00000000  00000000  00069660  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008acfb  00000000  00000000  00078fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004950  00000000  00000000  00103cbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e0 27 00 20 29 01 00 00 21 02 00 00 21 02 00 00     .'. )...!...!...
	...
      2c:	21 02 00 00 00 00 00 00 00 00 00 00 21 02 00 00     !...........!...
      3c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      4c:	51 26 00 00 21 02 00 00 5d 21 00 00 21 02 00 00     Q&..!...]!..!...
      5c:	21 02 00 00 21 02 00 00 f5 30 00 00 21 02 00 00     !...!....0..!...
      6c:	21 02 00 00 11 31 00 00 21 02 00 00 21 02 00 00     !....1..!...!...
      7c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      8c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      9c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      ac:	21 02 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000454 	.word	0x20000454
      d4:	00000000 	.word	0x00000000
      d8:	00004d1c 	.word	0x00004d1c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000458 	.word	0x20000458
     108:	00004d1c 	.word	0x00004d1c
     10c:	00004d1c 	.word	0x00004d1c
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b580      	push	{r7, lr}
     116:	af00      	add	r7, sp, #0
	system_init();
     118:	4b02      	ldr	r3, [pc, #8]	; (124 <atmel_start_init+0x10>)
     11a:	4798      	blx	r3
}
     11c:	46c0      	nop			; (mov r8, r8)
     11e:	46bd      	mov	sp, r7
     120:	bd80      	pop	{r7, pc}
     122:	46c0      	nop			; (mov r8, r8)
     124:	00000b5d 	.word	0x00000b5d

00000128 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     128:	b580      	push	{r7, lr}
     12a:	b082      	sub	sp, #8
     12c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     12e:	4b2f      	ldr	r3, [pc, #188]	; (1ec <Reset_Handler+0xc4>)
     130:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     132:	4b2f      	ldr	r3, [pc, #188]	; (1f0 <Reset_Handler+0xc8>)
     134:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     136:	687a      	ldr	r2, [r7, #4]
     138:	683b      	ldr	r3, [r7, #0]
     13a:	429a      	cmp	r2, r3
     13c:	d00c      	beq.n	158 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     13e:	e007      	b.n	150 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     140:	683b      	ldr	r3, [r7, #0]
     142:	1d1a      	adds	r2, r3, #4
     144:	603a      	str	r2, [r7, #0]
     146:	687a      	ldr	r2, [r7, #4]
     148:	1d11      	adds	r1, r2, #4
     14a:	6079      	str	r1, [r7, #4]
     14c:	6812      	ldr	r2, [r2, #0]
     14e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     150:	683a      	ldr	r2, [r7, #0]
     152:	4b28      	ldr	r3, [pc, #160]	; (1f4 <Reset_Handler+0xcc>)
     154:	429a      	cmp	r2, r3
     156:	d3f3      	bcc.n	140 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     158:	4b27      	ldr	r3, [pc, #156]	; (1f8 <Reset_Handler+0xd0>)
     15a:	603b      	str	r3, [r7, #0]
     15c:	e004      	b.n	168 <Reset_Handler+0x40>
                *pDest++ = 0;
     15e:	683b      	ldr	r3, [r7, #0]
     160:	1d1a      	adds	r2, r3, #4
     162:	603a      	str	r2, [r7, #0]
     164:	2200      	movs	r2, #0
     166:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     168:	683a      	ldr	r2, [r7, #0]
     16a:	4b24      	ldr	r3, [pc, #144]	; (1fc <Reset_Handler+0xd4>)
     16c:	429a      	cmp	r2, r3
     16e:	d3f6      	bcc.n	15e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     170:	4b23      	ldr	r3, [pc, #140]	; (200 <Reset_Handler+0xd8>)
     172:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     174:	4b23      	ldr	r3, [pc, #140]	; (204 <Reset_Handler+0xdc>)
     176:	687a      	ldr	r2, [r7, #4]
     178:	21ff      	movs	r1, #255	; 0xff
     17a:	438a      	bics	r2, r1
     17c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     17e:	4a22      	ldr	r2, [pc, #136]	; (208 <Reset_Handler+0xe0>)
     180:	2390      	movs	r3, #144	; 0x90
     182:	005b      	lsls	r3, r3, #1
     184:	2102      	movs	r1, #2
     186:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     188:	4a20      	ldr	r2, [pc, #128]	; (20c <Reset_Handler+0xe4>)
     18a:	78d3      	ldrb	r3, [r2, #3]
     18c:	2103      	movs	r1, #3
     18e:	438b      	bics	r3, r1
     190:	1c19      	adds	r1, r3, #0
     192:	2302      	movs	r3, #2
     194:	430b      	orrs	r3, r1
     196:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     198:	4a1c      	ldr	r2, [pc, #112]	; (20c <Reset_Handler+0xe4>)
     19a:	78d3      	ldrb	r3, [r2, #3]
     19c:	210c      	movs	r1, #12
     19e:	438b      	bics	r3, r1
     1a0:	1c19      	adds	r1, r3, #0
     1a2:	2308      	movs	r3, #8
     1a4:	430b      	orrs	r3, r1
     1a6:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
     1a8:	4a19      	ldr	r2, [pc, #100]	; (210 <Reset_Handler+0xe8>)
     1aa:	7b93      	ldrb	r3, [r2, #14]
     1ac:	2130      	movs	r1, #48	; 0x30
     1ae:	438b      	bics	r3, r1
     1b0:	1c19      	adds	r1, r3, #0
     1b2:	2320      	movs	r3, #32
     1b4:	430b      	orrs	r3, r1
     1b6:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1b8:	4a15      	ldr	r2, [pc, #84]	; (210 <Reset_Handler+0xe8>)
     1ba:	7b93      	ldrb	r3, [r2, #14]
     1bc:	210c      	movs	r1, #12
     1be:	438b      	bics	r3, r1
     1c0:	1c19      	adds	r1, r3, #0
     1c2:	2308      	movs	r3, #8
     1c4:	430b      	orrs	r3, r1
     1c6:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1c8:	4a11      	ldr	r2, [pc, #68]	; (210 <Reset_Handler+0xe8>)
     1ca:	7b93      	ldrb	r3, [r2, #14]
     1cc:	2103      	movs	r1, #3
     1ce:	438b      	bics	r3, r1
     1d0:	1c19      	adds	r1, r3, #0
     1d2:	2302      	movs	r3, #2
     1d4:	430b      	orrs	r3, r1
     1d6:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
     1d8:	4a0e      	ldr	r2, [pc, #56]	; (214 <Reset_Handler+0xec>)
     1da:	6853      	ldr	r3, [r2, #4]
     1dc:	2180      	movs	r1, #128	; 0x80
     1de:	430b      	orrs	r3, r1
     1e0:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
     1e2:	4b0d      	ldr	r3, [pc, #52]	; (218 <Reset_Handler+0xf0>)
     1e4:	4798      	blx	r3

        /* Branch to main function */
        main();
     1e6:	4b0d      	ldr	r3, [pc, #52]	; (21c <Reset_Handler+0xf4>)
     1e8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     1ea:	e7fe      	b.n	1ea <Reset_Handler+0xc2>
     1ec:	00004d1c 	.word	0x00004d1c
     1f0:	20000000 	.word	0x20000000
     1f4:	20000454 	.word	0x20000454
     1f8:	20000454 	.word	0x20000454
     1fc:	200007e0 	.word	0x200007e0
     200:	00000000 	.word	0x00000000
     204:	e000ed00 	.word	0xe000ed00
     208:	41007000 	.word	0x41007000
     20c:	41005000 	.word	0x41005000
     210:	41004800 	.word	0x41004800
     214:	41004000 	.word	0x41004000
     218:	00004975 	.word	0x00004975
     21c:	00003615 	.word	0x00003615

00000220 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     220:	b580      	push	{r7, lr}
     222:	af00      	add	r7, sp, #0
        while (1) {
     224:	e7fe      	b.n	224 <Dummy_Handler+0x4>

00000226 <hri_gclk_write_CLKCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
     226:	b580      	push	{r7, lr}
     228:	b082      	sub	sp, #8
     22a:	af00      	add	r7, sp, #0
     22c:	6078      	str	r0, [r7, #4]
     22e:	000a      	movs	r2, r1
     230:	1cbb      	adds	r3, r7, #2
     232:	801a      	strh	r2, [r3, #0]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     234:	687b      	ldr	r3, [r7, #4]
     236:	1cba      	adds	r2, r7, #2
     238:	8812      	ldrh	r2, [r2, #0]
     23a:	805a      	strh	r2, [r3, #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     23c:	46c0      	nop			; (mov r8, r8)
     23e:	46bd      	mov	sp, r7
     240:	b002      	add	sp, #8
     242:	bd80      	pop	{r7, pc}

00000244 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     244:	b580      	push	{r7, lr}
     246:	b084      	sub	sp, #16
     248:	af00      	add	r7, sp, #0
     24a:	60f8      	str	r0, [r7, #12]
     24c:	607a      	str	r2, [r7, #4]
     24e:	230b      	movs	r3, #11
     250:	18fb      	adds	r3, r7, r3
     252:	1c0a      	adds	r2, r1, #0
     254:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     256:	230b      	movs	r3, #11
     258:	18fb      	adds	r3, r7, r3
     25a:	781b      	ldrb	r3, [r3, #0]
     25c:	68fa      	ldr	r2, [r7, #12]
     25e:	01db      	lsls	r3, r3, #7
     260:	18d3      	adds	r3, r2, r3
     262:	3308      	adds	r3, #8
     264:	687a      	ldr	r2, [r7, #4]
     266:	601a      	str	r2, [r3, #0]
}
     268:	46c0      	nop			; (mov r8, r8)
     26a:	46bd      	mov	sp, r7
     26c:	b004      	add	sp, #16
     26e:	bd80      	pop	{r7, pc}

00000270 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     270:	b580      	push	{r7, lr}
     272:	b084      	sub	sp, #16
     274:	af00      	add	r7, sp, #0
     276:	60f8      	str	r0, [r7, #12]
     278:	607a      	str	r2, [r7, #4]
     27a:	230b      	movs	r3, #11
     27c:	18fb      	adds	r3, r7, r3
     27e:	1c0a      	adds	r2, r1, #0
     280:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     282:	230b      	movs	r3, #11
     284:	18fb      	adds	r3, r7, r3
     286:	781b      	ldrb	r3, [r3, #0]
     288:	68fa      	ldr	r2, [r7, #12]
     28a:	01db      	lsls	r3, r3, #7
     28c:	18d3      	adds	r3, r2, r3
     28e:	3304      	adds	r3, #4
     290:	687a      	ldr	r2, [r7, #4]
     292:	601a      	str	r2, [r3, #0]
}
     294:	46c0      	nop			; (mov r8, r8)
     296:	46bd      	mov	sp, r7
     298:	b004      	add	sp, #16
     29a:	bd80      	pop	{r7, pc}

0000029c <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     29c:	b580      	push	{r7, lr}
     29e:	b084      	sub	sp, #16
     2a0:	af00      	add	r7, sp, #0
     2a2:	60f8      	str	r0, [r7, #12]
     2a4:	607a      	str	r2, [r7, #4]
     2a6:	230b      	movs	r3, #11
     2a8:	18fb      	adds	r3, r7, r3
     2aa:	1c0a      	adds	r2, r1, #0
     2ac:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     2ae:	230b      	movs	r3, #11
     2b0:	18fb      	adds	r3, r7, r3
     2b2:	781b      	ldrb	r3, [r3, #0]
     2b4:	68fa      	ldr	r2, [r7, #12]
     2b6:	01db      	lsls	r3, r3, #7
     2b8:	18d3      	adds	r3, r2, r3
     2ba:	3318      	adds	r3, #24
     2bc:	687a      	ldr	r2, [r7, #4]
     2be:	601a      	str	r2, [r3, #0]
}
     2c0:	46c0      	nop			; (mov r8, r8)
     2c2:	46bd      	mov	sp, r7
     2c4:	b004      	add	sp, #16
     2c6:	bd80      	pop	{r7, pc}

000002c8 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     2c8:	b580      	push	{r7, lr}
     2ca:	b084      	sub	sp, #16
     2cc:	af00      	add	r7, sp, #0
     2ce:	60f8      	str	r0, [r7, #12]
     2d0:	607a      	str	r2, [r7, #4]
     2d2:	230b      	movs	r3, #11
     2d4:	18fb      	adds	r3, r7, r3
     2d6:	1c0a      	adds	r2, r1, #0
     2d8:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     2da:	230b      	movs	r3, #11
     2dc:	18fb      	adds	r3, r7, r3
     2de:	781b      	ldrb	r3, [r3, #0]
     2e0:	68fa      	ldr	r2, [r7, #12]
     2e2:	01db      	lsls	r3, r3, #7
     2e4:	18d3      	adds	r3, r2, r3
     2e6:	3314      	adds	r3, #20
     2e8:	687a      	ldr	r2, [r7, #4]
     2ea:	601a      	str	r2, [r3, #0]
}
     2ec:	46c0      	nop			; (mov r8, r8)
     2ee:	46bd      	mov	sp, r7
     2f0:	b004      	add	sp, #16
     2f2:	bd80      	pop	{r7, pc}

000002f4 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     2f4:	b590      	push	{r4, r7, lr}
     2f6:	b085      	sub	sp, #20
     2f8:	af00      	add	r7, sp, #0
     2fa:	6078      	str	r0, [r7, #4]
     2fc:	000c      	movs	r4, r1
     2fe:	0010      	movs	r0, r2
     300:	0019      	movs	r1, r3
     302:	1cfb      	adds	r3, r7, #3
     304:	1c22      	adds	r2, r4, #0
     306:	701a      	strb	r2, [r3, #0]
     308:	1cbb      	adds	r3, r7, #2
     30a:	1c02      	adds	r2, r0, #0
     30c:	701a      	strb	r2, [r3, #0]
     30e:	1c7b      	adds	r3, r7, #1
     310:	1c0a      	adds	r2, r1, #0
     312:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     314:	1cfb      	adds	r3, r7, #3
     316:	7819      	ldrb	r1, [r3, #0]
     318:	1cbb      	adds	r3, r7, #2
     31a:	781a      	ldrb	r2, [r3, #0]
     31c:	230f      	movs	r3, #15
     31e:	18fb      	adds	r3, r7, r3
     320:	6878      	ldr	r0, [r7, #4]
     322:	2430      	movs	r4, #48	; 0x30
     324:	01c9      	lsls	r1, r1, #7
     326:	1841      	adds	r1, r0, r1
     328:	188a      	adds	r2, r1, r2
     32a:	1912      	adds	r2, r2, r4
     32c:	7812      	ldrb	r2, [r2, #0]
     32e:	701a      	strb	r2, [r3, #0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     330:	230f      	movs	r3, #15
     332:	18fb      	adds	r3, r7, r3
     334:	220f      	movs	r2, #15
     336:	18ba      	adds	r2, r7, r2
     338:	7812      	ldrb	r2, [r2, #0]
     33a:	210f      	movs	r1, #15
     33c:	438a      	bics	r2, r1
     33e:	701a      	strb	r2, [r3, #0]
	tmp |= PORT_PMUX_PMUXE(data);
     340:	1c7b      	adds	r3, r7, #1
     342:	781b      	ldrb	r3, [r3, #0]
     344:	220f      	movs	r2, #15
     346:	4013      	ands	r3, r2
     348:	b2d9      	uxtb	r1, r3
     34a:	230f      	movs	r3, #15
     34c:	18fb      	adds	r3, r7, r3
     34e:	220f      	movs	r2, #15
     350:	18ba      	adds	r2, r7, r2
     352:	7812      	ldrb	r2, [r2, #0]
     354:	430a      	orrs	r2, r1
     356:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     358:	1cfb      	adds	r3, r7, #3
     35a:	781a      	ldrb	r2, [r3, #0]
     35c:	1cbb      	adds	r3, r7, #2
     35e:	781b      	ldrb	r3, [r3, #0]
     360:	6879      	ldr	r1, [r7, #4]
     362:	2030      	movs	r0, #48	; 0x30
     364:	01d2      	lsls	r2, r2, #7
     366:	188a      	adds	r2, r1, r2
     368:	18d3      	adds	r3, r2, r3
     36a:	181b      	adds	r3, r3, r0
     36c:	220f      	movs	r2, #15
     36e:	18ba      	adds	r2, r7, r2
     370:	7812      	ldrb	r2, [r2, #0]
     372:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     374:	46c0      	nop			; (mov r8, r8)
     376:	46bd      	mov	sp, r7
     378:	b005      	add	sp, #20
     37a:	bd90      	pop	{r4, r7, pc}

0000037c <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     37c:	b590      	push	{r4, r7, lr}
     37e:	b085      	sub	sp, #20
     380:	af00      	add	r7, sp, #0
     382:	6078      	str	r0, [r7, #4]
     384:	000c      	movs	r4, r1
     386:	0010      	movs	r0, r2
     388:	0019      	movs	r1, r3
     38a:	1cfb      	adds	r3, r7, #3
     38c:	1c22      	adds	r2, r4, #0
     38e:	701a      	strb	r2, [r3, #0]
     390:	1cbb      	adds	r3, r7, #2
     392:	1c02      	adds	r2, r0, #0
     394:	701a      	strb	r2, [r3, #0]
     396:	1c7b      	adds	r3, r7, #1
     398:	1c0a      	adds	r2, r1, #0
     39a:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     39c:	1cfb      	adds	r3, r7, #3
     39e:	7819      	ldrb	r1, [r3, #0]
     3a0:	1cbb      	adds	r3, r7, #2
     3a2:	781a      	ldrb	r2, [r3, #0]
     3a4:	230f      	movs	r3, #15
     3a6:	18fb      	adds	r3, r7, r3
     3a8:	6878      	ldr	r0, [r7, #4]
     3aa:	2430      	movs	r4, #48	; 0x30
     3ac:	01c9      	lsls	r1, r1, #7
     3ae:	1841      	adds	r1, r0, r1
     3b0:	188a      	adds	r2, r1, r2
     3b2:	1912      	adds	r2, r2, r4
     3b4:	7812      	ldrb	r2, [r2, #0]
     3b6:	701a      	strb	r2, [r3, #0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3b8:	230f      	movs	r3, #15
     3ba:	18fb      	adds	r3, r7, r3
     3bc:	220f      	movs	r2, #15
     3be:	18ba      	adds	r2, r7, r2
     3c0:	7812      	ldrb	r2, [r2, #0]
     3c2:	210f      	movs	r1, #15
     3c4:	400a      	ands	r2, r1
     3c6:	701a      	strb	r2, [r3, #0]
	tmp |= PORT_PMUX_PMUXO(data);
     3c8:	1c7b      	adds	r3, r7, #1
     3ca:	781b      	ldrb	r3, [r3, #0]
     3cc:	011b      	lsls	r3, r3, #4
     3ce:	b2d9      	uxtb	r1, r3
     3d0:	230f      	movs	r3, #15
     3d2:	18fb      	adds	r3, r7, r3
     3d4:	220f      	movs	r2, #15
     3d6:	18ba      	adds	r2, r7, r2
     3d8:	7812      	ldrb	r2, [r2, #0]
     3da:	430a      	orrs	r2, r1
     3dc:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3de:	1cfb      	adds	r3, r7, #3
     3e0:	781a      	ldrb	r2, [r3, #0]
     3e2:	1cbb      	adds	r3, r7, #2
     3e4:	781b      	ldrb	r3, [r3, #0]
     3e6:	6879      	ldr	r1, [r7, #4]
     3e8:	2030      	movs	r0, #48	; 0x30
     3ea:	01d2      	lsls	r2, r2, #7
     3ec:	188a      	adds	r2, r1, r2
     3ee:	18d3      	adds	r3, r2, r3
     3f0:	181b      	adds	r3, r3, r0
     3f2:	220f      	movs	r2, #15
     3f4:	18ba      	adds	r2, r7, r2
     3f6:	7812      	ldrb	r2, [r2, #0]
     3f8:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     3fa:	46c0      	nop			; (mov r8, r8)
     3fc:	46bd      	mov	sp, r7
     3fe:	b005      	add	sp, #20
     400:	bd90      	pop	{r4, r7, pc}

00000402 <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     402:	b590      	push	{r4, r7, lr}
     404:	b085      	sub	sp, #20
     406:	af00      	add	r7, sp, #0
     408:	6078      	str	r0, [r7, #4]
     40a:	000c      	movs	r4, r1
     40c:	0010      	movs	r0, r2
     40e:	0019      	movs	r1, r3
     410:	1cfb      	adds	r3, r7, #3
     412:	1c22      	adds	r2, r4, #0
     414:	701a      	strb	r2, [r3, #0]
     416:	1cbb      	adds	r3, r7, #2
     418:	1c02      	adds	r2, r0, #0
     41a:	701a      	strb	r2, [r3, #0]
     41c:	1c7b      	adds	r3, r7, #1
     41e:	1c0a      	adds	r2, r1, #0
     420:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     422:	1cfb      	adds	r3, r7, #3
     424:	7819      	ldrb	r1, [r3, #0]
     426:	1cbb      	adds	r3, r7, #2
     428:	781a      	ldrb	r2, [r3, #0]
     42a:	230f      	movs	r3, #15
     42c:	18fb      	adds	r3, r7, r3
     42e:	6878      	ldr	r0, [r7, #4]
     430:	2440      	movs	r4, #64	; 0x40
     432:	01c9      	lsls	r1, r1, #7
     434:	1841      	adds	r1, r0, r1
     436:	188a      	adds	r2, r1, r2
     438:	1912      	adds	r2, r2, r4
     43a:	7812      	ldrb	r2, [r2, #0]
     43c:	701a      	strb	r2, [r3, #0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     43e:	230f      	movs	r3, #15
     440:	18fb      	adds	r3, r7, r3
     442:	220f      	movs	r2, #15
     444:	18ba      	adds	r2, r7, r2
     446:	7812      	ldrb	r2, [r2, #0]
     448:	2101      	movs	r1, #1
     44a:	438a      	bics	r2, r1
     44c:	701a      	strb	r2, [r3, #0]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     44e:	1c7b      	adds	r3, r7, #1
     450:	7819      	ldrb	r1, [r3, #0]
     452:	230f      	movs	r3, #15
     454:	18fb      	adds	r3, r7, r3
     456:	220f      	movs	r2, #15
     458:	18ba      	adds	r2, r7, r2
     45a:	7812      	ldrb	r2, [r2, #0]
     45c:	430a      	orrs	r2, r1
     45e:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     460:	1cfb      	adds	r3, r7, #3
     462:	781a      	ldrb	r2, [r3, #0]
     464:	1cbb      	adds	r3, r7, #2
     466:	781b      	ldrb	r3, [r3, #0]
     468:	6879      	ldr	r1, [r7, #4]
     46a:	2040      	movs	r0, #64	; 0x40
     46c:	01d2      	lsls	r2, r2, #7
     46e:	188a      	adds	r2, r1, r2
     470:	18d3      	adds	r3, r2, r3
     472:	181b      	adds	r3, r3, r0
     474:	220f      	movs	r2, #15
     476:	18ba      	adds	r2, r7, r2
     478:	7812      	ldrb	r2, [r2, #0]
     47a:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     47c:	46c0      	nop			; (mov r8, r8)
     47e:	46bd      	mov	sp, r7
     480:	b005      	add	sp, #20
     482:	bd90      	pop	{r4, r7, pc}

00000484 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     484:	b580      	push	{r7, lr}
     486:	b084      	sub	sp, #16
     488:	af00      	add	r7, sp, #0
     48a:	60f8      	str	r0, [r7, #12]
     48c:	607a      	str	r2, [r7, #4]
     48e:	230b      	movs	r3, #11
     490:	18fb      	adds	r3, r7, r3
     492:	1c0a      	adds	r2, r1, #0
     494:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     496:	230b      	movs	r3, #11
     498:	18fb      	adds	r3, r7, r3
     49a:	781b      	ldrb	r3, [r3, #0]
     49c:	68fa      	ldr	r2, [r7, #12]
     49e:	01db      	lsls	r3, r3, #7
     4a0:	18d3      	adds	r3, r2, r3
     4a2:	3328      	adds	r3, #40	; 0x28
     4a4:	687a      	ldr	r2, [r7, #4]
     4a6:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     4a8:	46c0      	nop			; (mov r8, r8)
     4aa:	46bd      	mov	sp, r7
     4ac:	b004      	add	sp, #16
     4ae:	bd80      	pop	{r7, pc}

000004b0 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     4b0:	b580      	push	{r7, lr}
     4b2:	b082      	sub	sp, #8
     4b4:	af00      	add	r7, sp, #0
     4b6:	6039      	str	r1, [r7, #0]
     4b8:	0011      	movs	r1, r2
     4ba:	1dfb      	adds	r3, r7, #7
     4bc:	1c02      	adds	r2, r0, #0
     4be:	701a      	strb	r2, [r3, #0]
     4c0:	1dbb      	adds	r3, r7, #6
     4c2:	1c0a      	adds	r2, r1, #0
     4c4:	701a      	strb	r2, [r3, #0]
	switch (direction) {
     4c6:	1dbb      	adds	r3, r7, #6
     4c8:	781b      	ldrb	r3, [r3, #0]
     4ca:	2b01      	cmp	r3, #1
     4cc:	d023      	beq.n	516 <_gpio_set_direction+0x66>
     4ce:	2b02      	cmp	r3, #2
     4d0:	d03f      	beq.n	552 <_gpio_set_direction+0xa2>
     4d2:	2b00      	cmp	r3, #0
     4d4:	d15d      	bne.n	592 <_gpio_set_direction+0xe2>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
     4d6:	683a      	ldr	r2, [r7, #0]
     4d8:	1dfb      	adds	r3, r7, #7
     4da:	7819      	ldrb	r1, [r3, #0]
     4dc:	23c0      	movs	r3, #192	; 0xc0
     4de:	05db      	lsls	r3, r3, #23
     4e0:	0018      	movs	r0, r3
     4e2:	4b31      	ldr	r3, [pc, #196]	; (5a8 <_gpio_set_direction+0xf8>)
     4e4:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     4e6:	683b      	ldr	r3, [r7, #0]
     4e8:	041b      	lsls	r3, r3, #16
     4ea:	0c1b      	lsrs	r3, r3, #16
     4ec:	2280      	movs	r2, #128	; 0x80
     4ee:	05d2      	lsls	r2, r2, #23
     4f0:	431a      	orrs	r2, r3
     4f2:	1dfb      	adds	r3, r7, #7
     4f4:	781b      	ldrb	r3, [r3, #0]
     4f6:	482d      	ldr	r0, [pc, #180]	; (5ac <_gpio_set_direction+0xfc>)
     4f8:	0019      	movs	r1, r3
     4fa:	4b2d      	ldr	r3, [pc, #180]	; (5b0 <_gpio_set_direction+0x100>)
     4fc:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     4fe:	683b      	ldr	r3, [r7, #0]
     500:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     502:	22c0      	movs	r2, #192	; 0xc0
     504:	0612      	lsls	r2, r2, #24
     506:	431a      	orrs	r2, r3
     508:	1dfb      	adds	r3, r7, #7
     50a:	781b      	ldrb	r3, [r3, #0]
     50c:	4827      	ldr	r0, [pc, #156]	; (5ac <_gpio_set_direction+0xfc>)
     50e:	0019      	movs	r1, r3
     510:	4b27      	ldr	r3, [pc, #156]	; (5b0 <_gpio_set_direction+0x100>)
     512:	4798      	blx	r3
		break;
     514:	e043      	b.n	59e <_gpio_set_direction+0xee>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
     516:	683a      	ldr	r2, [r7, #0]
     518:	1dfb      	adds	r3, r7, #7
     51a:	7819      	ldrb	r1, [r3, #0]
     51c:	23c0      	movs	r3, #192	; 0xc0
     51e:	05db      	lsls	r3, r3, #23
     520:	0018      	movs	r0, r3
     522:	4b21      	ldr	r3, [pc, #132]	; (5a8 <_gpio_set_direction+0xf8>)
     524:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     526:	683b      	ldr	r3, [r7, #0]
     528:	041b      	lsls	r3, r3, #16
     52a:	0c1b      	lsrs	r3, r3, #16
     52c:	4a21      	ldr	r2, [pc, #132]	; (5b4 <_gpio_set_direction+0x104>)
     52e:	431a      	orrs	r2, r3
     530:	1dfb      	adds	r3, r7, #7
     532:	781b      	ldrb	r3, [r3, #0]
     534:	481d      	ldr	r0, [pc, #116]	; (5ac <_gpio_set_direction+0xfc>)
     536:	0019      	movs	r1, r3
     538:	4b1d      	ldr	r3, [pc, #116]	; (5b0 <_gpio_set_direction+0x100>)
     53a:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     53c:	683b      	ldr	r3, [r7, #0]
     53e:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     540:	4a1d      	ldr	r2, [pc, #116]	; (5b8 <_gpio_set_direction+0x108>)
     542:	431a      	orrs	r2, r3
     544:	1dfb      	adds	r3, r7, #7
     546:	781b      	ldrb	r3, [r3, #0]
     548:	4818      	ldr	r0, [pc, #96]	; (5ac <_gpio_set_direction+0xfc>)
     54a:	0019      	movs	r1, r3
     54c:	4b18      	ldr	r3, [pc, #96]	; (5b0 <_gpio_set_direction+0x100>)
     54e:	4798      	blx	r3
		break;
     550:	e025      	b.n	59e <_gpio_set_direction+0xee>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT_IOBUS, port, mask);
     552:	683a      	ldr	r2, [r7, #0]
     554:	1dfb      	adds	r3, r7, #7
     556:	7819      	ldrb	r1, [r3, #0]
     558:	23c0      	movs	r3, #192	; 0xc0
     55a:	05db      	lsls	r3, r3, #23
     55c:	0018      	movs	r0, r3
     55e:	4b17      	ldr	r3, [pc, #92]	; (5bc <_gpio_set_direction+0x10c>)
     560:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     562:	683b      	ldr	r3, [r7, #0]
     564:	041b      	lsls	r3, r3, #16
     566:	0c1b      	lsrs	r3, r3, #16
     568:	2280      	movs	r2, #128	; 0x80
     56a:	05d2      	lsls	r2, r2, #23
     56c:	431a      	orrs	r2, r3
     56e:	1dfb      	adds	r3, r7, #7
     570:	781b      	ldrb	r3, [r3, #0]
     572:	480e      	ldr	r0, [pc, #56]	; (5ac <_gpio_set_direction+0xfc>)
     574:	0019      	movs	r1, r3
     576:	4b0e      	ldr	r3, [pc, #56]	; (5b0 <_gpio_set_direction+0x100>)
     578:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     57a:	683b      	ldr	r3, [r7, #0]
     57c:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     57e:	22c0      	movs	r2, #192	; 0xc0
     580:	0612      	lsls	r2, r2, #24
     582:	431a      	orrs	r2, r3
     584:	1dfb      	adds	r3, r7, #7
     586:	781b      	ldrb	r3, [r3, #0]
     588:	4808      	ldr	r0, [pc, #32]	; (5ac <_gpio_set_direction+0xfc>)
     58a:	0019      	movs	r1, r3
     58c:	4b08      	ldr	r3, [pc, #32]	; (5b0 <_gpio_set_direction+0x100>)
     58e:	4798      	blx	r3
		break;
     590:	e005      	b.n	59e <_gpio_set_direction+0xee>

	default:
		ASSERT(false);
     592:	4b0b      	ldr	r3, [pc, #44]	; (5c0 <_gpio_set_direction+0x110>)
     594:	2245      	movs	r2, #69	; 0x45
     596:	0019      	movs	r1, r3
     598:	2000      	movs	r0, #0
     59a:	4b0a      	ldr	r3, [pc, #40]	; (5c4 <_gpio_set_direction+0x114>)
     59c:	4798      	blx	r3
	}
}
     59e:	46c0      	nop			; (mov r8, r8)
     5a0:	46bd      	mov	sp, r7
     5a2:	b002      	add	sp, #8
     5a4:	bd80      	pop	{r7, pc}
     5a6:	46c0      	nop			; (mov r8, r8)
     5a8:	00000271 	.word	0x00000271
     5ac:	41004400 	.word	0x41004400
     5b0:	00000485 	.word	0x00000485
     5b4:	40020000 	.word	0x40020000
     5b8:	c0020000 	.word	0xc0020000
     5bc:	00000245 	.word	0x00000245
     5c0:	00004b14 	.word	0x00004b14
     5c4:	000015e7 	.word	0x000015e7

000005c8 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     5c8:	b580      	push	{r7, lr}
     5ca:	b082      	sub	sp, #8
     5cc:	af00      	add	r7, sp, #0
     5ce:	6039      	str	r1, [r7, #0]
     5d0:	0011      	movs	r1, r2
     5d2:	1dfb      	adds	r3, r7, #7
     5d4:	1c02      	adds	r2, r0, #0
     5d6:	701a      	strb	r2, [r3, #0]
     5d8:	1dbb      	adds	r3, r7, #6
     5da:	1c0a      	adds	r2, r1, #0
     5dc:	701a      	strb	r2, [r3, #0]
	if (level) {
     5de:	1dbb      	adds	r3, r7, #6
     5e0:	781b      	ldrb	r3, [r3, #0]
     5e2:	2b00      	cmp	r3, #0
     5e4:	d008      	beq.n	5f8 <_gpio_set_level+0x30>
		hri_port_set_OUT_reg(PORT_IOBUS, port, mask);
     5e6:	683a      	ldr	r2, [r7, #0]
     5e8:	1dfb      	adds	r3, r7, #7
     5ea:	7819      	ldrb	r1, [r3, #0]
     5ec:	23c0      	movs	r3, #192	; 0xc0
     5ee:	05db      	lsls	r3, r3, #23
     5f0:	0018      	movs	r0, r3
     5f2:	4b07      	ldr	r3, [pc, #28]	; (610 <_gpio_set_level+0x48>)
     5f4:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT_IOBUS, port, mask);
	}
}
     5f6:	e007      	b.n	608 <_gpio_set_level+0x40>
		hri_port_clear_OUT_reg(PORT_IOBUS, port, mask);
     5f8:	683a      	ldr	r2, [r7, #0]
     5fa:	1dfb      	adds	r3, r7, #7
     5fc:	7819      	ldrb	r1, [r3, #0]
     5fe:	23c0      	movs	r3, #192	; 0xc0
     600:	05db      	lsls	r3, r3, #23
     602:	0018      	movs	r0, r3
     604:	4b03      	ldr	r3, [pc, #12]	; (614 <_gpio_set_level+0x4c>)
     606:	4798      	blx	r3
}
     608:	46c0      	nop			; (mov r8, r8)
     60a:	46bd      	mov	sp, r7
     60c:	b002      	add	sp, #8
     60e:	bd80      	pop	{r7, pc}
     610:	0000029d 	.word	0x0000029d
     614:	000002c9 	.word	0x000002c9

00000618 <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     618:	b590      	push	{r4, r7, lr}
     61a:	b085      	sub	sp, #20
     61c:	af00      	add	r7, sp, #0
     61e:	6078      	str	r0, [r7, #4]
     620:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     622:	687b      	ldr	r3, [r7, #4]
     624:	095a      	lsrs	r2, r3, #5
     626:	230f      	movs	r3, #15
     628:	18fb      	adds	r3, r7, r3
     62a:	701a      	strb	r2, [r3, #0]
	uint8_t pin  = GPIO_PIN(gpio);
     62c:	687b      	ldr	r3, [r7, #4]
     62e:	b2da      	uxtb	r2, r3
     630:	230e      	movs	r3, #14
     632:	18fb      	adds	r3, r7, r3
     634:	211f      	movs	r1, #31
     636:	400a      	ands	r2, r1
     638:	701a      	strb	r2, [r3, #0]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     63a:	683b      	ldr	r3, [r7, #0]
     63c:	3301      	adds	r3, #1
     63e:	d10a      	bne.n	656 <_gpio_set_pin_function+0x3e>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     640:	230e      	movs	r3, #14
     642:	18fb      	adds	r3, r7, r3
     644:	781a      	ldrb	r2, [r3, #0]
     646:	230f      	movs	r3, #15
     648:	18fb      	adds	r3, r7, r3
     64a:	7819      	ldrb	r1, [r3, #0]
     64c:	481b      	ldr	r0, [pc, #108]	; (6bc <_gpio_set_pin_function+0xa4>)
     64e:	2300      	movs	r3, #0
     650:	4c1b      	ldr	r4, [pc, #108]	; (6c0 <_gpio_set_pin_function+0xa8>)
     652:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     654:	e02e      	b.n	6b4 <_gpio_set_pin_function+0x9c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     656:	230e      	movs	r3, #14
     658:	18fb      	adds	r3, r7, r3
     65a:	781a      	ldrb	r2, [r3, #0]
     65c:	230f      	movs	r3, #15
     65e:	18fb      	adds	r3, r7, r3
     660:	7819      	ldrb	r1, [r3, #0]
     662:	4816      	ldr	r0, [pc, #88]	; (6bc <_gpio_set_pin_function+0xa4>)
     664:	2301      	movs	r3, #1
     666:	4c16      	ldr	r4, [pc, #88]	; (6c0 <_gpio_set_pin_function+0xa8>)
     668:	47a0      	blx	r4
		if (pin & 1) {
     66a:	230e      	movs	r3, #14
     66c:	18fb      	adds	r3, r7, r3
     66e:	781b      	ldrb	r3, [r3, #0]
     670:	2201      	movs	r2, #1
     672:	4013      	ands	r3, r2
     674:	d00f      	beq.n	696 <_gpio_set_pin_function+0x7e>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     676:	230e      	movs	r3, #14
     678:	18fb      	adds	r3, r7, r3
     67a:	781b      	ldrb	r3, [r3, #0]
     67c:	085b      	lsrs	r3, r3, #1
     67e:	b2da      	uxtb	r2, r3
     680:	683b      	ldr	r3, [r7, #0]
     682:	b2d8      	uxtb	r0, r3
     684:	230f      	movs	r3, #15
     686:	18fb      	adds	r3, r7, r3
     688:	7819      	ldrb	r1, [r3, #0]
     68a:	4c0c      	ldr	r4, [pc, #48]	; (6bc <_gpio_set_pin_function+0xa4>)
     68c:	0003      	movs	r3, r0
     68e:	0020      	movs	r0, r4
     690:	4c0c      	ldr	r4, [pc, #48]	; (6c4 <_gpio_set_pin_function+0xac>)
     692:	47a0      	blx	r4
}
     694:	e00e      	b.n	6b4 <_gpio_set_pin_function+0x9c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     696:	230e      	movs	r3, #14
     698:	18fb      	adds	r3, r7, r3
     69a:	781b      	ldrb	r3, [r3, #0]
     69c:	085b      	lsrs	r3, r3, #1
     69e:	b2da      	uxtb	r2, r3
     6a0:	683b      	ldr	r3, [r7, #0]
     6a2:	b2d8      	uxtb	r0, r3
     6a4:	230f      	movs	r3, #15
     6a6:	18fb      	adds	r3, r7, r3
     6a8:	7819      	ldrb	r1, [r3, #0]
     6aa:	4c04      	ldr	r4, [pc, #16]	; (6bc <_gpio_set_pin_function+0xa4>)
     6ac:	0003      	movs	r3, r0
     6ae:	0020      	movs	r0, r4
     6b0:	4c05      	ldr	r4, [pc, #20]	; (6c8 <_gpio_set_pin_function+0xb0>)
     6b2:	47a0      	blx	r4
}
     6b4:	46c0      	nop			; (mov r8, r8)
     6b6:	46bd      	mov	sp, r7
     6b8:	b005      	add	sp, #20
     6ba:	bd90      	pop	{r4, r7, pc}
     6bc:	41004400 	.word	0x41004400
     6c0:	00000403 	.word	0x00000403
     6c4:	0000037d 	.word	0x0000037d
     6c8:	000002f5 	.word	0x000002f5

000006cc <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     6cc:	b580      	push	{r7, lr}
     6ce:	b082      	sub	sp, #8
     6d0:	af00      	add	r7, sp, #0
     6d2:	6078      	str	r0, [r7, #4]
     6d4:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     6d6:	683a      	ldr	r2, [r7, #0]
     6d8:	687b      	ldr	r3, [r7, #4]
     6da:	0011      	movs	r1, r2
     6dc:	0018      	movs	r0, r3
     6de:	4b03      	ldr	r3, [pc, #12]	; (6ec <gpio_set_pin_function+0x20>)
     6e0:	4798      	blx	r3
}
     6e2:	46c0      	nop			; (mov r8, r8)
     6e4:	46bd      	mov	sp, r7
     6e6:	b002      	add	sp, #8
     6e8:	bd80      	pop	{r7, pc}
     6ea:	46c0      	nop			; (mov r8, r8)
     6ec:	00000619 	.word	0x00000619

000006f0 <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     6f0:	b580      	push	{r7, lr}
     6f2:	b082      	sub	sp, #8
     6f4:	af00      	add	r7, sp, #0
     6f6:	0002      	movs	r2, r0
     6f8:	1dfb      	adds	r3, r7, #7
     6fa:	701a      	strb	r2, [r3, #0]
     6fc:	1dbb      	adds	r3, r7, #6
     6fe:	1c0a      	adds	r2, r1, #0
     700:	701a      	strb	r2, [r3, #0]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     702:	1dfb      	adds	r3, r7, #7
     704:	781b      	ldrb	r3, [r3, #0]
     706:	095b      	lsrs	r3, r3, #5
     708:	b2d8      	uxtb	r0, r3
     70a:	1dfb      	adds	r3, r7, #7
     70c:	781b      	ldrb	r3, [r3, #0]
     70e:	221f      	movs	r2, #31
     710:	4013      	ands	r3, r2
     712:	2201      	movs	r2, #1
     714:	409a      	lsls	r2, r3
     716:	0011      	movs	r1, r2
     718:	1dbb      	adds	r3, r7, #6
     71a:	781b      	ldrb	r3, [r3, #0]
     71c:	001a      	movs	r2, r3
     71e:	4b03      	ldr	r3, [pc, #12]	; (72c <gpio_set_pin_direction+0x3c>)
     720:	4798      	blx	r3
}
     722:	46c0      	nop			; (mov r8, r8)
     724:	46bd      	mov	sp, r7
     726:	b002      	add	sp, #8
     728:	bd80      	pop	{r7, pc}
     72a:	46c0      	nop			; (mov r8, r8)
     72c:	000004b1 	.word	0x000004b1

00000730 <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     730:	b580      	push	{r7, lr}
     732:	b082      	sub	sp, #8
     734:	af00      	add	r7, sp, #0
     736:	0002      	movs	r2, r0
     738:	1dfb      	adds	r3, r7, #7
     73a:	701a      	strb	r2, [r3, #0]
     73c:	1dbb      	adds	r3, r7, #6
     73e:	1c0a      	adds	r2, r1, #0
     740:	701a      	strb	r2, [r3, #0]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     742:	1dfb      	adds	r3, r7, #7
     744:	781b      	ldrb	r3, [r3, #0]
     746:	095b      	lsrs	r3, r3, #5
     748:	b2d8      	uxtb	r0, r3
     74a:	1dfb      	adds	r3, r7, #7
     74c:	781b      	ldrb	r3, [r3, #0]
     74e:	221f      	movs	r2, #31
     750:	4013      	ands	r3, r2
     752:	2201      	movs	r2, #1
     754:	409a      	lsls	r2, r3
     756:	0011      	movs	r1, r2
     758:	1dbb      	adds	r3, r7, #6
     75a:	781b      	ldrb	r3, [r3, #0]
     75c:	001a      	movs	r2, r3
     75e:	4b03      	ldr	r3, [pc, #12]	; (76c <gpio_set_pin_level+0x3c>)
     760:	4798      	blx	r3
}
     762:	46c0      	nop			; (mov r8, r8)
     764:	46bd      	mov	sp, r7
     766:	b002      	add	sp, #8
     768:	bd80      	pop	{r7, pc}
     76a:	46c0      	nop			; (mov r8, r8)
     76c:	000005c9 	.word	0x000005c9

00000770 <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     770:	b580      	push	{r7, lr}
     772:	af00      	add	r7, sp, #0
	_init_chip();
     774:	4b02      	ldr	r3, [pc, #8]	; (780 <init_mcu+0x10>)
     776:	4798      	blx	r3
}
     778:	46c0      	nop			; (mov r8, r8)
     77a:	46bd      	mov	sp, r7
     77c:	bd80      	pop	{r7, pc}
     77e:	46c0      	nop			; (mov r8, r8)
     780:	000018a5 	.word	0x000018a5

00000784 <_gclk_enable_channel>:
 *
 * \param[in] channel The channel to enable clock for
 * \param[in] source The clock source for the given channel
 */
static inline void _gclk_enable_channel(const uint8_t channel, const uint8_t source)
{
     784:	b580      	push	{r7, lr}
     786:	b082      	sub	sp, #8
     788:	af00      	add	r7, sp, #0
     78a:	0002      	movs	r2, r0
     78c:	1dfb      	adds	r3, r7, #7
     78e:	701a      	strb	r2, [r3, #0]
     790:	1dbb      	adds	r3, r7, #6
     792:	1c0a      	adds	r2, r1, #0
     794:	701a      	strb	r2, [r3, #0]

	hri_gclk_write_CLKCTRL_reg(GCLK,
	                           GCLK_CLKCTRL_ID(channel) | GCLK_CLKCTRL_GEN(source) | (1 << GCLK_CLKCTRL_CLKEN_Pos));
     796:	1dfb      	adds	r3, r7, #7
     798:	781b      	ldrb	r3, [r3, #0]
     79a:	b29b      	uxth	r3, r3
     79c:	223f      	movs	r2, #63	; 0x3f
     79e:	4013      	ands	r3, r2
     7a0:	b29a      	uxth	r2, r3
     7a2:	1dbb      	adds	r3, r7, #6
     7a4:	781b      	ldrb	r3, [r3, #0]
     7a6:	b29b      	uxth	r3, r3
     7a8:	021b      	lsls	r3, r3, #8
     7aa:	b299      	uxth	r1, r3
     7ac:	23f0      	movs	r3, #240	; 0xf0
     7ae:	011b      	lsls	r3, r3, #4
     7b0:	400b      	ands	r3, r1
     7b2:	b29b      	uxth	r3, r3
     7b4:	4313      	orrs	r3, r2
     7b6:	b29b      	uxth	r3, r3
	hri_gclk_write_CLKCTRL_reg(GCLK,
     7b8:	2280      	movs	r2, #128	; 0x80
     7ba:	01d2      	lsls	r2, r2, #7
     7bc:	4313      	orrs	r3, r2
     7be:	b29b      	uxth	r3, r3
     7c0:	4a04      	ldr	r2, [pc, #16]	; (7d4 <_gclk_enable_channel+0x50>)
     7c2:	0019      	movs	r1, r3
     7c4:	0010      	movs	r0, r2
     7c6:	4b04      	ldr	r3, [pc, #16]	; (7d8 <_gclk_enable_channel+0x54>)
     7c8:	4798      	blx	r3
}
     7ca:	46c0      	nop			; (mov r8, r8)
     7cc:	46bd      	mov	sp, r7
     7ce:	b002      	add	sp, #8
     7d0:	bd80      	pop	{r7, pc}
     7d2:	46c0      	nop			; (mov r8, r8)
     7d4:	40000c00 	.word	0x40000c00
     7d8:	00000227 	.word	0x00000227

000007dc <_pm_get_ahb_index>:
 * \param[in] module Module to get index for
 *
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static inline int32_t _pm_get_ahb_index(const void *const module)
{
     7dc:	b580      	push	{r7, lr}
     7de:	b082      	sub	sp, #8
     7e0:	af00      	add	r7, sp, #0
     7e2:	6078      	str	r0, [r7, #4]
	if ((uint32_t)module == (uint32_t)PM_BUS_APBA) {
     7e4:	687b      	ldr	r3, [r7, #4]
     7e6:	2b01      	cmp	r3, #1
     7e8:	d101      	bne.n	7ee <_pm_get_ahb_index+0x12>
		return 0;
     7ea:	2300      	movs	r3, #0
     7ec:	e023      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)PM_BUS_APBB) {
     7ee:	687b      	ldr	r3, [r7, #4]
     7f0:	2b02      	cmp	r3, #2
     7f2:	d101      	bne.n	7f8 <_pm_get_ahb_index+0x1c>
		return 1;
     7f4:	2301      	movs	r3, #1
     7f6:	e01e      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)PM_BUS_APBC) {
     7f8:	687b      	ldr	r3, [r7, #4]
     7fa:	2b03      	cmp	r3, #3
     7fc:	d101      	bne.n	802 <_pm_get_ahb_index+0x26>
		return 2;
     7fe:	2302      	movs	r3, #2
     800:	e019      	b.n	836 <_pm_get_ahb_index+0x5a>
	}
	if ((uint32_t)module == (uint32_t)DSU) {
     802:	687b      	ldr	r3, [r7, #4]
     804:	4a0e      	ldr	r2, [pc, #56]	; (840 <_pm_get_ahb_index+0x64>)
     806:	4293      	cmp	r3, r2
     808:	d101      	bne.n	80e <_pm_get_ahb_index+0x32>
		return 3;
     80a:	2303      	movs	r3, #3
     80c:	e013      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)NVMCTRL) {
     80e:	687b      	ldr	r3, [r7, #4]
     810:	4a0c      	ldr	r2, [pc, #48]	; (844 <_pm_get_ahb_index+0x68>)
     812:	4293      	cmp	r3, r2
     814:	d101      	bne.n	81a <_pm_get_ahb_index+0x3e>
		return 4;
     816:	2304      	movs	r3, #4
     818:	e00d      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)DMAC) {
     81a:	687b      	ldr	r3, [r7, #4]
     81c:	4a0a      	ldr	r2, [pc, #40]	; (848 <_pm_get_ahb_index+0x6c>)
     81e:	4293      	cmp	r3, r2
     820:	d101      	bne.n	826 <_pm_get_ahb_index+0x4a>
		return 5;
     822:	2305      	movs	r3, #5
     824:	e007      	b.n	836 <_pm_get_ahb_index+0x5a>
	}
#ifdef USB
	else if ((uint32_t)module == (uint32_t)USB) {
     826:	687b      	ldr	r3, [r7, #4]
     828:	4a08      	ldr	r2, [pc, #32]	; (84c <_pm_get_ahb_index+0x70>)
     82a:	4293      	cmp	r3, r2
     82c:	d101      	bne.n	832 <_pm_get_ahb_index+0x56>
		return 6;
     82e:	2306      	movs	r3, #6
     830:	e001      	b.n	836 <_pm_get_ahb_index+0x5a>
	}
#endif

	return ERR_INVALID_ARG;
     832:	230d      	movs	r3, #13
     834:	425b      	negs	r3, r3
}
     836:	0018      	movs	r0, r3
     838:	46bd      	mov	sp, r7
     83a:	b002      	add	sp, #8
     83c:	bd80      	pop	{r7, pc}
     83e:	46c0      	nop			; (mov r8, r8)
     840:	41002000 	.word	0x41002000
     844:	41004000 	.word	0x41004000
     848:	41004800 	.word	0x41004800
     84c:	41005000 	.word	0x41005000

00000850 <_pm_get_apbb_index>:
 * \param[in] module Module to get index for
 *
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static inline int32_t _pm_get_apbb_index(const void *const module)
{
     850:	b580      	push	{r7, lr}
     852:	b082      	sub	sp, #8
     854:	af00      	add	r7, sp, #0
     856:	6078      	str	r0, [r7, #4]
	if ((uint32_t)module == (uint32_t)PAC1) {
     858:	687a      	ldr	r2, [r7, #4]
     85a:	2382      	movs	r3, #130	; 0x82
     85c:	05db      	lsls	r3, r3, #23
     85e:	429a      	cmp	r2, r3
     860:	d101      	bne.n	866 <_pm_get_apbb_index+0x16>
		return 0;
     862:	2300      	movs	r3, #0
     864:	e01f      	b.n	8a6 <_pm_get_apbb_index+0x56>
	} else if ((uint32_t)module == (uint32_t)DSU) {
     866:	687b      	ldr	r3, [r7, #4]
     868:	4a11      	ldr	r2, [pc, #68]	; (8b0 <_pm_get_apbb_index+0x60>)
     86a:	4293      	cmp	r3, r2
     86c:	d101      	bne.n	872 <_pm_get_apbb_index+0x22>
		return 1;
     86e:	2301      	movs	r3, #1
     870:	e019      	b.n	8a6 <_pm_get_apbb_index+0x56>
	} else if ((uint32_t)module == (uint32_t)NVMCTRL) {
     872:	687b      	ldr	r3, [r7, #4]
     874:	4a0f      	ldr	r2, [pc, #60]	; (8b4 <_pm_get_apbb_index+0x64>)
     876:	4293      	cmp	r3, r2
     878:	d101      	bne.n	87e <_pm_get_apbb_index+0x2e>
		return 2;
     87a:	2302      	movs	r3, #2
     87c:	e013      	b.n	8a6 <_pm_get_apbb_index+0x56>
	}
	if ((uint32_t)module == (uint32_t)PORT) {
     87e:	687b      	ldr	r3, [r7, #4]
     880:	4a0d      	ldr	r2, [pc, #52]	; (8b8 <_pm_get_apbb_index+0x68>)
     882:	4293      	cmp	r3, r2
     884:	d101      	bne.n	88a <_pm_get_apbb_index+0x3a>
		return 3;
     886:	2303      	movs	r3, #3
     888:	e00d      	b.n	8a6 <_pm_get_apbb_index+0x56>
	} else if ((uint32_t)module == (uint32_t)DMAC) {
     88a:	687b      	ldr	r3, [r7, #4]
     88c:	4a0b      	ldr	r2, [pc, #44]	; (8bc <_pm_get_apbb_index+0x6c>)
     88e:	4293      	cmp	r3, r2
     890:	d101      	bne.n	896 <_pm_get_apbb_index+0x46>
		return 4;
     892:	2304      	movs	r3, #4
     894:	e007      	b.n	8a6 <_pm_get_apbb_index+0x56>
	}
#ifdef USB
	else if ((uint32_t)module == (uint32_t)USB) {
     896:	687b      	ldr	r3, [r7, #4]
     898:	4a09      	ldr	r2, [pc, #36]	; (8c0 <_pm_get_apbb_index+0x70>)
     89a:	4293      	cmp	r3, r2
     89c:	d101      	bne.n	8a2 <_pm_get_apbb_index+0x52>
		return 5;
     89e:	2305      	movs	r3, #5
     8a0:	e001      	b.n	8a6 <_pm_get_apbb_index+0x56>
	}
#endif

	return ERR_INVALID_ARG;
     8a2:	230d      	movs	r3, #13
     8a4:	425b      	negs	r3, r3
}
     8a6:	0018      	movs	r0, r3
     8a8:	46bd      	mov	sp, r7
     8aa:	b002      	add	sp, #8
     8ac:	bd80      	pop	{r7, pc}
     8ae:	46c0      	nop			; (mov r8, r8)
     8b0:	41002000 	.word	0x41002000
     8b4:	41004000 	.word	0x41004000
     8b8:	41004400 	.word	0x41004400
     8bc:	41004800 	.word	0x41004800
     8c0:	41005000 	.word	0x41005000

000008c4 <_pm_enable_bus_clock>:
 *
 * \param[in] bus A bus to enable clock on
 * \param[in] module A hardware module to enable clock for
 */
static inline void _pm_enable_bus_clock(const enum _pm_bus bus, const void *const module)
{
     8c4:	b580      	push	{r7, lr}
     8c6:	b084      	sub	sp, #16
     8c8:	af00      	add	r7, sp, #0
     8ca:	0002      	movs	r2, r0
     8cc:	6039      	str	r1, [r7, #0]
     8ce:	1dfb      	adds	r3, r7, #7
     8d0:	701a      	strb	r2, [r3, #0]
	uint32_t peripheral = ((uint32_t)module & 0x0000ff00) >> 10;
     8d2:	683b      	ldr	r3, [r7, #0]
     8d4:	0a9b      	lsrs	r3, r3, #10
     8d6:	223f      	movs	r2, #63	; 0x3f
     8d8:	4013      	ands	r3, r2
     8da:	60fb      	str	r3, [r7, #12]

	switch (bus) {
     8dc:	1dfb      	adds	r3, r7, #7
     8de:	781b      	ldrb	r3, [r3, #0]
     8e0:	2b01      	cmp	r3, #1
     8e2:	d01e      	beq.n	922 <_pm_enable_bus_clock+0x5e>
     8e4:	dc02      	bgt.n	8ec <_pm_enable_bus_clock+0x28>
     8e6:	2b00      	cmp	r3, #0
     8e8:	d005      	beq.n	8f6 <_pm_enable_bus_clock+0x32>
     8ea:	e044      	b.n	976 <_pm_enable_bus_clock+0xb2>
     8ec:	2b02      	cmp	r3, #2
     8ee:	d022      	beq.n	936 <_pm_enable_bus_clock+0x72>
     8f0:	2b03      	cmp	r3, #3
     8f2:	d036      	beq.n	962 <_pm_enable_bus_clock+0x9e>
     8f4:	e03f      	b.n	976 <_pm_enable_bus_clock+0xb2>
	case PM_BUS_AHB:
		if (_pm_get_ahb_index(module) >= 0) {
     8f6:	683b      	ldr	r3, [r7, #0]
     8f8:	0018      	movs	r0, r3
     8fa:	4b26      	ldr	r3, [pc, #152]	; (994 <_pm_enable_bus_clock+0xd0>)
     8fc:	4798      	blx	r3
     8fe:	1e03      	subs	r3, r0, #0
     900:	db40      	blt.n	984 <_pm_enable_bus_clock+0xc0>
			peripheral = (uint32_t)_pm_get_ahb_index(module);
     902:	683b      	ldr	r3, [r7, #0]
     904:	0018      	movs	r0, r3
     906:	4b23      	ldr	r3, [pc, #140]	; (994 <_pm_enable_bus_clock+0xd0>)
     908:	4798      	blx	r3
     90a:	0003      	movs	r3, r0
     90c:	60fb      	str	r3, [r7, #12]
			PM->AHBMASK.reg |= 1 << peripheral;
     90e:	4b22      	ldr	r3, [pc, #136]	; (998 <_pm_enable_bus_clock+0xd4>)
     910:	4a21      	ldr	r2, [pc, #132]	; (998 <_pm_enable_bus_clock+0xd4>)
     912:	6952      	ldr	r2, [r2, #20]
     914:	2001      	movs	r0, #1
     916:	68f9      	ldr	r1, [r7, #12]
     918:	4088      	lsls	r0, r1
     91a:	0001      	movs	r1, r0
     91c:	430a      	orrs	r2, r1
     91e:	615a      	str	r2, [r3, #20]
		}
		break;
     920:	e030      	b.n	984 <_pm_enable_bus_clock+0xc0>
	case PM_BUS_APBA:
		PM->APBAMASK.reg |= 1 << peripheral;
     922:	4b1d      	ldr	r3, [pc, #116]	; (998 <_pm_enable_bus_clock+0xd4>)
     924:	4a1c      	ldr	r2, [pc, #112]	; (998 <_pm_enable_bus_clock+0xd4>)
     926:	6992      	ldr	r2, [r2, #24]
     928:	2001      	movs	r0, #1
     92a:	68f9      	ldr	r1, [r7, #12]
     92c:	4088      	lsls	r0, r1
     92e:	0001      	movs	r1, r0
     930:	430a      	orrs	r2, r1
     932:	619a      	str	r2, [r3, #24]
		break;
     934:	e029      	b.n	98a <_pm_enable_bus_clock+0xc6>
	case PM_BUS_APBB:
		if (_pm_get_apbb_index(module) >= 0) {
     936:	683b      	ldr	r3, [r7, #0]
     938:	0018      	movs	r0, r3
     93a:	4b18      	ldr	r3, [pc, #96]	; (99c <_pm_enable_bus_clock+0xd8>)
     93c:	4798      	blx	r3
     93e:	1e03      	subs	r3, r0, #0
     940:	db22      	blt.n	988 <_pm_enable_bus_clock+0xc4>
			peripheral = (uint32_t)_pm_get_apbb_index(module);
     942:	683b      	ldr	r3, [r7, #0]
     944:	0018      	movs	r0, r3
     946:	4b15      	ldr	r3, [pc, #84]	; (99c <_pm_enable_bus_clock+0xd8>)
     948:	4798      	blx	r3
     94a:	0003      	movs	r3, r0
     94c:	60fb      	str	r3, [r7, #12]
			PM->APBBMASK.reg |= 1 << peripheral;
     94e:	4b12      	ldr	r3, [pc, #72]	; (998 <_pm_enable_bus_clock+0xd4>)
     950:	4a11      	ldr	r2, [pc, #68]	; (998 <_pm_enable_bus_clock+0xd4>)
     952:	69d2      	ldr	r2, [r2, #28]
     954:	2001      	movs	r0, #1
     956:	68f9      	ldr	r1, [r7, #12]
     958:	4088      	lsls	r0, r1
     95a:	0001      	movs	r1, r0
     95c:	430a      	orrs	r2, r1
     95e:	61da      	str	r2, [r3, #28]
		}
		break;
     960:	e012      	b.n	988 <_pm_enable_bus_clock+0xc4>
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     962:	4b0d      	ldr	r3, [pc, #52]	; (998 <_pm_enable_bus_clock+0xd4>)
     964:	4a0c      	ldr	r2, [pc, #48]	; (998 <_pm_enable_bus_clock+0xd4>)
     966:	6a12      	ldr	r2, [r2, #32]
     968:	2001      	movs	r0, #1
     96a:	68f9      	ldr	r1, [r7, #12]
     96c:	4088      	lsls	r0, r1
     96e:	0001      	movs	r1, r0
     970:	430a      	orrs	r2, r1
     972:	621a      	str	r2, [r3, #32]
		break;
     974:	e009      	b.n	98a <_pm_enable_bus_clock+0xc6>
	default:
		ASSERT(false);
     976:	4b0a      	ldr	r3, [pc, #40]	; (9a0 <_pm_enable_bus_clock+0xdc>)
     978:	229b      	movs	r2, #155	; 0x9b
     97a:	0019      	movs	r1, r3
     97c:	2000      	movs	r0, #0
     97e:	4b09      	ldr	r3, [pc, #36]	; (9a4 <_pm_enable_bus_clock+0xe0>)
     980:	4798      	blx	r3
		break;
     982:	e002      	b.n	98a <_pm_enable_bus_clock+0xc6>
		break;
     984:	46c0      	nop			; (mov r8, r8)
     986:	e000      	b.n	98a <_pm_enable_bus_clock+0xc6>
		break;
     988:	46c0      	nop			; (mov r8, r8)
	}
}
     98a:	46c0      	nop			; (mov r8, r8)
     98c:	46bd      	mov	sp, r7
     98e:	b004      	add	sp, #16
     990:	bd80      	pop	{r7, pc}
     992:	46c0      	nop			; (mov r8, r8)
     994:	000007dd 	.word	0x000007dd
     998:	40000400 	.word	0x40000400
     99c:	00000851 	.word	0x00000851
     9a0:	00004b30 	.word	0x00004b30
     9a4:	000015e7 	.word	0x000015e7

000009a8 <FLASH_CLOCK_init>:
static uint8_t serial_bsm_buffer[SERIAL_BSM_BUFFER_SIZE];

struct flash_descriptor FLASH;

void FLASH_CLOCK_init(void)
{
     9a8:	b580      	push	{r7, lr}
     9aa:	af00      	add	r7, sp, #0

	_pm_enable_bus_clock(PM_BUS_APBB, NVMCTRL);
     9ac:	4b03      	ldr	r3, [pc, #12]	; (9bc <FLASH_CLOCK_init+0x14>)
     9ae:	0019      	movs	r1, r3
     9b0:	2002      	movs	r0, #2
     9b2:	4b03      	ldr	r3, [pc, #12]	; (9c0 <FLASH_CLOCK_init+0x18>)
     9b4:	4798      	blx	r3
}
     9b6:	46c0      	nop			; (mov r8, r8)
     9b8:	46bd      	mov	sp, r7
     9ba:	bd80      	pop	{r7, pc}
     9bc:	41004000 	.word	0x41004000
     9c0:	000008c5 	.word	0x000008c5

000009c4 <FLASH_init>:

void FLASH_init(void)
{
     9c4:	b580      	push	{r7, lr}
     9c6:	af00      	add	r7, sp, #0
	FLASH_CLOCK_init();
     9c8:	4b05      	ldr	r3, [pc, #20]	; (9e0 <FLASH_init+0x1c>)
     9ca:	4798      	blx	r3
	flash_init(&FLASH, NVMCTRL);
     9cc:	4a05      	ldr	r2, [pc, #20]	; (9e4 <FLASH_init+0x20>)
     9ce:	4b06      	ldr	r3, [pc, #24]	; (9e8 <FLASH_init+0x24>)
     9d0:	0011      	movs	r1, r2
     9d2:	0018      	movs	r0, r3
     9d4:	4b05      	ldr	r3, [pc, #20]	; (9ec <FLASH_init+0x28>)
     9d6:	4798      	blx	r3
}
     9d8:	46c0      	nop			; (mov r8, r8)
     9da:	46bd      	mov	sp, r7
     9dc:	bd80      	pop	{r7, pc}
     9de:	46c0      	nop			; (mov r8, r8)
     9e0:	000009a9 	.word	0x000009a9
     9e4:	41004000 	.word	0x41004000
     9e8:	20000700 	.word	0x20000700
     9ec:	00000bfd 	.word	0x00000bfd

000009f0 <serial_knx_CLOCK_init>:
 * \brief USART Clock initialization function
 *
 * Enables register interface and peripheral clock
 */
void serial_knx_CLOCK_init()
{
     9f0:	b580      	push	{r7, lr}
     9f2:	af00      	add	r7, sp, #0

	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
     9f4:	4b05      	ldr	r3, [pc, #20]	; (a0c <serial_knx_CLOCK_init+0x1c>)
     9f6:	0019      	movs	r1, r3
     9f8:	2003      	movs	r0, #3
     9fa:	4b05      	ldr	r3, [pc, #20]	; (a10 <serial_knx_CLOCK_init+0x20>)
     9fc:	4798      	blx	r3
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
     9fe:	2102      	movs	r1, #2
     a00:	2014      	movs	r0, #20
     a02:	4b04      	ldr	r3, [pc, #16]	; (a14 <serial_knx_CLOCK_init+0x24>)
     a04:	4798      	blx	r3
}
     a06:	46c0      	nop			; (mov r8, r8)
     a08:	46bd      	mov	sp, r7
     a0a:	bd80      	pop	{r7, pc}
     a0c:	42000800 	.word	0x42000800
     a10:	000008c5 	.word	0x000008c5
     a14:	00000785 	.word	0x00000785

00000a18 <serial_knx_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void serial_knx_PORT_init()
{
     a18:	b580      	push	{r7, lr}
     a1a:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);
     a1c:	4b06      	ldr	r3, [pc, #24]	; (a38 <serial_knx_PORT_init+0x20>)
     a1e:	0019      	movs	r1, r3
     a20:	2004      	movs	r0, #4
     a22:	4b06      	ldr	r3, [pc, #24]	; (a3c <serial_knx_PORT_init+0x24>)
     a24:	4798      	blx	r3

	gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
     a26:	4b06      	ldr	r3, [pc, #24]	; (a40 <serial_knx_PORT_init+0x28>)
     a28:	0019      	movs	r1, r3
     a2a:	2005      	movs	r0, #5
     a2c:	4b03      	ldr	r3, [pc, #12]	; (a3c <serial_knx_PORT_init+0x24>)
     a2e:	4798      	blx	r3
}
     a30:	46c0      	nop			; (mov r8, r8)
     a32:	46bd      	mov	sp, r7
     a34:	bd80      	pop	{r7, pc}
     a36:	46c0      	nop			; (mov r8, r8)
     a38:	00040003 	.word	0x00040003
     a3c:	000006cd 	.word	0x000006cd
     a40:	00050003 	.word	0x00050003

00000a44 <serial_knx_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void serial_knx_init(void)
{
     a44:	b590      	push	{r4, r7, lr}
     a46:	b083      	sub	sp, #12
     a48:	af02      	add	r7, sp, #8
	serial_knx_CLOCK_init();
     a4a:	4b08      	ldr	r3, [pc, #32]	; (a6c <serial_knx_init+0x28>)
     a4c:	4798      	blx	r3
	usart_async_init(&serial_knx, SERCOM0, serial_knx_buffer, SERIAL_KNX_BUFFER_SIZE, (void *)NULL);
     a4e:	4a08      	ldr	r2, [pc, #32]	; (a70 <serial_knx_init+0x2c>)
     a50:	4908      	ldr	r1, [pc, #32]	; (a74 <serial_knx_init+0x30>)
     a52:	4809      	ldr	r0, [pc, #36]	; (a78 <serial_knx_init+0x34>)
     a54:	2300      	movs	r3, #0
     a56:	9300      	str	r3, [sp, #0]
     a58:	2310      	movs	r3, #16
     a5a:	4c08      	ldr	r4, [pc, #32]	; (a7c <serial_knx_init+0x38>)
     a5c:	47a0      	blx	r4
	serial_knx_PORT_init();
     a5e:	4b08      	ldr	r3, [pc, #32]	; (a80 <serial_knx_init+0x3c>)
     a60:	4798      	blx	r3
}
     a62:	46c0      	nop			; (mov r8, r8)
     a64:	46bd      	mov	sp, r7
     a66:	b001      	add	sp, #4
     a68:	bd90      	pop	{r4, r7, pc}
     a6a:	46c0      	nop			; (mov r8, r8)
     a6c:	000009f1 	.word	0x000009f1
     a70:	20000470 	.word	0x20000470
     a74:	42000800 	.word	0x42000800
     a78:	2000076c 	.word	0x2000076c
     a7c:	0000116d 	.word	0x0000116d
     a80:	00000a19 	.word	0x00000a19

00000a84 <serial_bsm_CLOCK_init>:
 * \brief USART Clock initialization function
 *
 * Enables register interface and peripheral clock
 */
void serial_bsm_CLOCK_init()
{
     a84:	b580      	push	{r7, lr}
     a86:	af00      	add	r7, sp, #0

	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM3);
     a88:	4b05      	ldr	r3, [pc, #20]	; (aa0 <serial_bsm_CLOCK_init+0x1c>)
     a8a:	0019      	movs	r1, r3
     a8c:	2003      	movs	r0, #3
     a8e:	4b05      	ldr	r3, [pc, #20]	; (aa4 <serial_bsm_CLOCK_init+0x20>)
     a90:	4798      	blx	r3
	_gclk_enable_channel(SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC);
     a92:	2103      	movs	r1, #3
     a94:	2017      	movs	r0, #23
     a96:	4b04      	ldr	r3, [pc, #16]	; (aa8 <serial_bsm_CLOCK_init+0x24>)
     a98:	4798      	blx	r3
}
     a9a:	46c0      	nop			; (mov r8, r8)
     a9c:	46bd      	mov	sp, r7
     a9e:	bd80      	pop	{r7, pc}
     aa0:	42001400 	.word	0x42001400
     aa4:	000008c5 	.word	0x000008c5
     aa8:	00000785 	.word	0x00000785

00000aac <serial_bsm_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void serial_bsm_PORT_init()
{
     aac:	b580      	push	{r7, lr}
     aae:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PA22, PINMUX_PA22C_SERCOM3_PAD0);
     ab0:	4b06      	ldr	r3, [pc, #24]	; (acc <serial_bsm_PORT_init+0x20>)
     ab2:	0019      	movs	r1, r3
     ab4:	2016      	movs	r0, #22
     ab6:	4b06      	ldr	r3, [pc, #24]	; (ad0 <serial_bsm_PORT_init+0x24>)
     ab8:	4798      	blx	r3

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
     aba:	4b06      	ldr	r3, [pc, #24]	; (ad4 <serial_bsm_PORT_init+0x28>)
     abc:	0019      	movs	r1, r3
     abe:	2017      	movs	r0, #23
     ac0:	4b03      	ldr	r3, [pc, #12]	; (ad0 <serial_bsm_PORT_init+0x24>)
     ac2:	4798      	blx	r3
}
     ac4:	46c0      	nop			; (mov r8, r8)
     ac6:	46bd      	mov	sp, r7
     ac8:	bd80      	pop	{r7, pc}
     aca:	46c0      	nop			; (mov r8, r8)
     acc:	00160002 	.word	0x00160002
     ad0:	000006cd 	.word	0x000006cd
     ad4:	00170002 	.word	0x00170002

00000ad8 <serial_bsm_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void serial_bsm_init(void)
{
     ad8:	b590      	push	{r4, r7, lr}
     ada:	b083      	sub	sp, #12
     adc:	af02      	add	r7, sp, #8
	serial_bsm_CLOCK_init();
     ade:	4b08      	ldr	r3, [pc, #32]	; (b00 <serial_bsm_init+0x28>)
     ae0:	4798      	blx	r3
	usart_async_init(&serial_bsm, SERCOM3, serial_bsm_buffer, SERIAL_BSM_BUFFER_SIZE, (void *)NULL);
     ae2:	4a08      	ldr	r2, [pc, #32]	; (b04 <serial_bsm_init+0x2c>)
     ae4:	4908      	ldr	r1, [pc, #32]	; (b08 <serial_bsm_init+0x30>)
     ae6:	4809      	ldr	r0, [pc, #36]	; (b0c <serial_bsm_init+0x34>)
     ae8:	2300      	movs	r3, #0
     aea:	9300      	str	r3, [sp, #0]
     aec:	2310      	movs	r3, #16
     aee:	4c08      	ldr	r4, [pc, #32]	; (b10 <serial_bsm_init+0x38>)
     af0:	47a0      	blx	r4
	serial_bsm_PORT_init();
     af2:	4b08      	ldr	r3, [pc, #32]	; (b14 <serial_bsm_init+0x3c>)
     af4:	4798      	blx	r3
}
     af6:	46c0      	nop			; (mov r8, r8)
     af8:	46bd      	mov	sp, r7
     afa:	b001      	add	sp, #4
     afc:	bd90      	pop	{r4, r7, pc}
     afe:	46c0      	nop			; (mov r8, r8)
     b00:	00000a85 	.word	0x00000a85
     b04:	20000480 	.word	0x20000480
     b08:	42001400 	.word	0x42001400
     b0c:	2000071c 	.word	0x2000071c
     b10:	0000116d 	.word	0x0000116d
     b14:	00000aad 	.word	0x00000aad

00000b18 <TIMER_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_init(void)
{
     b18:	b580      	push	{r7, lr}
     b1a:	af00      	add	r7, sp, #0
	_pm_enable_bus_clock(PM_BUS_APBA, RTC);
     b1c:	4b09      	ldr	r3, [pc, #36]	; (b44 <TIMER_init+0x2c>)
     b1e:	0019      	movs	r1, r3
     b20:	2001      	movs	r0, #1
     b22:	4b09      	ldr	r3, [pc, #36]	; (b48 <TIMER_init+0x30>)
     b24:	4798      	blx	r3
	_gclk_enable_channel(RTC_GCLK_ID, CONF_GCLK_RTC_SRC);
     b26:	2100      	movs	r1, #0
     b28:	2004      	movs	r0, #4
     b2a:	4b08      	ldr	r3, [pc, #32]	; (b4c <TIMER_init+0x34>)
     b2c:	4798      	blx	r3
	timer_init(&TIMER, RTC, _rtc_get_timer());
     b2e:	4b08      	ldr	r3, [pc, #32]	; (b50 <TIMER_init+0x38>)
     b30:	4798      	blx	r3
     b32:	0002      	movs	r2, r0
     b34:	4903      	ldr	r1, [pc, #12]	; (b44 <TIMER_init+0x2c>)
     b36:	4b07      	ldr	r3, [pc, #28]	; (b54 <TIMER_init+0x3c>)
     b38:	0018      	movs	r0, r3
     b3a:	4b07      	ldr	r3, [pc, #28]	; (b58 <TIMER_init+0x40>)
     b3c:	4798      	blx	r3
}
     b3e:	46c0      	nop			; (mov r8, r8)
     b40:	46bd      	mov	sp, r7
     b42:	bd80      	pop	{r7, pc}
     b44:	40001400 	.word	0x40001400
     b48:	000008c5 	.word	0x000008c5
     b4c:	00000785 	.word	0x00000785
     b50:	00002645 	.word	0x00002645
     b54:	200006e4 	.word	0x200006e4
     b58:	00000e35 	.word	0x00000e35

00000b5c <system_init>:

void system_init(void)
{
     b5c:	b580      	push	{r7, lr}
     b5e:	af00      	add	r7, sp, #0
	init_mcu();
     b60:	4b0d      	ldr	r3, [pc, #52]	; (b98 <system_init+0x3c>)
     b62:	4798      	blx	r3

	// GPIO on PB30

	gpio_set_pin_level(myLed,
     b64:	2100      	movs	r1, #0
     b66:	203e      	movs	r0, #62	; 0x3e
     b68:	4b0c      	ldr	r3, [pc, #48]	; (b9c <system_init+0x40>)
     b6a:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(myLed, GPIO_DIRECTION_OUT);
     b6c:	2102      	movs	r1, #2
     b6e:	203e      	movs	r0, #62	; 0x3e
     b70:	4b0b      	ldr	r3, [pc, #44]	; (ba0 <system_init+0x44>)
     b72:	4798      	blx	r3

	gpio_set_pin_function(myLed, GPIO_PIN_FUNCTION_OFF);
     b74:	2301      	movs	r3, #1
     b76:	425b      	negs	r3, r3
     b78:	0019      	movs	r1, r3
     b7a:	203e      	movs	r0, #62	; 0x3e
     b7c:	4b09      	ldr	r3, [pc, #36]	; (ba4 <system_init+0x48>)
     b7e:	4798      	blx	r3

	FLASH_init();
     b80:	4b09      	ldr	r3, [pc, #36]	; (ba8 <system_init+0x4c>)
     b82:	4798      	blx	r3

	serial_knx_init();
     b84:	4b09      	ldr	r3, [pc, #36]	; (bac <system_init+0x50>)
     b86:	4798      	blx	r3
	serial_bsm_init();
     b88:	4b09      	ldr	r3, [pc, #36]	; (bb0 <system_init+0x54>)
     b8a:	4798      	blx	r3

	TIMER_init();
     b8c:	4b09      	ldr	r3, [pc, #36]	; (bb4 <system_init+0x58>)
     b8e:	4798      	blx	r3
}
     b90:	46c0      	nop			; (mov r8, r8)
     b92:	46bd      	mov	sp, r7
     b94:	bd80      	pop	{r7, pc}
     b96:	46c0      	nop			; (mov r8, r8)
     b98:	00000771 	.word	0x00000771
     b9c:	00000731 	.word	0x00000731
     ba0:	000006f1 	.word	0x000006f1
     ba4:	000006cd 	.word	0x000006cd
     ba8:	000009c5 	.word	0x000009c5
     bac:	00000a45 	.word	0x00000a45
     bb0:	00000ad9 	.word	0x00000ad9
     bb4:	00000b19 	.word	0x00000b19

00000bb8 <atomic_enter_critical>:

/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
     bb8:	b580      	push	{r7, lr}
     bba:	b084      	sub	sp, #16
     bbc:	af00      	add	r7, sp, #0
     bbe:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     bc0:	f3ef 8310 	mrs	r3, PRIMASK
     bc4:	60fb      	str	r3, [r7, #12]
  return(result);
     bc6:	68fa      	ldr	r2, [r7, #12]
	*atomic = __get_PRIMASK();
     bc8:	687b      	ldr	r3, [r7, #4]
     bca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     bcc:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     bce:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     bd2:	46c0      	nop			; (mov r8, r8)
     bd4:	46bd      	mov	sp, r7
     bd6:	b004      	add	sp, #16
     bd8:	bd80      	pop	{r7, pc}

00000bda <atomic_leave_critical>:

/**
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
     bda:	b580      	push	{r7, lr}
     bdc:	b084      	sub	sp, #16
     bde:	af00      	add	r7, sp, #0
     be0:	6078      	str	r0, [r7, #4]
     be2:	f3bf 8f5f 	dmb	sy
	__DMB();
	__set_PRIMASK(*atomic);
     be6:	687b      	ldr	r3, [r7, #4]
     be8:	681b      	ldr	r3, [r3, #0]
     bea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     bec:	68fb      	ldr	r3, [r7, #12]
     bee:	f383 8810 	msr	PRIMASK, r3
}
     bf2:	46c0      	nop			; (mov r8, r8)
     bf4:	46bd      	mov	sp, r7
     bf6:	b004      	add	sp, #16
     bf8:	bd80      	pop	{r7, pc}
	...

00000bfc <flash_init>:

/**
 * \brief Initialize the FLASH HAL instance and hardware for callback mode.
 */
int32_t flash_init(struct flash_descriptor *flash, void *const hw)
{
     bfc:	b580      	push	{r7, lr}
     bfe:	b084      	sub	sp, #16
     c00:	af00      	add	r7, sp, #0
     c02:	6078      	str	r0, [r7, #4]
     c04:	6039      	str	r1, [r7, #0]
	int32_t rc;

	ASSERT(flash && hw);
     c06:	687b      	ldr	r3, [r7, #4]
     c08:	2b00      	cmp	r3, #0
     c0a:	d004      	beq.n	c16 <flash_init+0x1a>
     c0c:	683b      	ldr	r3, [r7, #0]
     c0e:	2b00      	cmp	r3, #0
     c10:	d001      	beq.n	c16 <flash_init+0x1a>
     c12:	2301      	movs	r3, #1
     c14:	e000      	b.n	c18 <flash_init+0x1c>
     c16:	2300      	movs	r3, #0
     c18:	1c1a      	adds	r2, r3, #0
     c1a:	2301      	movs	r3, #1
     c1c:	4013      	ands	r3, r2
     c1e:	b2db      	uxtb	r3, r3
     c20:	490e      	ldr	r1, [pc, #56]	; (c5c <flash_init+0x60>)
     c22:	2238      	movs	r2, #56	; 0x38
     c24:	0018      	movs	r0, r3
     c26:	4b0e      	ldr	r3, [pc, #56]	; (c60 <flash_init+0x64>)
     c28:	4798      	blx	r3

	rc = _flash_init(&flash->dev, hw);
     c2a:	687b      	ldr	r3, [r7, #4]
     c2c:	683a      	ldr	r2, [r7, #0]
     c2e:	0011      	movs	r1, r2
     c30:	0018      	movs	r0, r3
     c32:	4b0c      	ldr	r3, [pc, #48]	; (c64 <flash_init+0x68>)
     c34:	4798      	blx	r3
     c36:	0003      	movs	r3, r0
     c38:	60fb      	str	r3, [r7, #12]
	if (rc) {
     c3a:	68fb      	ldr	r3, [r7, #12]
     c3c:	2b00      	cmp	r3, #0
     c3e:	d001      	beq.n	c44 <flash_init+0x48>
		return rc;
     c40:	68fb      	ldr	r3, [r7, #12]
     c42:	e006      	b.n	c52 <flash_init+0x56>
	}

	flash->dev.flash_cb.ready_cb = flash_ready;
     c44:	687b      	ldr	r3, [r7, #4]
     c46:	4a08      	ldr	r2, [pc, #32]	; (c68 <flash_init+0x6c>)
     c48:	601a      	str	r2, [r3, #0]
	flash->dev.flash_cb.error_cb = flash_error;
     c4a:	687b      	ldr	r3, [r7, #4]
     c4c:	4a07      	ldr	r2, [pc, #28]	; (c6c <flash_init+0x70>)
     c4e:	605a      	str	r2, [r3, #4]

	return ERR_NONE;
     c50:	2300      	movs	r3, #0
}
     c52:	0018      	movs	r0, r3
     c54:	46bd      	mov	sp, r7
     c56:	b004      	add	sp, #16
     c58:	bd80      	pop	{r7, pc}
     c5a:	46c0      	nop			; (mov r8, r8)
     c5c:	00004b48 	.word	0x00004b48
     c60:	000015e7 	.word	0x000015e7
     c64:	00001b99 	.word	0x00001b99
     c68:	00000d61 	.word	0x00000d61
     c6c:	00000d87 	.word	0x00000d87

00000c70 <flash_write>:

/**
 * \brief Updates several bytes to the internal Flash
 */
int32_t flash_write(struct flash_descriptor *flash, uint32_t dst_addr, uint8_t *buffer, uint32_t length)
{
     c70:	b590      	push	{r4, r7, lr}
     c72:	b087      	sub	sp, #28
     c74:	af00      	add	r7, sp, #0
     c76:	60f8      	str	r0, [r7, #12]
     c78:	60b9      	str	r1, [r7, #8]
     c7a:	607a      	str	r2, [r7, #4]
     c7c:	603b      	str	r3, [r7, #0]
	ASSERT(flash && buffer && length);
     c7e:	68fb      	ldr	r3, [r7, #12]
     c80:	2b00      	cmp	r3, #0
     c82:	d007      	beq.n	c94 <flash_write+0x24>
     c84:	687b      	ldr	r3, [r7, #4]
     c86:	2b00      	cmp	r3, #0
     c88:	d004      	beq.n	c94 <flash_write+0x24>
     c8a:	683b      	ldr	r3, [r7, #0]
     c8c:	2b00      	cmp	r3, #0
     c8e:	d001      	beq.n	c94 <flash_write+0x24>
     c90:	2301      	movs	r3, #1
     c92:	e000      	b.n	c96 <flash_write+0x26>
     c94:	2300      	movs	r3, #0
     c96:	1c1a      	adds	r2, r3, #0
     c98:	2301      	movs	r3, #1
     c9a:	4013      	ands	r3, r2
     c9c:	b2db      	uxtb	r3, r3
     c9e:	491c      	ldr	r1, [pc, #112]	; (d10 <flash_write+0xa0>)
     ca0:	226a      	movs	r2, #106	; 0x6a
     ca2:	0018      	movs	r0, r3
     ca4:	4b1b      	ldr	r3, [pc, #108]	; (d14 <flash_write+0xa4>)
     ca6:	4798      	blx	r3

	uint32_t page_size   = _flash_get_page_size(&flash->dev);
     ca8:	68fb      	ldr	r3, [r7, #12]
     caa:	0018      	movs	r0, r3
     cac:	4b1a      	ldr	r3, [pc, #104]	; (d18 <flash_write+0xa8>)
     cae:	4798      	blx	r3
     cb0:	0003      	movs	r3, r0
     cb2:	617b      	str	r3, [r7, #20]
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
     cb4:	68fb      	ldr	r3, [r7, #12]
     cb6:	0018      	movs	r0, r3
     cb8:	4b18      	ldr	r3, [pc, #96]	; (d1c <flash_write+0xac>)
     cba:	4798      	blx	r3
     cbc:	0003      	movs	r3, r0
     cbe:	613b      	str	r3, [r7, #16]

	/* Check if the address is valid */
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
     cc0:	697b      	ldr	r3, [r7, #20]
     cc2:	693a      	ldr	r2, [r7, #16]
     cc4:	435a      	muls	r2, r3
     cc6:	68bb      	ldr	r3, [r7, #8]
     cc8:	429a      	cmp	r2, r3
     cca:	d307      	bcc.n	cdc <flash_write+0x6c>
     ccc:	68ba      	ldr	r2, [r7, #8]
     cce:	683b      	ldr	r3, [r7, #0]
     cd0:	18d2      	adds	r2, r2, r3
     cd2:	697b      	ldr	r3, [r7, #20]
     cd4:	6939      	ldr	r1, [r7, #16]
     cd6:	434b      	muls	r3, r1
     cd8:	429a      	cmp	r2, r3
     cda:	d902      	bls.n	ce2 <flash_write+0x72>
		return ERR_BAD_ADDRESS;
     cdc:	230e      	movs	r3, #14
     cde:	425b      	negs	r3, r3
     ce0:	e011      	b.n	d06 <flash_write+0x96>
	}

	if (_flash_is_locked(&flash->dev, dst_addr)) {
     ce2:	68fb      	ldr	r3, [r7, #12]
     ce4:	68ba      	ldr	r2, [r7, #8]
     ce6:	0011      	movs	r1, r2
     ce8:	0018      	movs	r0, r3
     cea:	4b0d      	ldr	r3, [pc, #52]	; (d20 <flash_write+0xb0>)
     cec:	4798      	blx	r3
     cee:	1e03      	subs	r3, r0, #0
     cf0:	d002      	beq.n	cf8 <flash_write+0x88>
		return ERR_DENIED;
     cf2:	2311      	movs	r3, #17
     cf4:	425b      	negs	r3, r3
     cf6:	e006      	b.n	d06 <flash_write+0x96>
	}

	_flash_write(&flash->dev, dst_addr, buffer, length);
     cf8:	68f8      	ldr	r0, [r7, #12]
     cfa:	683b      	ldr	r3, [r7, #0]
     cfc:	687a      	ldr	r2, [r7, #4]
     cfe:	68b9      	ldr	r1, [r7, #8]
     d00:	4c08      	ldr	r4, [pc, #32]	; (d24 <flash_write+0xb4>)
     d02:	47a0      	blx	r4

	return ERR_NONE;
     d04:	2300      	movs	r3, #0
}
     d06:	0018      	movs	r0, r3
     d08:	46bd      	mov	sp, r7
     d0a:	b007      	add	sp, #28
     d0c:	bd90      	pop	{r4, r7, pc}
     d0e:	46c0      	nop			; (mov r8, r8)
     d10:	00004b48 	.word	0x00004b48
     d14:	000015e7 	.word	0x000015e7
     d18:	00001c45 	.word	0x00001c45
     d1c:	00001c57 	.word	0x00001c57
     d20:	00001f51 	.word	0x00001f51
     d24:	00001d41 	.word	0x00001d41

00000d28 <flash_get_page_size>:

/**
 * \brief Get the flash page size.
 */
uint32_t flash_get_page_size(struct flash_descriptor *flash)
{
     d28:	b580      	push	{r7, lr}
     d2a:	b082      	sub	sp, #8
     d2c:	af00      	add	r7, sp, #0
     d2e:	6078      	str	r0, [r7, #4]
	ASSERT(flash);
     d30:	687b      	ldr	r3, [r7, #4]
     d32:	1e5a      	subs	r2, r3, #1
     d34:	4193      	sbcs	r3, r2
     d36:	b2db      	uxtb	r3, r3
     d38:	4906      	ldr	r1, [pc, #24]	; (d54 <flash_get_page_size+0x2c>)
     d3a:	22f7      	movs	r2, #247	; 0xf7
     d3c:	0018      	movs	r0, r3
     d3e:	4b06      	ldr	r3, [pc, #24]	; (d58 <flash_get_page_size+0x30>)
     d40:	4798      	blx	r3
	return _flash_get_page_size(&flash->dev);
     d42:	687b      	ldr	r3, [r7, #4]
     d44:	0018      	movs	r0, r3
     d46:	4b05      	ldr	r3, [pc, #20]	; (d5c <flash_get_page_size+0x34>)
     d48:	4798      	blx	r3
     d4a:	0003      	movs	r3, r0
}
     d4c:	0018      	movs	r0, r3
     d4e:	46bd      	mov	sp, r7
     d50:	b002      	add	sp, #8
     d52:	bd80      	pop	{r7, pc}
     d54:	00004b48 	.word	0x00004b48
     d58:	000015e7 	.word	0x000015e7
     d5c:	00001c45 	.word	0x00001c45

00000d60 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
     d60:	b580      	push	{r7, lr}
     d62:	b084      	sub	sp, #16
     d64:	af00      	add	r7, sp, #0
     d66:	6078      	str	r0, [r7, #4]
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
     d68:	687b      	ldr	r3, [r7, #4]
     d6a:	60fb      	str	r3, [r7, #12]
	if (descr->callbacks.cb_ready) {
     d6c:	68fb      	ldr	r3, [r7, #12]
     d6e:	695b      	ldr	r3, [r3, #20]
     d70:	2b00      	cmp	r3, #0
     d72:	d004      	beq.n	d7e <flash_ready+0x1e>
		descr->callbacks.cb_ready(descr);
     d74:	68fb      	ldr	r3, [r7, #12]
     d76:	695b      	ldr	r3, [r3, #20]
     d78:	68fa      	ldr	r2, [r7, #12]
     d7a:	0010      	movs	r0, r2
     d7c:	4798      	blx	r3
	}
}
     d7e:	46c0      	nop			; (mov r8, r8)
     d80:	46bd      	mov	sp, r7
     d82:	b004      	add	sp, #16
     d84:	bd80      	pop	{r7, pc}

00000d86 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
     d86:	b580      	push	{r7, lr}
     d88:	b084      	sub	sp, #16
     d8a:	af00      	add	r7, sp, #0
     d8c:	6078      	str	r0, [r7, #4]
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
     d8e:	687b      	ldr	r3, [r7, #4]
     d90:	60fb      	str	r3, [r7, #12]
	if (descr->callbacks.cb_error) {
     d92:	68fb      	ldr	r3, [r7, #12]
     d94:	699b      	ldr	r3, [r3, #24]
     d96:	2b00      	cmp	r3, #0
     d98:	d004      	beq.n	da4 <flash_error+0x1e>
		descr->callbacks.cb_error(descr);
     d9a:	68fb      	ldr	r3, [r7, #12]
     d9c:	699b      	ldr	r3, [r3, #24]
     d9e:	68fa      	ldr	r2, [r7, #12]
     da0:	0010      	movs	r0, r2
     da2:	4798      	blx	r3
	}
}
     da4:	46c0      	nop			; (mov r8, r8)
     da6:	46bd      	mov	sp, r7
     da8:	b004      	add	sp, #16
     daa:	bd80      	pop	{r7, pc}

00000dac <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     dac:	b580      	push	{r7, lr}
     dae:	b084      	sub	sp, #16
     db0:	af00      	add	r7, sp, #0
     db2:	60f8      	str	r0, [r7, #12]
     db4:	60b9      	str	r1, [r7, #8]
     db6:	1dbb      	adds	r3, r7, #6
     db8:	801a      	strh	r2, [r3, #0]
	ASSERT(io_descr && buf);
     dba:	68fb      	ldr	r3, [r7, #12]
     dbc:	2b00      	cmp	r3, #0
     dbe:	d004      	beq.n	dca <io_read+0x1e>
     dc0:	68bb      	ldr	r3, [r7, #8]
     dc2:	2b00      	cmp	r3, #0
     dc4:	d001      	beq.n	dca <io_read+0x1e>
     dc6:	2301      	movs	r3, #1
     dc8:	e000      	b.n	dcc <io_read+0x20>
     dca:	2300      	movs	r3, #0
     dcc:	1c1a      	adds	r2, r3, #0
     dce:	2301      	movs	r3, #1
     dd0:	4013      	ands	r3, r2
     dd2:	b2db      	uxtb	r3, r3
     dd4:	4908      	ldr	r1, [pc, #32]	; (df8 <io_read+0x4c>)
     dd6:	223d      	movs	r2, #61	; 0x3d
     dd8:	0018      	movs	r0, r3
     dda:	4b08      	ldr	r3, [pc, #32]	; (dfc <io_read+0x50>)
     ddc:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     dde:	68fb      	ldr	r3, [r7, #12]
     de0:	685b      	ldr	r3, [r3, #4]
     de2:	1dba      	adds	r2, r7, #6
     de4:	8812      	ldrh	r2, [r2, #0]
     de6:	68b9      	ldr	r1, [r7, #8]
     de8:	68f8      	ldr	r0, [r7, #12]
     dea:	4798      	blx	r3
     dec:	0003      	movs	r3, r0
}
     dee:	0018      	movs	r0, r3
     df0:	46bd      	mov	sp, r7
     df2:	b004      	add	sp, #16
     df4:	bd80      	pop	{r7, pc}
     df6:	46c0      	nop			; (mov r8, r8)
     df8:	00004b60 	.word	0x00004b60
     dfc:	000015e7 	.word	0x000015e7

00000e00 <list_get_head>:
 *
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
     e00:	b580      	push	{r7, lr}
     e02:	b082      	sub	sp, #8
     e04:	af00      	add	r7, sp, #0
     e06:	6078      	str	r0, [r7, #4]
	return (void *)list->head;
     e08:	687b      	ldr	r3, [r7, #4]
     e0a:	681b      	ldr	r3, [r3, #0]
}
     e0c:	0018      	movs	r0, r3
     e0e:	46bd      	mov	sp, r7
     e10:	b002      	add	sp, #8
     e12:	bd80      	pop	{r7, pc}

00000e14 <list_get_next_element>:
 *
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
     e14:	b580      	push	{r7, lr}
     e16:	b082      	sub	sp, #8
     e18:	af00      	add	r7, sp, #0
     e1a:	6078      	str	r0, [r7, #4]
	return element ? ((struct list_element *)element)->next : NULL;
     e1c:	687b      	ldr	r3, [r7, #4]
     e1e:	2b00      	cmp	r3, #0
     e20:	d002      	beq.n	e28 <list_get_next_element+0x14>
     e22:	687b      	ldr	r3, [r7, #4]
     e24:	681b      	ldr	r3, [r3, #0]
     e26:	e000      	b.n	e2a <list_get_next_element+0x16>
     e28:	2300      	movs	r3, #0
}
     e2a:	0018      	movs	r0, r3
     e2c:	46bd      	mov	sp, r7
     e2e:	b002      	add	sp, #8
     e30:	bd80      	pop	{r7, pc}
	...

00000e34 <timer_init>:

/**
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr, void *const hw, struct _timer_hpl_interface *const func)
{
     e34:	b580      	push	{r7, lr}
     e36:	b084      	sub	sp, #16
     e38:	af00      	add	r7, sp, #0
     e3a:	60f8      	str	r0, [r7, #12]
     e3c:	60b9      	str	r1, [r7, #8]
     e3e:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     e40:	68fb      	ldr	r3, [r7, #12]
     e42:	2b00      	cmp	r3, #0
     e44:	d004      	beq.n	e50 <timer_init+0x1c>
     e46:	68bb      	ldr	r3, [r7, #8]
     e48:	2b00      	cmp	r3, #0
     e4a:	d001      	beq.n	e50 <timer_init+0x1c>
     e4c:	2301      	movs	r3, #1
     e4e:	e000      	b.n	e52 <timer_init+0x1e>
     e50:	2300      	movs	r3, #0
     e52:	1c1a      	adds	r2, r3, #0
     e54:	2301      	movs	r3, #1
     e56:	4013      	ands	r3, r2
     e58:	b2db      	uxtb	r3, r3
     e5a:	490b      	ldr	r1, [pc, #44]	; (e88 <timer_init+0x54>)
     e5c:	223b      	movs	r2, #59	; 0x3b
     e5e:	0018      	movs	r0, r3
     e60:	4b0a      	ldr	r3, [pc, #40]	; (e8c <timer_init+0x58>)
     e62:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     e64:	68fb      	ldr	r3, [r7, #12]
     e66:	68ba      	ldr	r2, [r7, #8]
     e68:	0011      	movs	r1, r2
     e6a:	0018      	movs	r0, r3
     e6c:	4b08      	ldr	r3, [pc, #32]	; (e90 <timer_init+0x5c>)
     e6e:	4798      	blx	r3
	descr->time                           = 0;
     e70:	68fb      	ldr	r3, [r7, #12]
     e72:	2200      	movs	r2, #0
     e74:	611a      	str	r2, [r3, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     e76:	68fb      	ldr	r3, [r7, #12]
     e78:	4a06      	ldr	r2, [pc, #24]	; (e94 <timer_init+0x60>)
     e7a:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     e7c:	2300      	movs	r3, #0
}
     e7e:	0018      	movs	r0, r3
     e80:	46bd      	mov	sp, r7
     e82:	b004      	add	sp, #16
     e84:	bd80      	pop	{r7, pc}
     e86:	46c0      	nop			; (mov r8, r8)
     e88:	00004b74 	.word	0x00004b74
     e8c:	000015e7 	.word	0x000015e7
     e90:	00002499 	.word	0x00002499
     e94:	000010a9 	.word	0x000010a9

00000e98 <timer_start>:

/**
 * \brief Start timer
 */
int32_t timer_start(struct timer_descriptor *const descr)
{
     e98:	b580      	push	{r7, lr}
     e9a:	b082      	sub	sp, #8
     e9c:	af00      	add	r7, sp, #0
     e9e:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     ea0:	687b      	ldr	r3, [r7, #4]
     ea2:	1e5a      	subs	r2, r3, #1
     ea4:	4193      	sbcs	r3, r2
     ea6:	b2db      	uxtb	r3, r3
     ea8:	490b      	ldr	r1, [pc, #44]	; (ed8 <timer_start+0x40>)
     eaa:	2253      	movs	r2, #83	; 0x53
     eac:	0018      	movs	r0, r3
     eae:	4b0b      	ldr	r3, [pc, #44]	; (edc <timer_start+0x44>)
     eb0:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
     eb2:	687b      	ldr	r3, [r7, #4]
     eb4:	0018      	movs	r0, r3
     eb6:	4b0a      	ldr	r3, [pc, #40]	; (ee0 <timer_start+0x48>)
     eb8:	4798      	blx	r3
     eba:	1e03      	subs	r3, r0, #0
     ebc:	d002      	beq.n	ec4 <timer_start+0x2c>
		return ERR_DENIED;
     ebe:	2311      	movs	r3, #17
     ec0:	425b      	negs	r3, r3
     ec2:	e004      	b.n	ece <timer_start+0x36>
	}
	_timer_start(&descr->device);
     ec4:	687b      	ldr	r3, [r7, #4]
     ec6:	0018      	movs	r0, r3
     ec8:	4b06      	ldr	r3, [pc, #24]	; (ee4 <timer_start+0x4c>)
     eca:	4798      	blx	r3

	return ERR_NONE;
     ecc:	2300      	movs	r3, #0
}
     ece:	0018      	movs	r0, r3
     ed0:	46bd      	mov	sp, r7
     ed2:	b002      	add	sp, #8
     ed4:	bd80      	pop	{r7, pc}
     ed6:	46c0      	nop			; (mov r8, r8)
     ed8:	00004b74 	.word	0x00004b74
     edc:	000015e7 	.word	0x000015e7
     ee0:	000025c1 	.word	0x000025c1
     ee4:	0000254d 	.word	0x0000254d

00000ee8 <timer_add_task>:

/**
 * \brief Add timer task
 */
int32_t timer_add_task(struct timer_descriptor *const descr, struct timer_task *const task)
{
     ee8:	b580      	push	{r7, lr}
     eea:	b084      	sub	sp, #16
     eec:	af00      	add	r7, sp, #0
     eee:	6078      	str	r0, [r7, #4]
     ef0:	6039      	str	r1, [r7, #0]
	ASSERT(descr && task);
     ef2:	687b      	ldr	r3, [r7, #4]
     ef4:	2b00      	cmp	r3, #0
     ef6:	d004      	beq.n	f02 <timer_add_task+0x1a>
     ef8:	683b      	ldr	r3, [r7, #0]
     efa:	2b00      	cmp	r3, #0
     efc:	d001      	beq.n	f02 <timer_add_task+0x1a>
     efe:	2301      	movs	r3, #1
     f00:	e000      	b.n	f04 <timer_add_task+0x1c>
     f02:	2300      	movs	r3, #0
     f04:	1c1a      	adds	r2, r3, #0
     f06:	2301      	movs	r3, #1
     f08:	4013      	ands	r3, r2
     f0a:	b2db      	uxtb	r3, r3
     f0c:	492e      	ldr	r1, [pc, #184]	; (fc8 <timer_add_task+0xe0>)
     f0e:	227a      	movs	r2, #122	; 0x7a
     f10:	0018      	movs	r0, r3
     f12:	4b2e      	ldr	r3, [pc, #184]	; (fcc <timer_add_task+0xe4>)
     f14:	4798      	blx	r3

	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
     f16:	687b      	ldr	r3, [r7, #4]
     f18:	7e1b      	ldrb	r3, [r3, #24]
     f1a:	b2db      	uxtb	r3, r3
     f1c:	2201      	movs	r2, #1
     f1e:	4313      	orrs	r3, r2
     f20:	b2da      	uxtb	r2, r3
     f22:	687b      	ldr	r3, [r7, #4]
     f24:	761a      	strb	r2, [r3, #24]
	if (is_list_element(&descr->tasks, task)) {
     f26:	687b      	ldr	r3, [r7, #4]
     f28:	3314      	adds	r3, #20
     f2a:	683a      	ldr	r2, [r7, #0]
     f2c:	0011      	movs	r1, r2
     f2e:	0018      	movs	r0, r3
     f30:	4b27      	ldr	r3, [pc, #156]	; (fd0 <timer_add_task+0xe8>)
     f32:	4798      	blx	r3
     f34:	1e03      	subs	r3, r0, #0
     f36:	d010      	beq.n	f5a <timer_add_task+0x72>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     f38:	687b      	ldr	r3, [r7, #4]
     f3a:	7e1b      	ldrb	r3, [r3, #24]
     f3c:	b2db      	uxtb	r3, r3
     f3e:	2201      	movs	r2, #1
     f40:	4393      	bics	r3, r2
     f42:	b2da      	uxtb	r2, r3
     f44:	687b      	ldr	r3, [r7, #4]
     f46:	761a      	strb	r2, [r3, #24]
		ASSERT(false);
     f48:	4b1f      	ldr	r3, [pc, #124]	; (fc8 <timer_add_task+0xe0>)
     f4a:	227f      	movs	r2, #127	; 0x7f
     f4c:	0019      	movs	r1, r3
     f4e:	2000      	movs	r0, #0
     f50:	4b1e      	ldr	r3, [pc, #120]	; (fcc <timer_add_task+0xe4>)
     f52:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
     f54:	2312      	movs	r3, #18
     f56:	425b      	negs	r3, r3
     f58:	e032      	b.n	fc0 <timer_add_task+0xd8>
	}
	task->time_label = descr->time;
     f5a:	687b      	ldr	r3, [r7, #4]
     f5c:	691a      	ldr	r2, [r3, #16]
     f5e:	683b      	ldr	r3, [r7, #0]
     f60:	605a      	str	r2, [r3, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
     f62:	687b      	ldr	r3, [r7, #4]
     f64:	3314      	adds	r3, #20
     f66:	0018      	movs	r0, r3
     f68:	687b      	ldr	r3, [r7, #4]
     f6a:	691a      	ldr	r2, [r3, #16]
     f6c:	683b      	ldr	r3, [r7, #0]
     f6e:	0019      	movs	r1, r3
     f70:	4b18      	ldr	r3, [pc, #96]	; (fd4 <timer_add_task+0xec>)
     f72:	4798      	blx	r3

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     f74:	687b      	ldr	r3, [r7, #4]
     f76:	7e1b      	ldrb	r3, [r3, #24]
     f78:	b2db      	uxtb	r3, r3
     f7a:	2201      	movs	r2, #1
     f7c:	4393      	bics	r3, r2
     f7e:	b2da      	uxtb	r2, r3
     f80:	687b      	ldr	r3, [r7, #4]
     f82:	761a      	strb	r2, [r3, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
     f84:	687b      	ldr	r3, [r7, #4]
     f86:	7e1b      	ldrb	r3, [r3, #24]
     f88:	b2db      	uxtb	r3, r3
     f8a:	001a      	movs	r2, r3
     f8c:	2302      	movs	r3, #2
     f8e:	4013      	ands	r3, r2
     f90:	d015      	beq.n	fbe <timer_add_task+0xd6>
		CRITICAL_SECTION_ENTER()
     f92:	230c      	movs	r3, #12
     f94:	18fb      	adds	r3, r7, r3
     f96:	0018      	movs	r0, r3
     f98:	4b0f      	ldr	r3, [pc, #60]	; (fd8 <timer_add_task+0xf0>)
     f9a:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
     f9c:	687b      	ldr	r3, [r7, #4]
     f9e:	7e1b      	ldrb	r3, [r3, #24]
     fa0:	b2db      	uxtb	r3, r3
     fa2:	2202      	movs	r2, #2
     fa4:	4393      	bics	r3, r2
     fa6:	b2da      	uxtb	r2, r3
     fa8:	687b      	ldr	r3, [r7, #4]
     faa:	761a      	strb	r2, [r3, #24]
		_timer_set_irq(&descr->device);
     fac:	687b      	ldr	r3, [r7, #4]
     fae:	0018      	movs	r0, r3
     fb0:	4b0a      	ldr	r3, [pc, #40]	; (fdc <timer_add_task+0xf4>)
     fb2:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
     fb4:	230c      	movs	r3, #12
     fb6:	18fb      	adds	r3, r7, r3
     fb8:	0018      	movs	r0, r3
     fba:	4b09      	ldr	r3, [pc, #36]	; (fe0 <timer_add_task+0xf8>)
     fbc:	4798      	blx	r3
	}

	return ERR_NONE;
     fbe:	2300      	movs	r3, #0
}
     fc0:	0018      	movs	r0, r3
     fc2:	46bd      	mov	sp, r7
     fc4:	b004      	add	sp, #16
     fc6:	bd80      	pop	{r7, pc}
     fc8:	00004b74 	.word	0x00004b74
     fcc:	000015e7 	.word	0x000015e7
     fd0:	00001613 	.word	0x00001613
     fd4:	00000fe5 	.word	0x00000fe5
     fd8:	00000bb9 	.word	0x00000bb9
     fdc:	000025e1 	.word	0x000025e1
     fe0:	00000bdb 	.word	0x00000bdb

00000fe4 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
     fe4:	b580      	push	{r7, lr}
     fe6:	b088      	sub	sp, #32
     fe8:	af00      	add	r7, sp, #0
     fea:	60f8      	str	r0, [r7, #12]
     fec:	60b9      	str	r1, [r7, #8]
     fee:	607a      	str	r2, [r7, #4]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
     ff0:	2300      	movs	r3, #0
     ff2:	61bb      	str	r3, [r7, #24]
     ff4:	68fb      	ldr	r3, [r7, #12]
     ff6:	0018      	movs	r0, r3
     ff8:	4b27      	ldr	r3, [pc, #156]	; (1098 <timer_add_timer_task+0xb4>)
     ffa:	4798      	blx	r3
     ffc:	0003      	movs	r3, r0
     ffe:	613b      	str	r3, [r7, #16]

	if (!head) {
    1000:	693b      	ldr	r3, [r7, #16]
    1002:	2b00      	cmp	r3, #0
    1004:	d106      	bne.n	1014 <timer_add_timer_task+0x30>
		list_insert_as_head(list, new_task);
    1006:	68ba      	ldr	r2, [r7, #8]
    1008:	68fb      	ldr	r3, [r7, #12]
    100a:	0011      	movs	r1, r2
    100c:	0018      	movs	r0, r3
    100e:	4b23      	ldr	r3, [pc, #140]	; (109c <timer_add_timer_task+0xb8>)
    1010:	4798      	blx	r3
		return;
    1012:	e03d      	b.n	1090 <timer_add_timer_task+0xac>
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1014:	693b      	ldr	r3, [r7, #16]
    1016:	61fb      	str	r3, [r7, #28]
    1018:	e024      	b.n	1064 <timer_add_timer_task+0x80>
		uint32_t time_left;

		if (it->time_label <= time) {
    101a:	69fb      	ldr	r3, [r7, #28]
    101c:	685a      	ldr	r2, [r3, #4]
    101e:	687b      	ldr	r3, [r7, #4]
    1020:	429a      	cmp	r2, r3
    1022:	d808      	bhi.n	1036 <timer_add_timer_task+0x52>
			time_left = it->interval - (time - it->time_label);
    1024:	69fb      	ldr	r3, [r7, #28]
    1026:	689a      	ldr	r2, [r3, #8]
    1028:	69fb      	ldr	r3, [r7, #28]
    102a:	6859      	ldr	r1, [r3, #4]
    102c:	687b      	ldr	r3, [r7, #4]
    102e:	1acb      	subs	r3, r1, r3
    1030:	18d3      	adds	r3, r2, r3
    1032:	617b      	str	r3, [r7, #20]
    1034:	e009      	b.n	104a <timer_add_timer_task+0x66>
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1036:	69fb      	ldr	r3, [r7, #28]
    1038:	689a      	ldr	r2, [r3, #8]
    103a:	69fb      	ldr	r3, [r7, #28]
    103c:	685b      	ldr	r3, [r3, #4]
    103e:	18d2      	adds	r2, r2, r3
    1040:	687b      	ldr	r3, [r7, #4]
    1042:	425b      	negs	r3, r3
    1044:	18d3      	adds	r3, r2, r3
    1046:	3301      	adds	r3, #1
    1048:	617b      	str	r3, [r7, #20]
		}
		if (time_left >= new_task->interval)
    104a:	68bb      	ldr	r3, [r7, #8]
    104c:	689a      	ldr	r2, [r3, #8]
    104e:	697b      	ldr	r3, [r7, #20]
    1050:	429a      	cmp	r2, r3
    1052:	d90b      	bls.n	106c <timer_add_timer_task+0x88>
			break;
		prev = it;
    1054:	69fb      	ldr	r3, [r7, #28]
    1056:	61bb      	str	r3, [r7, #24]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1058:	69fb      	ldr	r3, [r7, #28]
    105a:	0018      	movs	r0, r3
    105c:	4b10      	ldr	r3, [pc, #64]	; (10a0 <timer_add_timer_task+0xbc>)
    105e:	4798      	blx	r3
    1060:	0003      	movs	r3, r0
    1062:	61fb      	str	r3, [r7, #28]
    1064:	69fb      	ldr	r3, [r7, #28]
    1066:	2b00      	cmp	r3, #0
    1068:	d1d7      	bne.n	101a <timer_add_timer_task+0x36>
    106a:	e000      	b.n	106e <timer_add_timer_task+0x8a>
			break;
    106c:	46c0      	nop			; (mov r8, r8)
	}

	if (it == head) {
    106e:	69fa      	ldr	r2, [r7, #28]
    1070:	693b      	ldr	r3, [r7, #16]
    1072:	429a      	cmp	r2, r3
    1074:	d106      	bne.n	1084 <timer_add_timer_task+0xa0>
		list_insert_as_head(list, new_task);
    1076:	68ba      	ldr	r2, [r7, #8]
    1078:	68fb      	ldr	r3, [r7, #12]
    107a:	0011      	movs	r1, r2
    107c:	0018      	movs	r0, r3
    107e:	4b07      	ldr	r3, [pc, #28]	; (109c <timer_add_timer_task+0xb8>)
    1080:	4798      	blx	r3
    1082:	e005      	b.n	1090 <timer_add_timer_task+0xac>
	} else {
		list_insert_after(prev, new_task);
    1084:	68ba      	ldr	r2, [r7, #8]
    1086:	69bb      	ldr	r3, [r7, #24]
    1088:	0011      	movs	r1, r2
    108a:	0018      	movs	r0, r3
    108c:	4b05      	ldr	r3, [pc, #20]	; (10a4 <timer_add_timer_task+0xc0>)
    108e:	4798      	blx	r3
	}
}
    1090:	46bd      	mov	sp, r7
    1092:	b008      	add	sp, #32
    1094:	bd80      	pop	{r7, pc}
    1096:	46c0      	nop			; (mov r8, r8)
    1098:	00000e01 	.word	0x00000e01
    109c:	00001649 	.word	0x00001649
    10a0:	00000e15 	.word	0x00000e15
    10a4:	000016a1 	.word	0x000016a1

000010a8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    10a8:	b580      	push	{r7, lr}
    10aa:	b086      	sub	sp, #24
    10ac:	af00      	add	r7, sp, #0
    10ae:	6078      	str	r0, [r7, #4]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
    10b0:	687b      	ldr	r3, [r7, #4]
    10b2:	613b      	str	r3, [r7, #16]
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
    10b4:	693b      	ldr	r3, [r7, #16]
    10b6:	3314      	adds	r3, #20
    10b8:	0018      	movs	r0, r3
    10ba:	4b29      	ldr	r3, [pc, #164]	; (1160 <timer_process_counted+0xb8>)
    10bc:	4798      	blx	r3
    10be:	0003      	movs	r3, r0
    10c0:	617b      	str	r3, [r7, #20]
	uint32_t                 time  = ++timer->time;
    10c2:	693b      	ldr	r3, [r7, #16]
    10c4:	691b      	ldr	r3, [r3, #16]
    10c6:	1c5a      	adds	r2, r3, #1
    10c8:	693b      	ldr	r3, [r7, #16]
    10ca:	611a      	str	r2, [r3, #16]
    10cc:	693b      	ldr	r3, [r7, #16]
    10ce:	691b      	ldr	r3, [r3, #16]
    10d0:	60fb      	str	r3, [r7, #12]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    10d2:	693b      	ldr	r3, [r7, #16]
    10d4:	7e1b      	ldrb	r3, [r3, #24]
    10d6:	b2db      	uxtb	r3, r3
    10d8:	001a      	movs	r2, r3
    10da:	2301      	movs	r3, #1
    10dc:	4013      	ands	r3, r2
    10de:	d106      	bne.n	10ee <timer_process_counted+0x46>
    10e0:	693b      	ldr	r3, [r7, #16]
    10e2:	7e1b      	ldrb	r3, [r3, #24]
    10e4:	b2db      	uxtb	r3, r3
    10e6:	001a      	movs	r2, r3
    10e8:	2302      	movs	r3, #2
    10ea:	4013      	ands	r3, r2
    10ec:	d029      	beq.n	1142 <timer_process_counted+0x9a>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    10ee:	693b      	ldr	r3, [r7, #16]
    10f0:	7e1b      	ldrb	r3, [r3, #24]
    10f2:	b2db      	uxtb	r3, r3
    10f4:	2202      	movs	r2, #2
    10f6:	4313      	orrs	r3, r2
    10f8:	b2da      	uxtb	r2, r3
    10fa:	693b      	ldr	r3, [r7, #16]
    10fc:	761a      	strb	r2, [r3, #24]
		return;
    10fe:	e02b      	b.n	1158 <timer_process_counted+0xb0>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;
    1100:	697b      	ldr	r3, [r7, #20]
    1102:	60bb      	str	r3, [r7, #8]

		list_remove_head(&timer->tasks);
    1104:	693b      	ldr	r3, [r7, #16]
    1106:	3314      	adds	r3, #20
    1108:	0018      	movs	r0, r3
    110a:	4b16      	ldr	r3, [pc, #88]	; (1164 <timer_process_counted+0xbc>)
    110c:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    110e:	68bb      	ldr	r3, [r7, #8]
    1110:	7c1b      	ldrb	r3, [r3, #16]
    1112:	2b01      	cmp	r3, #1
    1114:	d109      	bne.n	112a <timer_process_counted+0x82>
			tmp->time_label = time;
    1116:	68bb      	ldr	r3, [r7, #8]
    1118:	68fa      	ldr	r2, [r7, #12]
    111a:	605a      	str	r2, [r3, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    111c:	693b      	ldr	r3, [r7, #16]
    111e:	3314      	adds	r3, #20
    1120:	68fa      	ldr	r2, [r7, #12]
    1122:	68b9      	ldr	r1, [r7, #8]
    1124:	0018      	movs	r0, r3
    1126:	4b10      	ldr	r3, [pc, #64]	; (1168 <timer_process_counted+0xc0>)
    1128:	4798      	blx	r3
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    112a:	693b      	ldr	r3, [r7, #16]
    112c:	3314      	adds	r3, #20
    112e:	0018      	movs	r0, r3
    1130:	4b0b      	ldr	r3, [pc, #44]	; (1160 <timer_process_counted+0xb8>)
    1132:	4798      	blx	r3
    1134:	0003      	movs	r3, r0
    1136:	617b      	str	r3, [r7, #20]

		tmp->cb(tmp);
    1138:	68bb      	ldr	r3, [r7, #8]
    113a:	68db      	ldr	r3, [r3, #12]
    113c:	68ba      	ldr	r2, [r7, #8]
    113e:	0010      	movs	r0, r2
    1140:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1142:	697b      	ldr	r3, [r7, #20]
    1144:	2b00      	cmp	r3, #0
    1146:	d007      	beq.n	1158 <timer_process_counted+0xb0>
    1148:	697b      	ldr	r3, [r7, #20]
    114a:	685b      	ldr	r3, [r3, #4]
    114c:	68fa      	ldr	r2, [r7, #12]
    114e:	1ad2      	subs	r2, r2, r3
    1150:	697b      	ldr	r3, [r7, #20]
    1152:	689b      	ldr	r3, [r3, #8]
    1154:	429a      	cmp	r2, r3
    1156:	d2d3      	bcs.n	1100 <timer_process_counted+0x58>
	}
}
    1158:	46bd      	mov	sp, r7
    115a:	b006      	add	sp, #24
    115c:	bd80      	pop	{r7, pc}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	00000e01 	.word	0x00000e01
    1164:	000016c1 	.word	0x000016c1
    1168:	00000fe5 	.word	0x00000fe5

0000116c <usart_async_init>:
/**
 * \brief Initialize usart interface
 */
int32_t usart_async_init(struct usart_async_descriptor *const descr, void *const hw, uint8_t *rx_buffer,
                         uint16_t rx_buffer_length, void *const func)
{
    116c:	b580      	push	{r7, lr}
    116e:	b086      	sub	sp, #24
    1170:	af00      	add	r7, sp, #0
    1172:	60f8      	str	r0, [r7, #12]
    1174:	60b9      	str	r1, [r7, #8]
    1176:	607a      	str	r2, [r7, #4]
    1178:	001a      	movs	r2, r3
    117a:	1cbb      	adds	r3, r7, #2
    117c:	801a      	strh	r2, [r3, #0]
	int32_t init_status;
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    117e:	68fb      	ldr	r3, [r7, #12]
    1180:	2b00      	cmp	r3, #0
    1182:	d00b      	beq.n	119c <usart_async_init+0x30>
    1184:	68bb      	ldr	r3, [r7, #8]
    1186:	2b00      	cmp	r3, #0
    1188:	d008      	beq.n	119c <usart_async_init+0x30>
    118a:	687b      	ldr	r3, [r7, #4]
    118c:	2b00      	cmp	r3, #0
    118e:	d005      	beq.n	119c <usart_async_init+0x30>
    1190:	1cbb      	adds	r3, r7, #2
    1192:	881b      	ldrh	r3, [r3, #0]
    1194:	2b00      	cmp	r3, #0
    1196:	d001      	beq.n	119c <usart_async_init+0x30>
    1198:	2301      	movs	r3, #1
    119a:	e000      	b.n	119e <usart_async_init+0x32>
    119c:	2300      	movs	r3, #0
    119e:	1c1a      	adds	r2, r3, #0
    11a0:	2301      	movs	r3, #1
    11a2:	4013      	ands	r3, r2
    11a4:	b2db      	uxtb	r3, r3
    11a6:	491c      	ldr	r1, [pc, #112]	; (1218 <usart_async_init+0xac>)
    11a8:	223a      	movs	r2, #58	; 0x3a
    11aa:	0018      	movs	r0, r3
    11ac:	4b1b      	ldr	r3, [pc, #108]	; (121c <usart_async_init+0xb0>)
    11ae:	4798      	blx	r3

	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    11b0:	68fb      	ldr	r3, [r7, #12]
    11b2:	3334      	adds	r3, #52	; 0x34
    11b4:	0018      	movs	r0, r3
    11b6:	1cbb      	adds	r3, r7, #2
    11b8:	881a      	ldrh	r2, [r3, #0]
    11ba:	687b      	ldr	r3, [r7, #4]
    11bc:	0019      	movs	r1, r3
    11be:	4b18      	ldr	r3, [pc, #96]	; (1220 <usart_async_init+0xb4>)
    11c0:	4798      	blx	r3
    11c2:	1e03      	subs	r3, r0, #0
    11c4:	d002      	beq.n	11cc <usart_async_init+0x60>
		return ERR_INVALID_ARG;
    11c6:	230d      	movs	r3, #13
    11c8:	425b      	negs	r3, r3
    11ca:	e020      	b.n	120e <usart_async_init+0xa2>
	}
	init_status = _usart_async_init(&descr->device, hw);
    11cc:	68fb      	ldr	r3, [r7, #12]
    11ce:	3308      	adds	r3, #8
    11d0:	68ba      	ldr	r2, [r7, #8]
    11d2:	0011      	movs	r1, r2
    11d4:	0018      	movs	r0, r3
    11d6:	4b13      	ldr	r3, [pc, #76]	; (1224 <usart_async_init+0xb8>)
    11d8:	4798      	blx	r3
    11da:	0003      	movs	r3, r0
    11dc:	617b      	str	r3, [r7, #20]
	if (init_status) {
    11de:	697b      	ldr	r3, [r7, #20]
    11e0:	2b00      	cmp	r3, #0
    11e2:	d001      	beq.n	11e8 <usart_async_init+0x7c>
		return init_status;
    11e4:	697b      	ldr	r3, [r7, #20]
    11e6:	e012      	b.n	120e <usart_async_init+0xa2>
	}

	descr->io.read  = usart_async_read;
    11e8:	68fb      	ldr	r3, [r7, #12]
    11ea:	4a0f      	ldr	r2, [pc, #60]	; (1228 <usart_async_init+0xbc>)
    11ec:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_async_write;
    11ee:	68fb      	ldr	r3, [r7, #12]
    11f0:	4a0e      	ldr	r2, [pc, #56]	; (122c <usart_async_init+0xc0>)
    11f2:	601a      	str	r2, [r3, #0]

	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    11f4:	68fb      	ldr	r3, [r7, #12]
    11f6:	4a0e      	ldr	r2, [pc, #56]	; (1230 <usart_async_init+0xc4>)
    11f8:	609a      	str	r2, [r3, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    11fa:	68fb      	ldr	r3, [r7, #12]
    11fc:	4a0d      	ldr	r2, [pc, #52]	; (1234 <usart_async_init+0xc8>)
    11fe:	60da      	str	r2, [r3, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1200:	68fb      	ldr	r3, [r7, #12]
    1202:	4a0d      	ldr	r2, [pc, #52]	; (1238 <usart_async_init+0xcc>)
    1204:	611a      	str	r2, [r3, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1206:	68fb      	ldr	r3, [r7, #12]
    1208:	4a0c      	ldr	r2, [pc, #48]	; (123c <usart_async_init+0xd0>)
    120a:	615a      	str	r2, [r3, #20]

	return ERR_NONE;
    120c:	2300      	movs	r3, #0
}
    120e:	0018      	movs	r0, r3
    1210:	46bd      	mov	sp, r7
    1212:	b006      	add	sp, #24
    1214:	bd80      	pop	{r7, pc}
    1216:	46c0      	nop			; (mov r8, r8)
    1218:	00004b8c 	.word	0x00004b8c
    121c:	000015e7 	.word	0x000015e7
    1220:	000016f1 	.word	0x000016f1
    1224:	00002af5 	.word	0x00002af5
    1228:	00001409 	.word	0x00001409
    122c:	00001371 	.word	0x00001371
    1230:	000014d5 	.word	0x000014d5
    1234:	00001575 	.word	0x00001575
    1238:	00001545 	.word	0x00001545
    123c:	000015b9 	.word	0x000015b9

00001240 <usart_async_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_async_enable(struct usart_async_descriptor *const descr)
{
    1240:	b580      	push	{r7, lr}
    1242:	b082      	sub	sp, #8
    1244:	af00      	add	r7, sp, #0
    1246:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
    1248:	687b      	ldr	r3, [r7, #4]
    124a:	1e5a      	subs	r2, r3, #1
    124c:	4193      	sbcs	r3, r2
    124e:	b2db      	uxtb	r3, r3
    1250:	4907      	ldr	r1, [pc, #28]	; (1270 <usart_async_enable+0x30>)
    1252:	2261      	movs	r2, #97	; 0x61
    1254:	0018      	movs	r0, r3
    1256:	4b07      	ldr	r3, [pc, #28]	; (1274 <usart_async_enable+0x34>)
    1258:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    125a:	687b      	ldr	r3, [r7, #4]
    125c:	3308      	adds	r3, #8
    125e:	0018      	movs	r0, r3
    1260:	4b05      	ldr	r3, [pc, #20]	; (1278 <usart_async_enable+0x38>)
    1262:	4798      	blx	r3

	return ERR_NONE;
    1264:	2300      	movs	r3, #0
}
    1266:	0018      	movs	r0, r3
    1268:	46bd      	mov	sp, r7
    126a:	b002      	add	sp, #8
    126c:	bd80      	pop	{r7, pc}
    126e:	46c0      	nop			; (mov r8, r8)
    1270:	00004b8c 	.word	0x00004b8c
    1274:	000015e7 	.word	0x000015e7
    1278:	00002b99 	.word	0x00002b99

0000127c <usart_async_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t usart_async_get_io_descriptor(struct usart_async_descriptor *const descr, struct io_descriptor **io)
{
    127c:	b580      	push	{r7, lr}
    127e:	b082      	sub	sp, #8
    1280:	af00      	add	r7, sp, #0
    1282:	6078      	str	r0, [r7, #4]
    1284:	6039      	str	r1, [r7, #0]
	ASSERT(descr && io);
    1286:	687b      	ldr	r3, [r7, #4]
    1288:	2b00      	cmp	r3, #0
    128a:	d004      	beq.n	1296 <usart_async_get_io_descriptor+0x1a>
    128c:	683b      	ldr	r3, [r7, #0]
    128e:	2b00      	cmp	r3, #0
    1290:	d001      	beq.n	1296 <usart_async_get_io_descriptor+0x1a>
    1292:	2301      	movs	r3, #1
    1294:	e000      	b.n	1298 <usart_async_get_io_descriptor+0x1c>
    1296:	2300      	movs	r3, #0
    1298:	1c1a      	adds	r2, r3, #0
    129a:	2301      	movs	r3, #1
    129c:	4013      	ands	r3, r2
    129e:	b2db      	uxtb	r3, r3
    12a0:	4906      	ldr	r1, [pc, #24]	; (12bc <usart_async_get_io_descriptor+0x40>)
    12a2:	2277      	movs	r2, #119	; 0x77
    12a4:	0018      	movs	r0, r3
    12a6:	4b06      	ldr	r3, [pc, #24]	; (12c0 <usart_async_get_io_descriptor+0x44>)
    12a8:	4798      	blx	r3

	*io = &descr->io;
    12aa:	687a      	ldr	r2, [r7, #4]
    12ac:	683b      	ldr	r3, [r7, #0]
    12ae:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    12b0:	2300      	movs	r3, #0
}
    12b2:	0018      	movs	r0, r3
    12b4:	46bd      	mov	sp, r7
    12b6:	b002      	add	sp, #8
    12b8:	bd80      	pop	{r7, pc}
    12ba:	46c0      	nop			; (mov r8, r8)
    12bc:	00004b8c 	.word	0x00004b8c
    12c0:	000015e7 	.word	0x000015e7

000012c4 <usart_async_register_callback>:
/**
 * \brief Register usart callback
 */
int32_t usart_async_register_callback(struct usart_async_descriptor *const descr,
                                      const enum usart_async_callback_type type, usart_cb_t cb)
{
    12c4:	b580      	push	{r7, lr}
    12c6:	b084      	sub	sp, #16
    12c8:	af00      	add	r7, sp, #0
    12ca:	60f8      	str	r0, [r7, #12]
    12cc:	607a      	str	r2, [r7, #4]
    12ce:	230b      	movs	r3, #11
    12d0:	18fb      	adds	r3, r7, r3
    12d2:	1c0a      	adds	r2, r1, #0
    12d4:	701a      	strb	r2, [r3, #0]
	ASSERT(descr);
    12d6:	68fb      	ldr	r3, [r7, #12]
    12d8:	1e5a      	subs	r2, r3, #1
    12da:	4193      	sbcs	r3, r2
    12dc:	b2db      	uxtb	r3, r3
    12de:	4921      	ldr	r1, [pc, #132]	; (1364 <usart_async_register_callback+0xa0>)
    12e0:	2283      	movs	r2, #131	; 0x83
    12e2:	0018      	movs	r0, r3
    12e4:	4b20      	ldr	r3, [pc, #128]	; (1368 <usart_async_register_callback+0xa4>)
    12e6:	4798      	blx	r3

	switch (type) {
    12e8:	230b      	movs	r3, #11
    12ea:	18fb      	adds	r3, r7, r3
    12ec:	781b      	ldrb	r3, [r3, #0]
    12ee:	2b01      	cmp	r3, #1
    12f0:	d012      	beq.n	1318 <usart_async_register_callback+0x54>
    12f2:	2b02      	cmp	r3, #2
    12f4:	d01f      	beq.n	1336 <usart_async_register_callback+0x72>
    12f6:	2b00      	cmp	r3, #0
    12f8:	d12c      	bne.n	1354 <usart_async_register_callback+0x90>
	case USART_ASYNC_RXC_CB:
		descr->usart_cb.rx_done = cb;
    12fa:	68fb      	ldr	r3, [r7, #12]
    12fc:	687a      	ldr	r2, [r7, #4]
    12fe:	629a      	str	r2, [r3, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    1300:	68fb      	ldr	r3, [r7, #12]
    1302:	3308      	adds	r3, #8
    1304:	0018      	movs	r0, r3
    1306:	687b      	ldr	r3, [r7, #4]
    1308:	1e5a      	subs	r2, r3, #1
    130a:	4193      	sbcs	r3, r2
    130c:	b2db      	uxtb	r3, r3
    130e:	001a      	movs	r2, r3
    1310:	2101      	movs	r1, #1
    1312:	4b16      	ldr	r3, [pc, #88]	; (136c <usart_async_register_callback+0xa8>)
    1314:	4798      	blx	r3
		break;
    1316:	e020      	b.n	135a <usart_async_register_callback+0x96>
	case USART_ASYNC_TXC_CB:
		descr->usart_cb.tx_done = cb;
    1318:	68fb      	ldr	r3, [r7, #12]
    131a:	687a      	ldr	r2, [r7, #4]
    131c:	625a      	str	r2, [r3, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    131e:	68fb      	ldr	r3, [r7, #12]
    1320:	3308      	adds	r3, #8
    1322:	0018      	movs	r0, r3
    1324:	687b      	ldr	r3, [r7, #4]
    1326:	1e5a      	subs	r2, r3, #1
    1328:	4193      	sbcs	r3, r2
    132a:	b2db      	uxtb	r3, r3
    132c:	001a      	movs	r2, r3
    132e:	2102      	movs	r1, #2
    1330:	4b0e      	ldr	r3, [pc, #56]	; (136c <usart_async_register_callback+0xa8>)
    1332:	4798      	blx	r3
		break;
    1334:	e011      	b.n	135a <usart_async_register_callback+0x96>
	case USART_ASYNC_ERROR_CB:
		descr->usart_cb.error = cb;
    1336:	68fb      	ldr	r3, [r7, #12]
    1338:	687a      	ldr	r2, [r7, #4]
    133a:	62da      	str	r2, [r3, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    133c:	68fb      	ldr	r3, [r7, #12]
    133e:	3308      	adds	r3, #8
    1340:	0018      	movs	r0, r3
    1342:	687b      	ldr	r3, [r7, #4]
    1344:	1e5a      	subs	r2, r3, #1
    1346:	4193      	sbcs	r3, r2
    1348:	b2db      	uxtb	r3, r3
    134a:	001a      	movs	r2, r3
    134c:	2103      	movs	r1, #3
    134e:	4b07      	ldr	r3, [pc, #28]	; (136c <usart_async_register_callback+0xa8>)
    1350:	4798      	blx	r3
		break;
    1352:	e002      	b.n	135a <usart_async_register_callback+0x96>
	default:
		return ERR_INVALID_ARG;
    1354:	230d      	movs	r3, #13
    1356:	425b      	negs	r3, r3
    1358:	e000      	b.n	135c <usart_async_register_callback+0x98>
	}

	return ERR_NONE;
    135a:	2300      	movs	r3, #0
}
    135c:	0018      	movs	r0, r3
    135e:	46bd      	mov	sp, r7
    1360:	b004      	add	sp, #16
    1362:	bd80      	pop	{r7, pc}
    1364:	00004b8c 	.word	0x00004b8c
    1368:	000015e7 	.word	0x000015e7
    136c:	00002c45 	.word	0x00002c45

00001370 <usart_async_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_async_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    1370:	b580      	push	{r7, lr}
    1372:	b086      	sub	sp, #24
    1374:	af00      	add	r7, sp, #0
    1376:	60f8      	str	r0, [r7, #12]
    1378:	60b9      	str	r1, [r7, #8]
    137a:	1dbb      	adds	r3, r7, #6
    137c:	801a      	strh	r2, [r3, #0]
	struct usart_async_descriptor *descr = CONTAINER_OF(io_descr, struct usart_async_descriptor, io);
    137e:	68fb      	ldr	r3, [r7, #12]
    1380:	617b      	str	r3, [r7, #20]

	ASSERT(descr && buf && length);
    1382:	697b      	ldr	r3, [r7, #20]
    1384:	2b00      	cmp	r3, #0
    1386:	d008      	beq.n	139a <usart_async_write+0x2a>
    1388:	68bb      	ldr	r3, [r7, #8]
    138a:	2b00      	cmp	r3, #0
    138c:	d005      	beq.n	139a <usart_async_write+0x2a>
    138e:	1dbb      	adds	r3, r7, #6
    1390:	881b      	ldrh	r3, [r3, #0]
    1392:	2b00      	cmp	r3, #0
    1394:	d001      	beq.n	139a <usart_async_write+0x2a>
    1396:	2301      	movs	r3, #1
    1398:	e000      	b.n	139c <usart_async_write+0x2c>
    139a:	2300      	movs	r3, #0
    139c:	1c1a      	adds	r2, r3, #0
    139e:	2301      	movs	r3, #1
    13a0:	4013      	ands	r3, r2
    13a2:	b2d8      	uxtb	r0, r3
    13a4:	233c      	movs	r3, #60	; 0x3c
    13a6:	33ff      	adds	r3, #255	; 0xff
    13a8:	001a      	movs	r2, r3
    13aa:	4b14      	ldr	r3, [pc, #80]	; (13fc <usart_async_write+0x8c>)
    13ac:	0019      	movs	r1, r3
    13ae:	4b14      	ldr	r3, [pc, #80]	; (1400 <usart_async_write+0x90>)
    13b0:	4798      	blx	r3

	if (descr->tx_por != descr->tx_buffer_length) {
    13b2:	697b      	ldr	r3, [r7, #20]
    13b4:	2244      	movs	r2, #68	; 0x44
    13b6:	5a9a      	ldrh	r2, [r3, r2]
    13b8:	697b      	ldr	r3, [r7, #20]
    13ba:	214c      	movs	r1, #76	; 0x4c
    13bc:	5a5b      	ldrh	r3, [r3, r1]
    13be:	429a      	cmp	r2, r3
    13c0:	d002      	beq.n	13c8 <usart_async_write+0x58>
		return ERR_NO_RESOURCE;
    13c2:	231c      	movs	r3, #28
    13c4:	425b      	negs	r3, r3
    13c6:	e015      	b.n	13f4 <usart_async_write+0x84>
	}
	descr->tx_buffer        = (uint8_t *)buf;
    13c8:	697b      	ldr	r3, [r7, #20]
    13ca:	68ba      	ldr	r2, [r7, #8]
    13cc:	649a      	str	r2, [r3, #72]	; 0x48
	descr->tx_buffer_length = length;
    13ce:	697b      	ldr	r3, [r7, #20]
    13d0:	1dba      	adds	r2, r7, #6
    13d2:	214c      	movs	r1, #76	; 0x4c
    13d4:	8812      	ldrh	r2, [r2, #0]
    13d6:	525a      	strh	r2, [r3, r1]
	descr->tx_por           = 0;
    13d8:	697b      	ldr	r3, [r7, #20]
    13da:	2244      	movs	r2, #68	; 0x44
    13dc:	2100      	movs	r1, #0
    13de:	5299      	strh	r1, [r3, r2]
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    13e0:	697b      	ldr	r3, [r7, #20]
    13e2:	2201      	movs	r2, #1
    13e4:	631a      	str	r2, [r3, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    13e6:	697b      	ldr	r3, [r7, #20]
    13e8:	3308      	adds	r3, #8
    13ea:	0018      	movs	r0, r3
    13ec:	4b05      	ldr	r3, [pc, #20]	; (1404 <usart_async_write+0x94>)
    13ee:	4798      	blx	r3

	return (int32_t)length;
    13f0:	1dbb      	adds	r3, r7, #6
    13f2:	881b      	ldrh	r3, [r3, #0]
}
    13f4:	0018      	movs	r0, r3
    13f6:	46bd      	mov	sp, r7
    13f8:	b006      	add	sp, #24
    13fa:	bd80      	pop	{r7, pc}
    13fc:	00004b8c 	.word	0x00004b8c
    1400:	000015e7 	.word	0x000015e7
    1404:	00002be5 	.word	0x00002be5

00001408 <usart_async_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_async_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1408:	b580      	push	{r7, lr}
    140a:	b088      	sub	sp, #32
    140c:	af00      	add	r7, sp, #0
    140e:	60f8      	str	r0, [r7, #12]
    1410:	60b9      	str	r1, [r7, #8]
    1412:	1dbb      	adds	r3, r7, #6
    1414:	801a      	strh	r2, [r3, #0]
	uint16_t                       was_read = 0;
    1416:	231e      	movs	r3, #30
    1418:	18fb      	adds	r3, r7, r3
    141a:	2200      	movs	r2, #0
    141c:	801a      	strh	r2, [r3, #0]
	uint32_t                       num;
	struct usart_async_descriptor *descr = CONTAINER_OF(io_descr, struct usart_async_descriptor, io);
    141e:	68fb      	ldr	r3, [r7, #12]
    1420:	61bb      	str	r3, [r7, #24]

	ASSERT(descr && buf && length);
    1422:	69bb      	ldr	r3, [r7, #24]
    1424:	2b00      	cmp	r3, #0
    1426:	d008      	beq.n	143a <usart_async_read+0x32>
    1428:	68bb      	ldr	r3, [r7, #8]
    142a:	2b00      	cmp	r3, #0
    142c:	d005      	beq.n	143a <usart_async_read+0x32>
    142e:	1dbb      	adds	r3, r7, #6
    1430:	881b      	ldrh	r3, [r3, #0]
    1432:	2b00      	cmp	r3, #0
    1434:	d001      	beq.n	143a <usart_async_read+0x32>
    1436:	2301      	movs	r3, #1
    1438:	e000      	b.n	143c <usart_async_read+0x34>
    143a:	2300      	movs	r3, #0
    143c:	1c1a      	adds	r2, r3, #0
    143e:	2301      	movs	r3, #1
    1440:	4013      	ands	r3, r2
    1442:	b2d8      	uxtb	r0, r3
    1444:	23ac      	movs	r3, #172	; 0xac
    1446:	005a      	lsls	r2, r3, #1
    1448:	4b1c      	ldr	r3, [pc, #112]	; (14bc <usart_async_read+0xb4>)
    144a:	0019      	movs	r1, r3
    144c:	4b1c      	ldr	r3, [pc, #112]	; (14c0 <usart_async_read+0xb8>)
    144e:	4798      	blx	r3

	CRITICAL_SECTION_ENTER()
    1450:	2310      	movs	r3, #16
    1452:	18fb      	adds	r3, r7, r3
    1454:	0018      	movs	r0, r3
    1456:	4b1b      	ldr	r3, [pc, #108]	; (14c4 <usart_async_read+0xbc>)
    1458:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    145a:	69bb      	ldr	r3, [r7, #24]
    145c:	3334      	adds	r3, #52	; 0x34
    145e:	0018      	movs	r0, r3
    1460:	4b19      	ldr	r3, [pc, #100]	; (14c8 <usart_async_read+0xc0>)
    1462:	4798      	blx	r3
    1464:	0003      	movs	r3, r0
    1466:	617b      	str	r3, [r7, #20]
	CRITICAL_SECTION_LEAVE()
    1468:	2310      	movs	r3, #16
    146a:	18fb      	adds	r3, r7, r3
    146c:	0018      	movs	r0, r3
    146e:	4b17      	ldr	r3, [pc, #92]	; (14cc <usart_async_read+0xc4>)
    1470:	4798      	blx	r3

	while ((was_read < num) && (was_read < length)) {
    1472:	e00f      	b.n	1494 <usart_async_read+0x8c>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    1474:	69bb      	ldr	r3, [r7, #24]
    1476:	3334      	adds	r3, #52	; 0x34
    1478:	0018      	movs	r0, r3
    147a:	231e      	movs	r3, #30
    147c:	18fb      	adds	r3, r7, r3
    147e:	881b      	ldrh	r3, [r3, #0]
    1480:	221e      	movs	r2, #30
    1482:	18ba      	adds	r2, r7, r2
    1484:	1c59      	adds	r1, r3, #1
    1486:	8011      	strh	r1, [r2, #0]
    1488:	001a      	movs	r2, r3
    148a:	68bb      	ldr	r3, [r7, #8]
    148c:	189b      	adds	r3, r3, r2
    148e:	0019      	movs	r1, r3
    1490:	4b0f      	ldr	r3, [pc, #60]	; (14d0 <usart_async_read+0xc8>)
    1492:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    1494:	231e      	movs	r3, #30
    1496:	18fb      	adds	r3, r7, r3
    1498:	881a      	ldrh	r2, [r3, #0]
    149a:	697b      	ldr	r3, [r7, #20]
    149c:	429a      	cmp	r2, r3
    149e:	d206      	bcs.n	14ae <usart_async_read+0xa6>
    14a0:	231e      	movs	r3, #30
    14a2:	18fa      	adds	r2, r7, r3
    14a4:	1dbb      	adds	r3, r7, #6
    14a6:	8812      	ldrh	r2, [r2, #0]
    14a8:	881b      	ldrh	r3, [r3, #0]
    14aa:	429a      	cmp	r2, r3
    14ac:	d3e2      	bcc.n	1474 <usart_async_read+0x6c>
	}

	return (int32_t)was_read;
    14ae:	231e      	movs	r3, #30
    14b0:	18fb      	adds	r3, r7, r3
    14b2:	881b      	ldrh	r3, [r3, #0]
}
    14b4:	0018      	movs	r0, r3
    14b6:	46bd      	mov	sp, r7
    14b8:	b008      	add	sp, #32
    14ba:	bd80      	pop	{r7, pc}
    14bc:	00004b8c 	.word	0x00004b8c
    14c0:	000015e7 	.word	0x000015e7
    14c4:	00000bb9 	.word	0x00000bb9
    14c8:	0000184d 	.word	0x0000184d
    14cc:	00000bdb 	.word	0x00000bdb
    14d0:	00001765 	.word	0x00001765

000014d4 <usart_process_byte_sent>:
 * \brief Process "byte is sent" interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_process_byte_sent(struct _usart_async_device *device)
{
    14d4:	b5b0      	push	{r4, r5, r7, lr}
    14d6:	b084      	sub	sp, #16
    14d8:	af00      	add	r7, sp, #0
    14da:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    14dc:	687b      	ldr	r3, [r7, #4]
    14de:	3b08      	subs	r3, #8
    14e0:	60fb      	str	r3, [r7, #12]
	if (descr->tx_por != descr->tx_buffer_length) {
    14e2:	68fb      	ldr	r3, [r7, #12]
    14e4:	2244      	movs	r2, #68	; 0x44
    14e6:	5a9a      	ldrh	r2, [r3, r2]
    14e8:	68fb      	ldr	r3, [r7, #12]
    14ea:	214c      	movs	r1, #76	; 0x4c
    14ec:	5a5b      	ldrh	r3, [r3, r1]
    14ee:	429a      	cmp	r2, r3
    14f0:	d018      	beq.n	1524 <usart_process_byte_sent+0x50>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    14f2:	68fb      	ldr	r3, [r7, #12]
    14f4:	3308      	adds	r3, #8
    14f6:	001c      	movs	r4, r3
    14f8:	68fb      	ldr	r3, [r7, #12]
    14fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    14fc:	68fb      	ldr	r3, [r7, #12]
    14fe:	2144      	movs	r1, #68	; 0x44
    1500:	5a5b      	ldrh	r3, [r3, r1]
    1502:	1c59      	adds	r1, r3, #1
    1504:	b28d      	uxth	r5, r1
    1506:	68f9      	ldr	r1, [r7, #12]
    1508:	2044      	movs	r0, #68	; 0x44
    150a:	520d      	strh	r5, [r1, r0]
    150c:	18d3      	adds	r3, r2, r3
    150e:	781b      	ldrb	r3, [r3, #0]
    1510:	0019      	movs	r1, r3
    1512:	0020      	movs	r0, r4
    1514:	4b08      	ldr	r3, [pc, #32]	; (1538 <usart_process_byte_sent+0x64>)
    1516:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    1518:	68fb      	ldr	r3, [r7, #12]
    151a:	3308      	adds	r3, #8
    151c:	0018      	movs	r0, r3
    151e:	4b07      	ldr	r3, [pc, #28]	; (153c <usart_process_byte_sent+0x68>)
    1520:	4798      	blx	r3
	} else {
		_usart_async_enable_tx_done_irq(&descr->device);
	}
}
    1522:	e004      	b.n	152e <usart_process_byte_sent+0x5a>
		_usart_async_enable_tx_done_irq(&descr->device);
    1524:	68fb      	ldr	r3, [r7, #12]
    1526:	3308      	adds	r3, #8
    1528:	0018      	movs	r0, r3
    152a:	4b05      	ldr	r3, [pc, #20]	; (1540 <usart_process_byte_sent+0x6c>)
    152c:	4798      	blx	r3
}
    152e:	46c0      	nop			; (mov r8, r8)
    1530:	46bd      	mov	sp, r7
    1532:	b004      	add	sp, #16
    1534:	bdb0      	pop	{r4, r5, r7, pc}
    1536:	46c0      	nop			; (mov r8, r8)
    1538:	00002bb9 	.word	0x00002bb9
    153c:	00002be5 	.word	0x00002be5
    1540:	00002c05 	.word	0x00002c05

00001544 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1544:	b580      	push	{r7, lr}
    1546:	b084      	sub	sp, #16
    1548:	af00      	add	r7, sp, #0
    154a:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    154c:	687b      	ldr	r3, [r7, #4]
    154e:	3b08      	subs	r3, #8
    1550:	60fb      	str	r3, [r7, #12]

	descr->stat = 0;
    1552:	68fb      	ldr	r3, [r7, #12]
    1554:	2200      	movs	r2, #0
    1556:	631a      	str	r2, [r3, #48]	; 0x30
	if (descr->usart_cb.tx_done) {
    1558:	68fb      	ldr	r3, [r7, #12]
    155a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    155c:	2b00      	cmp	r3, #0
    155e:	d004      	beq.n	156a <usart_transmission_complete+0x26>
		descr->usart_cb.tx_done(descr);
    1560:	68fb      	ldr	r3, [r7, #12]
    1562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1564:	68fa      	ldr	r2, [r7, #12]
    1566:	0010      	movs	r0, r2
    1568:	4798      	blx	r3
	}
}
    156a:	46c0      	nop			; (mov r8, r8)
    156c:	46bd      	mov	sp, r7
    156e:	b004      	add	sp, #16
    1570:	bd80      	pop	{r7, pc}
	...

00001574 <usart_fill_rx_buffer>:
 *
 * \param[in] device The pointer to device structure
 * \param[in] data Data read
 */
static void usart_fill_rx_buffer(struct _usart_async_device *device, uint8_t data)
{
    1574:	b580      	push	{r7, lr}
    1576:	b084      	sub	sp, #16
    1578:	af00      	add	r7, sp, #0
    157a:	6078      	str	r0, [r7, #4]
    157c:	000a      	movs	r2, r1
    157e:	1cfb      	adds	r3, r7, #3
    1580:	701a      	strb	r2, [r3, #0]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1582:	687b      	ldr	r3, [r7, #4]
    1584:	3b08      	subs	r3, #8
    1586:	60fb      	str	r3, [r7, #12]

	ringbuffer_put(&descr->rx, data);
    1588:	68fb      	ldr	r3, [r7, #12]
    158a:	3334      	adds	r3, #52	; 0x34
    158c:	001a      	movs	r2, r3
    158e:	1cfb      	adds	r3, r7, #3
    1590:	781b      	ldrb	r3, [r3, #0]
    1592:	0019      	movs	r1, r3
    1594:	0010      	movs	r0, r2
    1596:	4b07      	ldr	r3, [pc, #28]	; (15b4 <usart_fill_rx_buffer+0x40>)
    1598:	4798      	blx	r3

	if (descr->usart_cb.rx_done) {
    159a:	68fb      	ldr	r3, [r7, #12]
    159c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    159e:	2b00      	cmp	r3, #0
    15a0:	d004      	beq.n	15ac <usart_fill_rx_buffer+0x38>
		descr->usart_cb.rx_done(descr);
    15a2:	68fb      	ldr	r3, [r7, #12]
    15a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15a6:	68fa      	ldr	r2, [r7, #12]
    15a8:	0010      	movs	r0, r2
    15aa:	4798      	blx	r3
	}
}
    15ac:	46c0      	nop			; (mov r8, r8)
    15ae:	46bd      	mov	sp, r7
    15b0:	b004      	add	sp, #16
    15b2:	bd80      	pop	{r7, pc}
    15b4:	000017d9 	.word	0x000017d9

000015b8 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    15b8:	b580      	push	{r7, lr}
    15ba:	b084      	sub	sp, #16
    15bc:	af00      	add	r7, sp, #0
    15be:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    15c0:	687b      	ldr	r3, [r7, #4]
    15c2:	3b08      	subs	r3, #8
    15c4:	60fb      	str	r3, [r7, #12]

	descr->stat = 0;
    15c6:	68fb      	ldr	r3, [r7, #12]
    15c8:	2200      	movs	r2, #0
    15ca:	631a      	str	r2, [r3, #48]	; 0x30
	if (descr->usart_cb.error) {
    15cc:	68fb      	ldr	r3, [r7, #12]
    15ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    15d0:	2b00      	cmp	r3, #0
    15d2:	d004      	beq.n	15de <usart_error+0x26>
		descr->usart_cb.error(descr);
    15d4:	68fb      	ldr	r3, [r7, #12]
    15d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    15d8:	68fa      	ldr	r2, [r7, #12]
    15da:	0010      	movs	r0, r2
    15dc:	4798      	blx	r3
	}
}
    15de:	46c0      	nop			; (mov r8, r8)
    15e0:	46bd      	mov	sp, r7
    15e2:	b004      	add	sp, #16
    15e4:	bd80      	pop	{r7, pc}

000015e6 <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    15e6:	b580      	push	{r7, lr}
    15e8:	b084      	sub	sp, #16
    15ea:	af00      	add	r7, sp, #0
    15ec:	60b9      	str	r1, [r7, #8]
    15ee:	607a      	str	r2, [r7, #4]
    15f0:	230f      	movs	r3, #15
    15f2:	18fb      	adds	r3, r7, r3
    15f4:	1c02      	adds	r2, r0, #0
    15f6:	701a      	strb	r2, [r3, #0]
	if (!(condition)) {
    15f8:	230f      	movs	r3, #15
    15fa:	18fb      	adds	r3, r7, r3
    15fc:	781b      	ldrb	r3, [r3, #0]
    15fe:	2201      	movs	r2, #1
    1600:	4053      	eors	r3, r2
    1602:	b2db      	uxtb	r3, r3
    1604:	2b00      	cmp	r3, #0
    1606:	d000      	beq.n	160a <assert+0x24>
		__asm("BKPT #0");
    1608:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    160a:	46c0      	nop			; (mov r8, r8)
    160c:	46bd      	mov	sp, r7
    160e:	b004      	add	sp, #16
    1610:	bd80      	pop	{r7, pc}

00001612 <is_list_element>:

/**
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
    1612:	b580      	push	{r7, lr}
    1614:	b084      	sub	sp, #16
    1616:	af00      	add	r7, sp, #0
    1618:	6078      	str	r0, [r7, #4]
    161a:	6039      	str	r1, [r7, #0]
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    161c:	687b      	ldr	r3, [r7, #4]
    161e:	681b      	ldr	r3, [r3, #0]
    1620:	60fb      	str	r3, [r7, #12]
    1622:	e008      	b.n	1636 <is_list_element+0x24>
		if (it == element) {
    1624:	68fa      	ldr	r2, [r7, #12]
    1626:	683b      	ldr	r3, [r7, #0]
    1628:	429a      	cmp	r2, r3
    162a:	d101      	bne.n	1630 <is_list_element+0x1e>
			return true;
    162c:	2301      	movs	r3, #1
    162e:	e006      	b.n	163e <is_list_element+0x2c>
	for (it = list->head; it; it = it->next) {
    1630:	68fb      	ldr	r3, [r7, #12]
    1632:	681b      	ldr	r3, [r3, #0]
    1634:	60fb      	str	r3, [r7, #12]
    1636:	68fb      	ldr	r3, [r7, #12]
    1638:	2b00      	cmp	r3, #0
    163a:	d1f3      	bne.n	1624 <is_list_element+0x12>
		}
	}

	return false;
    163c:	2300      	movs	r3, #0
}
    163e:	0018      	movs	r0, r3
    1640:	46bd      	mov	sp, r7
    1642:	b004      	add	sp, #16
    1644:	bd80      	pop	{r7, pc}
	...

00001648 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1648:	b580      	push	{r7, lr}
    164a:	b082      	sub	sp, #8
    164c:	af00      	add	r7, sp, #0
    164e:	6078      	str	r0, [r7, #4]
    1650:	6039      	str	r1, [r7, #0]
	ASSERT(!is_list_element(list, element));
    1652:	683a      	ldr	r2, [r7, #0]
    1654:	687b      	ldr	r3, [r7, #4]
    1656:	0011      	movs	r1, r2
    1658:	0018      	movs	r0, r3
    165a:	4b0e      	ldr	r3, [pc, #56]	; (1694 <list_insert_as_head+0x4c>)
    165c:	4798      	blx	r3
    165e:	0003      	movs	r3, r0
    1660:	1e5a      	subs	r2, r3, #1
    1662:	4193      	sbcs	r3, r2
    1664:	b2db      	uxtb	r3, r3
    1666:	2201      	movs	r2, #1
    1668:	4053      	eors	r3, r2
    166a:	b2db      	uxtb	r3, r3
    166c:	1c1a      	adds	r2, r3, #0
    166e:	2301      	movs	r3, #1
    1670:	4013      	ands	r3, r2
    1672:	b2db      	uxtb	r3, r3
    1674:	4908      	ldr	r1, [pc, #32]	; (1698 <list_insert_as_head+0x50>)
    1676:	2239      	movs	r2, #57	; 0x39
    1678:	0018      	movs	r0, r3
    167a:	4b08      	ldr	r3, [pc, #32]	; (169c <list_insert_as_head+0x54>)
    167c:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    167e:	687b      	ldr	r3, [r7, #4]
    1680:	681a      	ldr	r2, [r3, #0]
    1682:	683b      	ldr	r3, [r7, #0]
    1684:	601a      	str	r2, [r3, #0]
	list->head                             = (struct list_element *)element;
    1686:	687b      	ldr	r3, [r7, #4]
    1688:	683a      	ldr	r2, [r7, #0]
    168a:	601a      	str	r2, [r3, #0]
}
    168c:	46c0      	nop			; (mov r8, r8)
    168e:	46bd      	mov	sp, r7
    1690:	b002      	add	sp, #8
    1692:	bd80      	pop	{r7, pc}
    1694:	00001613 	.word	0x00001613
    1698:	00004bac 	.word	0x00004bac
    169c:	000015e7 	.word	0x000015e7

000016a0 <list_insert_after>:

/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
    16a0:	b580      	push	{r7, lr}
    16a2:	b082      	sub	sp, #8
    16a4:	af00      	add	r7, sp, #0
    16a6:	6078      	str	r0, [r7, #4]
    16a8:	6039      	str	r1, [r7, #0]
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    16aa:	687b      	ldr	r3, [r7, #4]
    16ac:	681a      	ldr	r2, [r3, #0]
    16ae:	683b      	ldr	r3, [r7, #0]
    16b0:	601a      	str	r2, [r3, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    16b2:	687b      	ldr	r3, [r7, #4]
    16b4:	683a      	ldr	r2, [r7, #0]
    16b6:	601a      	str	r2, [r3, #0]
}
    16b8:	46c0      	nop			; (mov r8, r8)
    16ba:	46bd      	mov	sp, r7
    16bc:	b002      	add	sp, #8
    16be:	bd80      	pop	{r7, pc}

000016c0 <list_remove_head>:

/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
    16c0:	b580      	push	{r7, lr}
    16c2:	b084      	sub	sp, #16
    16c4:	af00      	add	r7, sp, #0
    16c6:	6078      	str	r0, [r7, #4]
	if (list->head) {
    16c8:	687b      	ldr	r3, [r7, #4]
    16ca:	681b      	ldr	r3, [r3, #0]
    16cc:	2b00      	cmp	r3, #0
    16ce:	d009      	beq.n	16e4 <list_remove_head+0x24>
		struct list_element *tmp = list->head;
    16d0:	687b      	ldr	r3, [r7, #4]
    16d2:	681b      	ldr	r3, [r3, #0]
    16d4:	60fb      	str	r3, [r7, #12]

		list->head = list->head->next;
    16d6:	687b      	ldr	r3, [r7, #4]
    16d8:	681b      	ldr	r3, [r3, #0]
    16da:	681a      	ldr	r2, [r3, #0]
    16dc:	687b      	ldr	r3, [r7, #4]
    16de:	601a      	str	r2, [r3, #0]
		return (void *)tmp;
    16e0:	68fb      	ldr	r3, [r7, #12]
    16e2:	e000      	b.n	16e6 <list_remove_head+0x26>
	}

	return NULL;
    16e4:	2300      	movs	r3, #0
}
    16e6:	0018      	movs	r0, r3
    16e8:	46bd      	mov	sp, r7
    16ea:	b004      	add	sp, #16
    16ec:	bd80      	pop	{r7, pc}
	...

000016f0 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    16f0:	b580      	push	{r7, lr}
    16f2:	b084      	sub	sp, #16
    16f4:	af00      	add	r7, sp, #0
    16f6:	60f8      	str	r0, [r7, #12]
    16f8:	60b9      	str	r1, [r7, #8]
    16fa:	607a      	str	r2, [r7, #4]
	ASSERT(rb && buf && size);
    16fc:	68fb      	ldr	r3, [r7, #12]
    16fe:	2b00      	cmp	r3, #0
    1700:	d007      	beq.n	1712 <ringbuffer_init+0x22>
    1702:	68bb      	ldr	r3, [r7, #8]
    1704:	2b00      	cmp	r3, #0
    1706:	d004      	beq.n	1712 <ringbuffer_init+0x22>
    1708:	687b      	ldr	r3, [r7, #4]
    170a:	2b00      	cmp	r3, #0
    170c:	d001      	beq.n	1712 <ringbuffer_init+0x22>
    170e:	2301      	movs	r3, #1
    1710:	e000      	b.n	1714 <ringbuffer_init+0x24>
    1712:	2300      	movs	r3, #0
    1714:	1c1a      	adds	r2, r3, #0
    1716:	2301      	movs	r3, #1
    1718:	4013      	ands	r3, r2
    171a:	b2db      	uxtb	r3, r3
    171c:	490f      	ldr	r1, [pc, #60]	; (175c <ringbuffer_init+0x6c>)
    171e:	2228      	movs	r2, #40	; 0x28
    1720:	0018      	movs	r0, r3
    1722:	4b0f      	ldr	r3, [pc, #60]	; (1760 <ringbuffer_init+0x70>)
    1724:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    1726:	687b      	ldr	r3, [r7, #4]
    1728:	3b01      	subs	r3, #1
    172a:	687a      	ldr	r2, [r7, #4]
    172c:	4013      	ands	r3, r2
    172e:	d002      	beq.n	1736 <ringbuffer_init+0x46>
		return ERR_INVALID_ARG;
    1730:	230d      	movs	r3, #13
    1732:	425b      	negs	r3, r3
    1734:	e00e      	b.n	1754 <ringbuffer_init+0x64>
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    1736:	687b      	ldr	r3, [r7, #4]
    1738:	1e5a      	subs	r2, r3, #1
    173a:	68fb      	ldr	r3, [r7, #12]
    173c:	605a      	str	r2, [r3, #4]
	rb->read_index  = 0;
    173e:	68fb      	ldr	r3, [r7, #12]
    1740:	2200      	movs	r2, #0
    1742:	609a      	str	r2, [r3, #8]
	rb->write_index = rb->read_index;
    1744:	68fb      	ldr	r3, [r7, #12]
    1746:	689a      	ldr	r2, [r3, #8]
    1748:	68fb      	ldr	r3, [r7, #12]
    174a:	60da      	str	r2, [r3, #12]
	rb->buf         = (uint8_t *)buf;
    174c:	68fb      	ldr	r3, [r7, #12]
    174e:	68ba      	ldr	r2, [r7, #8]
    1750:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    1752:	2300      	movs	r3, #0
}
    1754:	0018      	movs	r0, r3
    1756:	46bd      	mov	sp, r7
    1758:	b004      	add	sp, #16
    175a:	bd80      	pop	{r7, pc}
    175c:	00004bcc 	.word	0x00004bcc
    1760:	000015e7 	.word	0x000015e7

00001764 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    1764:	b580      	push	{r7, lr}
    1766:	b082      	sub	sp, #8
    1768:	af00      	add	r7, sp, #0
    176a:	6078      	str	r0, [r7, #4]
    176c:	6039      	str	r1, [r7, #0]
	ASSERT(rb && data);
    176e:	687b      	ldr	r3, [r7, #4]
    1770:	2b00      	cmp	r3, #0
    1772:	d004      	beq.n	177e <ringbuffer_get+0x1a>
    1774:	683b      	ldr	r3, [r7, #0]
    1776:	2b00      	cmp	r3, #0
    1778:	d001      	beq.n	177e <ringbuffer_get+0x1a>
    177a:	2301      	movs	r3, #1
    177c:	e000      	b.n	1780 <ringbuffer_get+0x1c>
    177e:	2300      	movs	r3, #0
    1780:	1c1a      	adds	r2, r3, #0
    1782:	2301      	movs	r3, #1
    1784:	4013      	ands	r3, r2
    1786:	b2db      	uxtb	r3, r3
    1788:	4911      	ldr	r1, [pc, #68]	; (17d0 <ringbuffer_get+0x6c>)
    178a:	2240      	movs	r2, #64	; 0x40
    178c:	0018      	movs	r0, r3
    178e:	4b11      	ldr	r3, [pc, #68]	; (17d4 <ringbuffer_get+0x70>)
    1790:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    1792:	687b      	ldr	r3, [r7, #4]
    1794:	68da      	ldr	r2, [r3, #12]
    1796:	687b      	ldr	r3, [r7, #4]
    1798:	689b      	ldr	r3, [r3, #8]
    179a:	429a      	cmp	r2, r3
    179c:	d011      	beq.n	17c2 <ringbuffer_get+0x5e>
		*data = rb->buf[rb->read_index & rb->size];
    179e:	687b      	ldr	r3, [r7, #4]
    17a0:	681a      	ldr	r2, [r3, #0]
    17a2:	687b      	ldr	r3, [r7, #4]
    17a4:	6899      	ldr	r1, [r3, #8]
    17a6:	687b      	ldr	r3, [r7, #4]
    17a8:	685b      	ldr	r3, [r3, #4]
    17aa:	400b      	ands	r3, r1
    17ac:	18d3      	adds	r3, r2, r3
    17ae:	781a      	ldrb	r2, [r3, #0]
    17b0:	683b      	ldr	r3, [r7, #0]
    17b2:	701a      	strb	r2, [r3, #0]
		rb->read_index++;
    17b4:	687b      	ldr	r3, [r7, #4]
    17b6:	689b      	ldr	r3, [r3, #8]
    17b8:	1c5a      	adds	r2, r3, #1
    17ba:	687b      	ldr	r3, [r7, #4]
    17bc:	609a      	str	r2, [r3, #8]
		return ERR_NONE;
    17be:	2300      	movs	r3, #0
    17c0:	e001      	b.n	17c6 <ringbuffer_get+0x62>
	}

	return ERR_NOT_FOUND;
    17c2:	230a      	movs	r3, #10
    17c4:	425b      	negs	r3, r3
}
    17c6:	0018      	movs	r0, r3
    17c8:	46bd      	mov	sp, r7
    17ca:	b002      	add	sp, #8
    17cc:	bd80      	pop	{r7, pc}
    17ce:	46c0      	nop			; (mov r8, r8)
    17d0:	00004bcc 	.word	0x00004bcc
    17d4:	000015e7 	.word	0x000015e7

000017d8 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    17d8:	b580      	push	{r7, lr}
    17da:	b082      	sub	sp, #8
    17dc:	af00      	add	r7, sp, #0
    17de:	6078      	str	r0, [r7, #4]
    17e0:	000a      	movs	r2, r1
    17e2:	1cfb      	adds	r3, r7, #3
    17e4:	701a      	strb	r2, [r3, #0]
	ASSERT(rb);
    17e6:	687b      	ldr	r3, [r7, #4]
    17e8:	1e5a      	subs	r2, r3, #1
    17ea:	4193      	sbcs	r3, r2
    17ec:	b2db      	uxtb	r3, r3
    17ee:	4915      	ldr	r1, [pc, #84]	; (1844 <ringbuffer_put+0x6c>)
    17f0:	2251      	movs	r2, #81	; 0x51
    17f2:	0018      	movs	r0, r3
    17f4:	4b14      	ldr	r3, [pc, #80]	; (1848 <ringbuffer_put+0x70>)
    17f6:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    17f8:	687b      	ldr	r3, [r7, #4]
    17fa:	681a      	ldr	r2, [r3, #0]
    17fc:	687b      	ldr	r3, [r7, #4]
    17fe:	68d9      	ldr	r1, [r3, #12]
    1800:	687b      	ldr	r3, [r7, #4]
    1802:	685b      	ldr	r3, [r3, #4]
    1804:	400b      	ands	r3, r1
    1806:	18d3      	adds	r3, r2, r3
    1808:	1cfa      	adds	r2, r7, #3
    180a:	7812      	ldrb	r2, [r2, #0]
    180c:	701a      	strb	r2, [r3, #0]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    180e:	687b      	ldr	r3, [r7, #4]
    1810:	68da      	ldr	r2, [r3, #12]
    1812:	687b      	ldr	r3, [r7, #4]
    1814:	689b      	ldr	r3, [r3, #8]
    1816:	1ad2      	subs	r2, r2, r3
    1818:	687b      	ldr	r3, [r7, #4]
    181a:	685b      	ldr	r3, [r3, #4]
    181c:	429a      	cmp	r2, r3
    181e:	d906      	bls.n	182e <ringbuffer_put+0x56>
		rb->read_index = rb->write_index - rb->size;
    1820:	687b      	ldr	r3, [r7, #4]
    1822:	68da      	ldr	r2, [r3, #12]
    1824:	687b      	ldr	r3, [r7, #4]
    1826:	685b      	ldr	r3, [r3, #4]
    1828:	1ad2      	subs	r2, r2, r3
    182a:	687b      	ldr	r3, [r7, #4]
    182c:	609a      	str	r2, [r3, #8]
	}

	rb->write_index++;
    182e:	687b      	ldr	r3, [r7, #4]
    1830:	68db      	ldr	r3, [r3, #12]
    1832:	1c5a      	adds	r2, r3, #1
    1834:	687b      	ldr	r3, [r7, #4]
    1836:	60da      	str	r2, [r3, #12]

	return ERR_NONE;
    1838:	2300      	movs	r3, #0
}
    183a:	0018      	movs	r0, r3
    183c:	46bd      	mov	sp, r7
    183e:	b002      	add	sp, #8
    1840:	bd80      	pop	{r7, pc}
    1842:	46c0      	nop			; (mov r8, r8)
    1844:	00004bcc 	.word	0x00004bcc
    1848:	000015e7 	.word	0x000015e7

0000184c <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    184c:	b580      	push	{r7, lr}
    184e:	b082      	sub	sp, #8
    1850:	af00      	add	r7, sp, #0
    1852:	6078      	str	r0, [r7, #4]
	ASSERT(rb);
    1854:	687b      	ldr	r3, [r7, #4]
    1856:	1e5a      	subs	r2, r3, #1
    1858:	4193      	sbcs	r3, r2
    185a:	b2db      	uxtb	r3, r3
    185c:	4906      	ldr	r1, [pc, #24]	; (1878 <ringbuffer_num+0x2c>)
    185e:	2267      	movs	r2, #103	; 0x67
    1860:	0018      	movs	r0, r3
    1862:	4b06      	ldr	r3, [pc, #24]	; (187c <ringbuffer_num+0x30>)
    1864:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    1866:	687b      	ldr	r3, [r7, #4]
    1868:	68da      	ldr	r2, [r3, #12]
    186a:	687b      	ldr	r3, [r7, #4]
    186c:	689b      	ldr	r3, [r3, #8]
    186e:	1ad3      	subs	r3, r2, r3
}
    1870:	0018      	movs	r0, r3
    1872:	46bd      	mov	sp, r7
    1874:	b002      	add	sp, #8
    1876:	bd80      	pop	{r7, pc}
    1878:	00004bcc 	.word	0x00004bcc
    187c:	000015e7 	.word	0x000015e7

00001880 <hri_nvmctrl_set_CTRLB_RWS_bf>:
	((Nvmctrl *)hw)->CTRLB.reg ^= NVMCTRL_CTRLB_CACHEDIS;
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
    1880:	b580      	push	{r7, lr}
    1882:	b082      	sub	sp, #8
    1884:	af00      	add	r7, sp, #0
    1886:	6078      	str	r0, [r7, #4]
    1888:	6039      	str	r1, [r7, #0]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
    188a:	687b      	ldr	r3, [r7, #4]
    188c:	685a      	ldr	r2, [r3, #4]
    188e:	683b      	ldr	r3, [r7, #0]
    1890:	005b      	lsls	r3, r3, #1
    1892:	211e      	movs	r1, #30
    1894:	400b      	ands	r3, r1
    1896:	431a      	orrs	r2, r3
    1898:	687b      	ldr	r3, [r7, #4]
    189a:	605a      	str	r2, [r3, #4]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    189c:	46c0      	nop			; (mov r8, r8)
    189e:	46bd      	mov	sp, r7
    18a0:	b002      	add	sp, #8
    18a2:	bd80      	pop	{r7, pc}

000018a4 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    18a4:	b580      	push	{r7, lr}
    18a6:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    18a8:	4b08      	ldr	r3, [pc, #32]	; (18cc <_init_chip+0x28>)
    18aa:	2100      	movs	r1, #0
    18ac:	0018      	movs	r0, r3
    18ae:	4b08      	ldr	r3, [pc, #32]	; (18d0 <_init_chip+0x2c>)
    18b0:	4798      	blx	r3

	_pm_init();
    18b2:	4b08      	ldr	r3, [pc, #32]	; (18d4 <_init_chip+0x30>)
    18b4:	4798      	blx	r3
	_sysctrl_init_sources();
    18b6:	4b08      	ldr	r3, [pc, #32]	; (18d8 <_init_chip+0x34>)
    18b8:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_sysctrl_init_referenced_generators();
    18ba:	4b08      	ldr	r3, [pc, #32]	; (18dc <_init_chip+0x38>)
    18bc:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    18be:	20ff      	movs	r0, #255	; 0xff
    18c0:	4b07      	ldr	r3, [pc, #28]	; (18e0 <_init_chip+0x3c>)
    18c2:	4798      	blx	r3
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
    18c4:	46c0      	nop			; (mov r8, r8)
    18c6:	46bd      	mov	sp, r7
    18c8:	bd80      	pop	{r7, pc}
    18ca:	46c0      	nop			; (mov r8, r8)
    18cc:	41004000 	.word	0x41004000
    18d0:	00001881 	.word	0x00001881
    18d4:	0000228d 	.word	0x0000228d
    18d8:	00003249 	.word	0x00003249
    18dc:	0000330d 	.word	0x0000330d
    18e0:	00001941 	.word	0x00001941

000018e4 <hri_gclk_wait_for_sync>:
{
    18e4:	b580      	push	{r7, lr}
    18e6:	b082      	sub	sp, #8
    18e8:	af00      	add	r7, sp, #0
    18ea:	6078      	str	r0, [r7, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
    18ec:	46c0      	nop			; (mov r8, r8)
    18ee:	687b      	ldr	r3, [r7, #4]
    18f0:	785b      	ldrb	r3, [r3, #1]
    18f2:	061b      	lsls	r3, r3, #24
    18f4:	0fdb      	lsrs	r3, r3, #31
    18f6:	b2db      	uxtb	r3, r3
    18f8:	2b00      	cmp	r3, #0
    18fa:	d1f8      	bne.n	18ee <hri_gclk_wait_for_sync+0xa>
}
    18fc:	46c0      	nop			; (mov r8, r8)
    18fe:	46bd      	mov	sp, r7
    1900:	b002      	add	sp, #8
    1902:	bd80      	pop	{r7, pc}

00001904 <hri_gclk_write_GENCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data)
{
    1904:	b580      	push	{r7, lr}
    1906:	b082      	sub	sp, #8
    1908:	af00      	add	r7, sp, #0
    190a:	6078      	str	r0, [r7, #4]
    190c:	6039      	str	r1, [r7, #0]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENCTRL.reg = data;
    190e:	687b      	ldr	r3, [r7, #4]
    1910:	683a      	ldr	r2, [r7, #0]
    1912:	605a      	str	r2, [r3, #4]
	hri_gclk_wait_for_sync(hw);
    1914:	687b      	ldr	r3, [r7, #4]
    1916:	0018      	movs	r0, r3
    1918:	4b02      	ldr	r3, [pc, #8]	; (1924 <hri_gclk_write_GENCTRL_reg+0x20>)
    191a:	4798      	blx	r3
	GCLK_CRITICAL_SECTION_LEAVE();
}
    191c:	46c0      	nop			; (mov r8, r8)
    191e:	46bd      	mov	sp, r7
    1920:	b002      	add	sp, #8
    1922:	bd80      	pop	{r7, pc}
    1924:	000018e5 	.word	0x000018e5

00001928 <hri_gclk_write_GENDIV_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
    1928:	b580      	push	{r7, lr}
    192a:	b082      	sub	sp, #8
    192c:	af00      	add	r7, sp, #0
    192e:	6078      	str	r0, [r7, #4]
    1930:	6039      	str	r1, [r7, #0]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
    1932:	687b      	ldr	r3, [r7, #4]
    1934:	683a      	ldr	r2, [r7, #0]
    1936:	609a      	str	r2, [r3, #8]
	GCLK_CRITICAL_SECTION_LEAVE();
}
    1938:	46c0      	nop			; (mov r8, r8)
    193a:	46bd      	mov	sp, r7
    193c:	b002      	add	sp, #8
    193e:	bd80      	pop	{r7, pc}

00001940 <_gclk_init_generators_by_fref>:
	        | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    1940:	b580      	push	{r7, lr}
    1942:	b082      	sub	sp, #8
    1944:	af00      	add	r7, sp, #0
    1946:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1948:	687b      	ldr	r3, [r7, #4]
    194a:	2201      	movs	r2, #1
    194c:	4013      	ands	r3, r2
    194e:	d00d      	beq.n	196c <_gclk_init_generators_by_fref+0x2c>
		hri_gclk_write_GENDIV_reg(GCLK, GCLK_GENDIV_DIV(CONF_GCLK_GEN_0_DIV) | GCLK_GENDIV_ID(0));
    1950:	2380      	movs	r3, #128	; 0x80
    1952:	005b      	lsls	r3, r3, #1
    1954:	4a18      	ldr	r2, [pc, #96]	; (19b8 <_gclk_init_generators_by_fref+0x78>)
    1956:	0019      	movs	r1, r3
    1958:	0010      	movs	r0, r2
    195a:	4b18      	ldr	r3, [pc, #96]	; (19bc <_gclk_init_generators_by_fref+0x7c>)
    195c:	4798      	blx	r3
		hri_gclk_write_GENCTRL_reg(
    195e:	2383      	movs	r3, #131	; 0x83
    1960:	025b      	lsls	r3, r3, #9
    1962:	4a15      	ldr	r2, [pc, #84]	; (19b8 <_gclk_init_generators_by_fref+0x78>)
    1964:	0019      	movs	r1, r3
    1966:	0010      	movs	r0, r2
    1968:	4b15      	ldr	r3, [pc, #84]	; (19c0 <_gclk_init_generators_by_fref+0x80>)
    196a:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SRC | GCLK_GENCTRL_ID(1));
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    196c:	687b      	ldr	r3, [r7, #4]
    196e:	2204      	movs	r2, #4
    1970:	4013      	ands	r3, r2
    1972:	d00c      	beq.n	198e <_gclk_init_generators_by_fref+0x4e>
		hri_gclk_write_GENDIV_reg(GCLK, GCLK_GENDIV_DIV(CONF_GCLK_GEN_2_DIV) | GCLK_GENDIV_ID(2));
    1974:	2381      	movs	r3, #129	; 0x81
    1976:	005b      	lsls	r3, r3, #1
    1978:	4a0f      	ldr	r2, [pc, #60]	; (19b8 <_gclk_init_generators_by_fref+0x78>)
    197a:	0019      	movs	r1, r3
    197c:	0010      	movs	r0, r2
    197e:	4b0f      	ldr	r3, [pc, #60]	; (19bc <_gclk_init_generators_by_fref+0x7c>)
    1980:	4798      	blx	r3
		hri_gclk_write_GENCTRL_reg(
    1982:	4a10      	ldr	r2, [pc, #64]	; (19c4 <_gclk_init_generators_by_fref+0x84>)
    1984:	4b0c      	ldr	r3, [pc, #48]	; (19b8 <_gclk_init_generators_by_fref+0x78>)
    1986:	0011      	movs	r1, r2
    1988:	0018      	movs	r0, r3
    198a:	4b0d      	ldr	r3, [pc, #52]	; (19c0 <_gclk_init_generators_by_fref+0x80>)
    198c:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SRC | GCLK_GENCTRL_ID(2));
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    198e:	687b      	ldr	r3, [r7, #4]
    1990:	2208      	movs	r2, #8
    1992:	4013      	ands	r3, r2
    1994:	d00c      	beq.n	19b0 <_gclk_init_generators_by_fref+0x70>
		hri_gclk_write_GENDIV_reg(GCLK, GCLK_GENDIV_DIV(CONF_GCLK_GEN_3_DIV) | GCLK_GENDIV_ID(3));
    1996:	2304      	movs	r3, #4
    1998:	33ff      	adds	r3, #255	; 0xff
    199a:	4a07      	ldr	r2, [pc, #28]	; (19b8 <_gclk_init_generators_by_fref+0x78>)
    199c:	0019      	movs	r1, r3
    199e:	0010      	movs	r0, r2
    19a0:	4b06      	ldr	r3, [pc, #24]	; (19bc <_gclk_init_generators_by_fref+0x7c>)
    19a2:	4798      	blx	r3
		hri_gclk_write_GENCTRL_reg(
    19a4:	4a08      	ldr	r2, [pc, #32]	; (19c8 <_gclk_init_generators_by_fref+0x88>)
    19a6:	4b04      	ldr	r3, [pc, #16]	; (19b8 <_gclk_init_generators_by_fref+0x78>)
    19a8:	0011      	movs	r1, r2
    19aa:	0018      	movs	r0, r3
    19ac:	4b04      	ldr	r3, [pc, #16]	; (19c0 <_gclk_init_generators_by_fref+0x80>)
    19ae:	4798      	blx	r3
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
    19b0:	46c0      	nop			; (mov r8, r8)
    19b2:	46bd      	mov	sp, r7
    19b4:	b002      	add	sp, #8
    19b6:	bd80      	pop	{r7, pc}
    19b8:	40000c00 	.word	0x40000c00
    19bc:	00001929 	.word	0x00001929
    19c0:	00001905 	.word	0x00001905
    19c4:	00010602 	.word	0x00010602
    19c8:	00010603 	.word	0x00010603

000019cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    19cc:	b580      	push	{r7, lr}
    19ce:	b082      	sub	sp, #8
    19d0:	af00      	add	r7, sp, #0
    19d2:	0002      	movs	r2, r0
    19d4:	1dfb      	adds	r3, r7, #7
    19d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    19d8:	1dfb      	adds	r3, r7, #7
    19da:	781b      	ldrb	r3, [r3, #0]
    19dc:	2b7f      	cmp	r3, #127	; 0x7f
    19de:	d809      	bhi.n	19f4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    19e0:	4b06      	ldr	r3, [pc, #24]	; (19fc <__NVIC_EnableIRQ+0x30>)
    19e2:	1dfa      	adds	r2, r7, #7
    19e4:	7812      	ldrb	r2, [r2, #0]
    19e6:	0011      	movs	r1, r2
    19e8:	221f      	movs	r2, #31
    19ea:	400a      	ands	r2, r1
    19ec:	2101      	movs	r1, #1
    19ee:	4091      	lsls	r1, r2
    19f0:	000a      	movs	r2, r1
    19f2:	601a      	str	r2, [r3, #0]
  }
}
    19f4:	46c0      	nop			; (mov r8, r8)
    19f6:	46bd      	mov	sp, r7
    19f8:	b002      	add	sp, #8
    19fa:	bd80      	pop	{r7, pc}
    19fc:	e000e100 	.word	0xe000e100

00001a00 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1a00:	b580      	push	{r7, lr}
    1a02:	b082      	sub	sp, #8
    1a04:	af00      	add	r7, sp, #0
    1a06:	0002      	movs	r2, r0
    1a08:	1dfb      	adds	r3, r7, #7
    1a0a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    1a0c:	1dfb      	adds	r3, r7, #7
    1a0e:	781b      	ldrb	r3, [r3, #0]
    1a10:	2b7f      	cmp	r3, #127	; 0x7f
    1a12:	d80e      	bhi.n	1a32 <__NVIC_DisableIRQ+0x32>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a14:	4909      	ldr	r1, [pc, #36]	; (1a3c <__NVIC_DisableIRQ+0x3c>)
    1a16:	1dfb      	adds	r3, r7, #7
    1a18:	781b      	ldrb	r3, [r3, #0]
    1a1a:	001a      	movs	r2, r3
    1a1c:	231f      	movs	r3, #31
    1a1e:	4013      	ands	r3, r2
    1a20:	2201      	movs	r2, #1
    1a22:	409a      	lsls	r2, r3
    1a24:	0013      	movs	r3, r2
    1a26:	2280      	movs	r2, #128	; 0x80
    1a28:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    1a2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1a2e:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
    1a32:	46c0      	nop			; (mov r8, r8)
    1a34:	46bd      	mov	sp, r7
    1a36:	b002      	add	sp, #8
    1a38:	bd80      	pop	{r7, pc}
    1a3a:	46c0      	nop			; (mov r8, r8)
    1a3c:	e000e100 	.word	0xe000e100

00001a40 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1a40:	b580      	push	{r7, lr}
    1a42:	b082      	sub	sp, #8
    1a44:	af00      	add	r7, sp, #0
    1a46:	0002      	movs	r2, r0
    1a48:	1dfb      	adds	r3, r7, #7
    1a4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    1a4c:	1dfb      	adds	r3, r7, #7
    1a4e:	781b      	ldrb	r3, [r3, #0]
    1a50:	2b7f      	cmp	r3, #127	; 0x7f
    1a52:	d80a      	bhi.n	1a6a <__NVIC_ClearPendingIRQ+0x2a>
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a54:	4907      	ldr	r1, [pc, #28]	; (1a74 <__NVIC_ClearPendingIRQ+0x34>)
    1a56:	1dfb      	adds	r3, r7, #7
    1a58:	781b      	ldrb	r3, [r3, #0]
    1a5a:	001a      	movs	r2, r3
    1a5c:	231f      	movs	r3, #31
    1a5e:	4013      	ands	r3, r2
    1a60:	2201      	movs	r2, #1
    1a62:	409a      	lsls	r2, r3
    1a64:	23c0      	movs	r3, #192	; 0xc0
    1a66:	005b      	lsls	r3, r3, #1
    1a68:	50ca      	str	r2, [r1, r3]
  }
}
    1a6a:	46c0      	nop			; (mov r8, r8)
    1a6c:	46bd      	mov	sp, r7
    1a6e:	b002      	add	sp, #8
    1a70:	bd80      	pop	{r7, pc}
    1a72:	46c0      	nop			; (mov r8, r8)
    1a74:	e000e100 	.word	0xe000e100

00001a78 <hri_nvmctrl_get_interrupt_READY_bit>:
{
    1a78:	b580      	push	{r7, lr}
    1a7a:	b082      	sub	sp, #8
    1a7c:	af00      	add	r7, sp, #0
    1a7e:	6078      	str	r0, [r7, #4]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_READY) >> NVMCTRL_INTFLAG_READY_Pos;
    1a80:	687b      	ldr	r3, [r7, #4]
    1a82:	7d1b      	ldrb	r3, [r3, #20]
    1a84:	b2db      	uxtb	r3, r3
    1a86:	001a      	movs	r2, r3
    1a88:	2301      	movs	r3, #1
    1a8a:	4013      	ands	r3, r2
    1a8c:	1e5a      	subs	r2, r3, #1
    1a8e:	4193      	sbcs	r3, r2
    1a90:	b2db      	uxtb	r3, r3
}
    1a92:	0018      	movs	r0, r3
    1a94:	46bd      	mov	sp, r7
    1a96:	b002      	add	sp, #8
    1a98:	bd80      	pop	{r7, pc}

00001a9a <hri_nvmctrl_get_interrupt_ERROR_bit>:
{
    1a9a:	b580      	push	{r7, lr}
    1a9c:	b082      	sub	sp, #8
    1a9e:	af00      	add	r7, sp, #0
    1aa0:	6078      	str	r0, [r7, #4]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_ERROR) >> NVMCTRL_INTFLAG_ERROR_Pos;
    1aa2:	687b      	ldr	r3, [r7, #4]
    1aa4:	7d1b      	ldrb	r3, [r3, #20]
    1aa6:	b2db      	uxtb	r3, r3
    1aa8:	085b      	lsrs	r3, r3, #1
    1aaa:	2201      	movs	r2, #1
    1aac:	4013      	ands	r3, r2
    1aae:	1e5a      	subs	r2, r3, #1
    1ab0:	4193      	sbcs	r3, r2
    1ab2:	b2db      	uxtb	r3, r3
}
    1ab4:	0018      	movs	r0, r3
    1ab6:	46bd      	mov	sp, r7
    1ab8:	b002      	add	sp, #8
    1aba:	bd80      	pop	{r7, pc}

00001abc <hri_nvmctrl_clear_interrupt_ERROR_bit>:
{
    1abc:	b580      	push	{r7, lr}
    1abe:	b082      	sub	sp, #8
    1ac0:	af00      	add	r7, sp, #0
    1ac2:	6078      	str	r0, [r7, #4]
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_ERROR;
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	2202      	movs	r2, #2
    1ac8:	751a      	strb	r2, [r3, #20]
}
    1aca:	46c0      	nop			; (mov r8, r8)
    1acc:	46bd      	mov	sp, r7
    1ace:	b002      	add	sp, #8
    1ad0:	bd80      	pop	{r7, pc}

00001ad2 <hri_nvmctrl_write_CTRLA_reg>:
{
    1ad2:	b580      	push	{r7, lr}
    1ad4:	b082      	sub	sp, #8
    1ad6:	af00      	add	r7, sp, #0
    1ad8:	6078      	str	r0, [r7, #4]
    1ada:	000a      	movs	r2, r1
    1adc:	1cbb      	adds	r3, r7, #2
    1ade:	801a      	strh	r2, [r3, #0]
	((Nvmctrl *)hw)->CTRLA.reg = data;
    1ae0:	687b      	ldr	r3, [r7, #4]
    1ae2:	1cba      	adds	r2, r7, #2
    1ae4:	8812      	ldrh	r2, [r2, #0]
    1ae6:	801a      	strh	r2, [r3, #0]
}
    1ae8:	46c0      	nop			; (mov r8, r8)
    1aea:	46bd      	mov	sp, r7
    1aec:	b002      	add	sp, #8
    1aee:	bd80      	pop	{r7, pc}

00001af0 <hri_nvmctrl_get_CTRLB_reg>:
	((Nvmctrl *)hw)->CTRLB.reg |= mask;
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrlb_reg_t hri_nvmctrl_get_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
    1af0:	b580      	push	{r7, lr}
    1af2:	b084      	sub	sp, #16
    1af4:	af00      	add	r7, sp, #0
    1af6:	6078      	str	r0, [r7, #4]
    1af8:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	tmp = ((Nvmctrl *)hw)->CTRLB.reg;
    1afa:	687b      	ldr	r3, [r7, #4]
    1afc:	685b      	ldr	r3, [r3, #4]
    1afe:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1b00:	68fb      	ldr	r3, [r7, #12]
    1b02:	683a      	ldr	r2, [r7, #0]
    1b04:	4013      	ands	r3, r2
    1b06:	60fb      	str	r3, [r7, #12]
	return tmp;
    1b08:	68fb      	ldr	r3, [r7, #12]
}
    1b0a:	0018      	movs	r0, r3
    1b0c:	46bd      	mov	sp, r7
    1b0e:	b004      	add	sp, #16
    1b10:	bd80      	pop	{r7, pc}

00001b12 <hri_nvmctrl_write_CTRLB_reg>:

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
    1b12:	b580      	push	{r7, lr}
    1b14:	b082      	sub	sp, #8
    1b16:	af00      	add	r7, sp, #0
    1b18:	6078      	str	r0, [r7, #4]
    1b1a:	6039      	str	r1, [r7, #0]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    1b1c:	687b      	ldr	r3, [r7, #4]
    1b1e:	683a      	ldr	r2, [r7, #0]
    1b20:	605a      	str	r2, [r3, #4]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    1b22:	46c0      	nop			; (mov r8, r8)
    1b24:	46bd      	mov	sp, r7
    1b26:	b002      	add	sp, #8
    1b28:	bd80      	pop	{r7, pc}

00001b2a <hri_nvmctrl_write_ADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_nvmctrl_write_ADDR_reg(const void *const hw, hri_nvmctrl_addr_reg_t data)
{
    1b2a:	b580      	push	{r7, lr}
    1b2c:	b082      	sub	sp, #8
    1b2e:	af00      	add	r7, sp, #0
    1b30:	6078      	str	r0, [r7, #4]
    1b32:	6039      	str	r1, [r7, #0]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->ADDR.reg = data;
    1b34:	687b      	ldr	r3, [r7, #4]
    1b36:	683a      	ldr	r2, [r7, #0]
    1b38:	61da      	str	r2, [r3, #28]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    1b3a:	46c0      	nop			; (mov r8, r8)
    1b3c:	46bd      	mov	sp, r7
    1b3e:	b002      	add	sp, #8
    1b40:	bd80      	pop	{r7, pc}

00001b42 <hri_nvmctrl_get_LOCK_reg>:
	((Nvmctrl *)hw)->LOCK.reg |= mask;
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_lock_reg_t hri_nvmctrl_get_LOCK_reg(const void *const hw, hri_nvmctrl_lock_reg_t mask)
{
    1b42:	b580      	push	{r7, lr}
    1b44:	b084      	sub	sp, #16
    1b46:	af00      	add	r7, sp, #0
    1b48:	6078      	str	r0, [r7, #4]
    1b4a:	000a      	movs	r2, r1
    1b4c:	1cbb      	adds	r3, r7, #2
    1b4e:	801a      	strh	r2, [r3, #0]
	uint16_t tmp;
	tmp = ((Nvmctrl *)hw)->LOCK.reg;
    1b50:	230e      	movs	r3, #14
    1b52:	18fb      	adds	r3, r7, r3
    1b54:	687a      	ldr	r2, [r7, #4]
    1b56:	8c12      	ldrh	r2, [r2, #32]
    1b58:	801a      	strh	r2, [r3, #0]
	tmp &= mask;
    1b5a:	230e      	movs	r3, #14
    1b5c:	18fb      	adds	r3, r7, r3
    1b5e:	220e      	movs	r2, #14
    1b60:	18ba      	adds	r2, r7, r2
    1b62:	1cb9      	adds	r1, r7, #2
    1b64:	8812      	ldrh	r2, [r2, #0]
    1b66:	8809      	ldrh	r1, [r1, #0]
    1b68:	400a      	ands	r2, r1
    1b6a:	801a      	strh	r2, [r3, #0]
	return tmp;
    1b6c:	230e      	movs	r3, #14
    1b6e:	18fb      	adds	r3, r7, r3
    1b70:	881b      	ldrh	r3, [r3, #0]
}
    1b72:	0018      	movs	r0, r3
    1b74:	46bd      	mov	sp, r7
    1b76:	b004      	add	sp, #16
    1b78:	bd80      	pop	{r7, pc}

00001b7a <hri_nvmctrl_clear_STATUS_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_nvmctrl_clear_STATUS_reg(const void *const hw, hri_nvmctrl_status_reg_t mask)
{
    1b7a:	b580      	push	{r7, lr}
    1b7c:	b082      	sub	sp, #8
    1b7e:	af00      	add	r7, sp, #0
    1b80:	6078      	str	r0, [r7, #4]
    1b82:	000a      	movs	r2, r1
    1b84:	1cbb      	adds	r3, r7, #2
    1b86:	801a      	strh	r2, [r3, #0]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->STATUS.reg = mask;
    1b88:	687b      	ldr	r3, [r7, #4]
    1b8a:	1cba      	adds	r2, r7, #2
    1b8c:	8812      	ldrh	r2, [r2, #0]
    1b8e:	831a      	strh	r2, [r3, #24]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    1b90:	46c0      	nop			; (mov r8, r8)
    1b92:	46bd      	mov	sp, r7
    1b94:	b002      	add	sp, #8
    1b96:	bd80      	pop	{r7, pc}

00001b98 <_flash_init>:

/**
 * \brief Initialize NVM
 */
int32_t _flash_init(struct _flash_device *const device, void *const hw)
{
    1b98:	b580      	push	{r7, lr}
    1b9a:	b084      	sub	sp, #16
    1b9c:	af00      	add	r7, sp, #0
    1b9e:	6078      	str	r0, [r7, #4]
    1ba0:	6039      	str	r1, [r7, #0]
	ASSERT(device && (hw == NVMCTRL));
    1ba2:	687b      	ldr	r3, [r7, #4]
    1ba4:	2b00      	cmp	r3, #0
    1ba6:	d005      	beq.n	1bb4 <_flash_init+0x1c>
    1ba8:	683b      	ldr	r3, [r7, #0]
    1baa:	4a1c      	ldr	r2, [pc, #112]	; (1c1c <_flash_init+0x84>)
    1bac:	4293      	cmp	r3, r2
    1bae:	d101      	bne.n	1bb4 <_flash_init+0x1c>
    1bb0:	2301      	movs	r3, #1
    1bb2:	e000      	b.n	1bb6 <_flash_init+0x1e>
    1bb4:	2300      	movs	r3, #0
    1bb6:	1c1a      	adds	r2, r3, #0
    1bb8:	2301      	movs	r3, #1
    1bba:	4013      	ands	r3, r2
    1bbc:	b2db      	uxtb	r3, r3
    1bbe:	4918      	ldr	r1, [pc, #96]	; (1c20 <_flash_init+0x88>)
    1bc0:	2246      	movs	r2, #70	; 0x46
    1bc2:	0018      	movs	r0, r3
    1bc4:	4b17      	ldr	r3, [pc, #92]	; (1c24 <_flash_init+0x8c>)
    1bc6:	4798      	blx	r3
	uint32_t ctrlb;

	device->hw = hw;
    1bc8:	687b      	ldr	r3, [r7, #4]
    1bca:	683a      	ldr	r2, [r7, #0]
    1bcc:	611a      	str	r2, [r3, #16]
	ctrlb      = _nvm.ctrlb & ~(NVMCTRL_CTRLB_RWS_Msk | NVMCTRL_CTRLB_MANW);
    1bce:	4b16      	ldr	r3, [pc, #88]	; (1c28 <_flash_init+0x90>)
    1bd0:	681b      	ldr	r3, [r3, #0]
    1bd2:	229e      	movs	r2, #158	; 0x9e
    1bd4:	4393      	bics	r3, r2
    1bd6:	60fb      	str	r3, [r7, #12]
	ctrlb |= hri_nvmctrl_get_CTRLB_reg(device->hw, NVMCTRL_CTRLB_RWS_Msk | NVMCTRL_CTRLB_MANW);
    1bd8:	687b      	ldr	r3, [r7, #4]
    1bda:	691b      	ldr	r3, [r3, #16]
    1bdc:	219e      	movs	r1, #158	; 0x9e
    1bde:	0018      	movs	r0, r3
    1be0:	4b12      	ldr	r3, [pc, #72]	; (1c2c <_flash_init+0x94>)
    1be2:	4798      	blx	r3
    1be4:	0002      	movs	r2, r0
    1be6:	68fb      	ldr	r3, [r7, #12]
    1be8:	4313      	orrs	r3, r2
    1bea:	60fb      	str	r3, [r7, #12]
	hri_nvmctrl_write_CTRLB_reg(device->hw, ctrlb);
    1bec:	687b      	ldr	r3, [r7, #4]
    1bee:	691b      	ldr	r3, [r3, #16]
    1bf0:	68fa      	ldr	r2, [r7, #12]
    1bf2:	0011      	movs	r1, r2
    1bf4:	0018      	movs	r0, r3
    1bf6:	4b0e      	ldr	r3, [pc, #56]	; (1c30 <_flash_init+0x98>)
    1bf8:	4798      	blx	r3

	_nvm_dev = device;
    1bfa:	4b0e      	ldr	r3, [pc, #56]	; (1c34 <_flash_init+0x9c>)
    1bfc:	687a      	ldr	r2, [r7, #4]
    1bfe:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(NVMCTRL_IRQn);
    1c00:	2005      	movs	r0, #5
    1c02:	4b0d      	ldr	r3, [pc, #52]	; (1c38 <_flash_init+0xa0>)
    1c04:	4798      	blx	r3
	NVIC_ClearPendingIRQ(NVMCTRL_IRQn);
    1c06:	2005      	movs	r0, #5
    1c08:	4b0c      	ldr	r3, [pc, #48]	; (1c3c <_flash_init+0xa4>)
    1c0a:	4798      	blx	r3
	NVIC_EnableIRQ(NVMCTRL_IRQn);
    1c0c:	2005      	movs	r0, #5
    1c0e:	4b0c      	ldr	r3, [pc, #48]	; (1c40 <_flash_init+0xa8>)
    1c10:	4798      	blx	r3
	return ERR_NONE;
    1c12:	2300      	movs	r3, #0
}
    1c14:	0018      	movs	r0, r3
    1c16:	46bd      	mov	sp, r7
    1c18:	b004      	add	sp, #16
    1c1a:	bd80      	pop	{r7, pc}
    1c1c:	41004000 	.word	0x41004000
    1c20:	00004bf0 	.word	0x00004bf0
    1c24:	000015e7 	.word	0x000015e7
    1c28:	20000490 	.word	0x20000490
    1c2c:	00001af1 	.word	0x00001af1
    1c30:	00001b13 	.word	0x00001b13
    1c34:	20000494 	.word	0x20000494
    1c38:	00001a01 	.word	0x00001a01
    1c3c:	00001a41 	.word	0x00001a41
    1c40:	000019cd 	.word	0x000019cd

00001c44 <_flash_get_page_size>:

/**
 * \brief Get the flash page size.
 */
uint32_t _flash_get_page_size(struct _flash_device *const device)
{
    1c44:	b580      	push	{r7, lr}
    1c46:	b082      	sub	sp, #8
    1c48:	af00      	add	r7, sp, #0
    1c4a:	6078      	str	r0, [r7, #4]
	(void)device;
	return (uint32_t)NVMCTRL_PAGE_SIZE;
    1c4c:	2340      	movs	r3, #64	; 0x40
}
    1c4e:	0018      	movs	r0, r3
    1c50:	46bd      	mov	sp, r7
    1c52:	b002      	add	sp, #8
    1c54:	bd80      	pop	{r7, pc}

00001c56 <_flash_get_total_pages>:

/**
 * \brief Get the numbers of flash page.
 */
uint32_t _flash_get_total_pages(struct _flash_device *const device)
{
    1c56:	b580      	push	{r7, lr}
    1c58:	b082      	sub	sp, #8
    1c5a:	af00      	add	r7, sp, #0
    1c5c:	6078      	str	r0, [r7, #4]
	(void)device;
	return (uint32_t)FLASH_NB_OF_PAGES;
    1c5e:	2380      	movs	r3, #128	; 0x80
    1c60:	015b      	lsls	r3, r3, #5
}
    1c62:	0018      	movs	r0, r3
    1c64:	46bd      	mov	sp, r7
    1c66:	b002      	add	sp, #8
    1c68:	bd80      	pop	{r7, pc}
	...

00001c6c <_flash_read>:

/**
 * \brief Reads a number of bytes to a page in the internal Flash.
 */
void _flash_read(struct _flash_device *const device, const uint32_t src_addr, uint8_t *buffer, uint32_t length)
{
    1c6c:	b580      	push	{r7, lr}
    1c6e:	b088      	sub	sp, #32
    1c70:	af00      	add	r7, sp, #0
    1c72:	60f8      	str	r0, [r7, #12]
    1c74:	60b9      	str	r1, [r7, #8]
    1c76:	607a      	str	r2, [r7, #4]
    1c78:	603b      	str	r3, [r7, #0]
	uint32_t nvm_address = src_addr / 2;
    1c7a:	68bb      	ldr	r3, [r7, #8]
    1c7c:	085b      	lsrs	r3, r3, #1
    1c7e:	61fb      	str	r3, [r7, #28]
	uint32_t i;
	uint16_t data;

	/* Check if the module is busy */
	while (!hri_nvmctrl_get_interrupt_READY_bit(device->hw)) {
    1c80:	46c0      	nop			; (mov r8, r8)
    1c82:	68fb      	ldr	r3, [r7, #12]
    1c84:	691b      	ldr	r3, [r3, #16]
    1c86:	0018      	movs	r0, r3
    1c88:	4b2b      	ldr	r3, [pc, #172]	; (1d38 <_flash_read+0xcc>)
    1c8a:	4798      	blx	r3
    1c8c:	0003      	movs	r3, r0
    1c8e:	001a      	movs	r2, r3
    1c90:	2301      	movs	r3, #1
    1c92:	4053      	eors	r3, r2
    1c94:	b2db      	uxtb	r3, r3
    1c96:	2b00      	cmp	r3, #0
    1c98:	d1f3      	bne.n	1c82 <_flash_read+0x16>
		/* Wait until this module isn't busy */
	}

	/* Clear flags */
	hri_nvmctrl_clear_STATUS_reg(device->hw, NVMCTRL_STATUS_MASK);
    1c9a:	68fb      	ldr	r3, [r7, #12]
    1c9c:	691a      	ldr	r2, [r3, #16]
    1c9e:	2320      	movs	r3, #32
    1ca0:	33ff      	adds	r3, #255	; 0xff
    1ca2:	0019      	movs	r1, r3
    1ca4:	0010      	movs	r0, r2
    1ca6:	4b25      	ldr	r3, [pc, #148]	; (1d3c <_flash_read+0xd0>)
    1ca8:	4798      	blx	r3

	/* Check whether byte address is word-aligned*/
	if (src_addr % 2) {
    1caa:	68bb      	ldr	r3, [r7, #8]
    1cac:	2201      	movs	r2, #1
    1cae:	4013      	ands	r3, r2
    1cb0:	d013      	beq.n	1cda <_flash_read+0x6e>
		data      = NVM_MEMORY[nvm_address++];
    1cb2:	69fb      	ldr	r3, [r7, #28]
    1cb4:	1c5a      	adds	r2, r3, #1
    1cb6:	61fa      	str	r2, [r7, #28]
    1cb8:	005b      	lsls	r3, r3, #1
    1cba:	001a      	movs	r2, r3
    1cbc:	2316      	movs	r3, #22
    1cbe:	18fb      	adds	r3, r7, r3
    1cc0:	8812      	ldrh	r2, [r2, #0]
    1cc2:	801a      	strh	r2, [r3, #0]
		buffer[0] = data >> 8;
    1cc4:	2316      	movs	r3, #22
    1cc6:	18fb      	adds	r3, r7, r3
    1cc8:	881b      	ldrh	r3, [r3, #0]
    1cca:	0a1b      	lsrs	r3, r3, #8
    1ccc:	b29b      	uxth	r3, r3
    1cce:	b2da      	uxtb	r2, r3
    1cd0:	687b      	ldr	r3, [r7, #4]
    1cd2:	701a      	strb	r2, [r3, #0]
		i         = 1;
    1cd4:	2301      	movs	r3, #1
    1cd6:	61bb      	str	r3, [r7, #24]
    1cd8:	e026      	b.n	1d28 <_flash_read+0xbc>
	} else {
		i = 0;
    1cda:	2300      	movs	r3, #0
    1cdc:	61bb      	str	r3, [r7, #24]
	}

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	while (i < length) {
    1cde:	e023      	b.n	1d28 <_flash_read+0xbc>
		data      = NVM_MEMORY[nvm_address++];
    1ce0:	69fb      	ldr	r3, [r7, #28]
    1ce2:	1c5a      	adds	r2, r3, #1
    1ce4:	61fa      	str	r2, [r7, #28]
    1ce6:	005b      	lsls	r3, r3, #1
    1ce8:	001a      	movs	r2, r3
    1cea:	2316      	movs	r3, #22
    1cec:	18fb      	adds	r3, r7, r3
    1cee:	8812      	ldrh	r2, [r2, #0]
    1cf0:	801a      	strh	r2, [r3, #0]
		buffer[i] = (data & 0xFF);
    1cf2:	687a      	ldr	r2, [r7, #4]
    1cf4:	69bb      	ldr	r3, [r7, #24]
    1cf6:	18d3      	adds	r3, r2, r3
    1cf8:	2216      	movs	r2, #22
    1cfa:	18ba      	adds	r2, r7, r2
    1cfc:	8812      	ldrh	r2, [r2, #0]
    1cfe:	b2d2      	uxtb	r2, r2
    1d00:	701a      	strb	r2, [r3, #0]
		if (i < (length - 1)) {
    1d02:	683b      	ldr	r3, [r7, #0]
    1d04:	1e5a      	subs	r2, r3, #1
    1d06:	69bb      	ldr	r3, [r7, #24]
    1d08:	429a      	cmp	r2, r3
    1d0a:	d90a      	bls.n	1d22 <_flash_read+0xb6>
			buffer[i + 1] = (data >> 8);
    1d0c:	69bb      	ldr	r3, [r7, #24]
    1d0e:	3301      	adds	r3, #1
    1d10:	687a      	ldr	r2, [r7, #4]
    1d12:	18d3      	adds	r3, r2, r3
    1d14:	2216      	movs	r2, #22
    1d16:	18ba      	adds	r2, r7, r2
    1d18:	8812      	ldrh	r2, [r2, #0]
    1d1a:	0a12      	lsrs	r2, r2, #8
    1d1c:	b292      	uxth	r2, r2
    1d1e:	b2d2      	uxtb	r2, r2
    1d20:	701a      	strb	r2, [r3, #0]
		}
		i += 2;
    1d22:	69bb      	ldr	r3, [r7, #24]
    1d24:	3302      	adds	r3, #2
    1d26:	61bb      	str	r3, [r7, #24]
	while (i < length) {
    1d28:	69ba      	ldr	r2, [r7, #24]
    1d2a:	683b      	ldr	r3, [r7, #0]
    1d2c:	429a      	cmp	r2, r3
    1d2e:	d3d7      	bcc.n	1ce0 <_flash_read+0x74>
	}
}
    1d30:	46c0      	nop			; (mov r8, r8)
    1d32:	46bd      	mov	sp, r7
    1d34:	b008      	add	sp, #32
    1d36:	bd80      	pop	{r7, pc}
    1d38:	00001a79 	.word	0x00001a79
    1d3c:	00001b7b 	.word	0x00001b7b

00001d40 <_flash_write>:

/**
 * \brief Writes a number of bytes to a page in the internal Flash.
 */
void _flash_write(struct _flash_device *const device, const uint32_t dst_addr, uint8_t *buffer, uint32_t length)
{
    1d40:	b590      	push	{r4, r7, lr}
    1d42:	b0cd      	sub	sp, #308	; 0x134
    1d44:	af02      	add	r7, sp, #8
    1d46:	60f8      	str	r0, [r7, #12]
    1d48:	60b9      	str	r1, [r7, #8]
    1d4a:	607a      	str	r2, [r7, #4]
    1d4c:	603b      	str	r3, [r7, #0]
	uint8_t  tmp_buffer[NVMCTRL_ROW_PAGES][NVMCTRL_PAGE_SIZE];
	uint32_t row_start_addr, row_end_addr;
	uint32_t i, j, k;
	uint32_t wr_start_addr = dst_addr;
    1d4e:	68bb      	ldr	r3, [r7, #8]
    1d50:	228c      	movs	r2, #140	; 0x8c
    1d52:	0052      	lsls	r2, r2, #1
    1d54:	18ba      	adds	r2, r7, r2
    1d56:	6013      	str	r3, [r2, #0]

	do {
		row_start_addr = wr_start_addr & ~((NVMCTRL_PAGE_SIZE * NVMCTRL_ROW_PAGES) - 1);
    1d58:	238c      	movs	r3, #140	; 0x8c
    1d5a:	005b      	lsls	r3, r3, #1
    1d5c:	18fb      	adds	r3, r7, r3
    1d5e:	681b      	ldr	r3, [r3, #0]
    1d60:	22ff      	movs	r2, #255	; 0xff
    1d62:	4393      	bics	r3, r2
    1d64:	228a      	movs	r2, #138	; 0x8a
    1d66:	0052      	lsls	r2, r2, #1
    1d68:	18ba      	adds	r2, r7, r2
    1d6a:	6013      	str	r3, [r2, #0]
		row_end_addr   = row_start_addr + NVMCTRL_ROW_PAGES * NVMCTRL_PAGE_SIZE - 1;
    1d6c:	238a      	movs	r3, #138	; 0x8a
    1d6e:	005b      	lsls	r3, r3, #1
    1d70:	18fb      	adds	r3, r7, r3
    1d72:	681b      	ldr	r3, [r3, #0]
    1d74:	33ff      	adds	r3, #255	; 0xff
    1d76:	2288      	movs	r2, #136	; 0x88
    1d78:	0052      	lsls	r2, r2, #1
    1d7a:	18ba      	adds	r2, r7, r2
    1d7c:	6013      	str	r3, [r2, #0]

		/* store the erase data into temp buffer before write */
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    1d7e:	2300      	movs	r3, #0
    1d80:	2292      	movs	r2, #146	; 0x92
    1d82:	0052      	lsls	r2, r2, #1
    1d84:	18ba      	adds	r2, r7, r2
    1d86:	6013      	str	r3, [r2, #0]
    1d88:	e01e      	b.n	1dc8 <_flash_write+0x88>
			_flash_read(device, row_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    1d8a:	2392      	movs	r3, #146	; 0x92
    1d8c:	005b      	lsls	r3, r3, #1
    1d8e:	18fb      	adds	r3, r7, r3
    1d90:	681b      	ldr	r3, [r3, #0]
    1d92:	019a      	lsls	r2, r3, #6
    1d94:	238a      	movs	r3, #138	; 0x8a
    1d96:	005b      	lsls	r3, r3, #1
    1d98:	18fb      	adds	r3, r7, r3
    1d9a:	681b      	ldr	r3, [r3, #0]
    1d9c:	18d1      	adds	r1, r2, r3
    1d9e:	2310      	movs	r3, #16
    1da0:	18fa      	adds	r2, r7, r3
    1da2:	2392      	movs	r3, #146	; 0x92
    1da4:	005b      	lsls	r3, r3, #1
    1da6:	18fb      	adds	r3, r7, r3
    1da8:	681b      	ldr	r3, [r3, #0]
    1daa:	019b      	lsls	r3, r3, #6
    1dac:	18d2      	adds	r2, r2, r3
    1dae:	68f8      	ldr	r0, [r7, #12]
    1db0:	2340      	movs	r3, #64	; 0x40
    1db2:	4c63      	ldr	r4, [pc, #396]	; (1f40 <_flash_write+0x200>)
    1db4:	47a0      	blx	r4
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    1db6:	2392      	movs	r3, #146	; 0x92
    1db8:	005b      	lsls	r3, r3, #1
    1dba:	18fb      	adds	r3, r7, r3
    1dbc:	681b      	ldr	r3, [r3, #0]
    1dbe:	3301      	adds	r3, #1
    1dc0:	2292      	movs	r2, #146	; 0x92
    1dc2:	0052      	lsls	r2, r2, #1
    1dc4:	18ba      	adds	r2, r7, r2
    1dc6:	6013      	str	r3, [r2, #0]
    1dc8:	2392      	movs	r3, #146	; 0x92
    1dca:	005b      	lsls	r3, r3, #1
    1dcc:	18fb      	adds	r3, r7, r3
    1dce:	681b      	ldr	r3, [r3, #0]
    1dd0:	2b03      	cmp	r3, #3
    1dd2:	d9da      	bls.n	1d8a <_flash_write+0x4a>
		}

		/* temp buffer update */
		j = (wr_start_addr - row_start_addr) / NVMCTRL_PAGE_SIZE;
    1dd4:	238c      	movs	r3, #140	; 0x8c
    1dd6:	005b      	lsls	r3, r3, #1
    1dd8:	18fb      	adds	r3, r7, r3
    1dda:	681a      	ldr	r2, [r3, #0]
    1ddc:	238a      	movs	r3, #138	; 0x8a
    1dde:	005b      	lsls	r3, r3, #1
    1de0:	18fb      	adds	r3, r7, r3
    1de2:	681b      	ldr	r3, [r3, #0]
    1de4:	1ad3      	subs	r3, r2, r3
    1de6:	099b      	lsrs	r3, r3, #6
    1de8:	2290      	movs	r2, #144	; 0x90
    1dea:	0052      	lsls	r2, r2, #1
    1dec:	18ba      	adds	r2, r7, r2
    1dee:	6013      	str	r3, [r2, #0]
		k = wr_start_addr - row_start_addr - j * NVMCTRL_PAGE_SIZE;
    1df0:	238c      	movs	r3, #140	; 0x8c
    1df2:	005b      	lsls	r3, r3, #1
    1df4:	18fb      	adds	r3, r7, r3
    1df6:	681a      	ldr	r2, [r3, #0]
    1df8:	238a      	movs	r3, #138	; 0x8a
    1dfa:	005b      	lsls	r3, r3, #1
    1dfc:	18fb      	adds	r3, r7, r3
    1dfe:	681b      	ldr	r3, [r3, #0]
    1e00:	1ad2      	subs	r2, r2, r3
    1e02:	2390      	movs	r3, #144	; 0x90
    1e04:	005b      	lsls	r3, r3, #1
    1e06:	18fb      	adds	r3, r7, r3
    1e08:	681b      	ldr	r3, [r3, #0]
    1e0a:	019b      	lsls	r3, r3, #6
    1e0c:	1ad3      	subs	r3, r2, r3
    1e0e:	228e      	movs	r2, #142	; 0x8e
    1e10:	0052      	lsls	r2, r2, #1
    1e12:	18ba      	adds	r2, r7, r2
    1e14:	6013      	str	r3, [r2, #0]
		while ((wr_start_addr <= row_end_addr) && (length > 0)) {
    1e16:	e03c      	b.n	1e92 <_flash_write+0x152>
			tmp_buffer[j][k] = *buffer;
    1e18:	687b      	ldr	r3, [r7, #4]
    1e1a:	7819      	ldrb	r1, [r3, #0]
    1e1c:	4b49      	ldr	r3, [pc, #292]	; (1f44 <_flash_write+0x204>)
    1e1e:	2294      	movs	r2, #148	; 0x94
    1e20:	0052      	lsls	r2, r2, #1
    1e22:	18ba      	adds	r2, r7, r2
    1e24:	18d2      	adds	r2, r2, r3
    1e26:	2390      	movs	r3, #144	; 0x90
    1e28:	005b      	lsls	r3, r3, #1
    1e2a:	18fb      	adds	r3, r7, r3
    1e2c:	681b      	ldr	r3, [r3, #0]
    1e2e:	019b      	lsls	r3, r3, #6
    1e30:	18d2      	adds	r2, r2, r3
    1e32:	238e      	movs	r3, #142	; 0x8e
    1e34:	005b      	lsls	r3, r3, #1
    1e36:	18fb      	adds	r3, r7, r3
    1e38:	681b      	ldr	r3, [r3, #0]
    1e3a:	18d3      	adds	r3, r2, r3
    1e3c:	1c0a      	adds	r2, r1, #0
    1e3e:	701a      	strb	r2, [r3, #0]
			k                = (k + 1) % NVMCTRL_PAGE_SIZE;
    1e40:	238e      	movs	r3, #142	; 0x8e
    1e42:	005b      	lsls	r3, r3, #1
    1e44:	18fb      	adds	r3, r7, r3
    1e46:	681b      	ldr	r3, [r3, #0]
    1e48:	3301      	adds	r3, #1
    1e4a:	223f      	movs	r2, #63	; 0x3f
    1e4c:	4013      	ands	r3, r2
    1e4e:	228e      	movs	r2, #142	; 0x8e
    1e50:	0052      	lsls	r2, r2, #1
    1e52:	18ba      	adds	r2, r7, r2
    1e54:	6013      	str	r3, [r2, #0]
			if (0 == k) {
    1e56:	238e      	movs	r3, #142	; 0x8e
    1e58:	005b      	lsls	r3, r3, #1
    1e5a:	18fb      	adds	r3, r7, r3
    1e5c:	681b      	ldr	r3, [r3, #0]
    1e5e:	2b00      	cmp	r3, #0
    1e60:	d108      	bne.n	1e74 <_flash_write+0x134>
				j++;
    1e62:	2390      	movs	r3, #144	; 0x90
    1e64:	005b      	lsls	r3, r3, #1
    1e66:	18fb      	adds	r3, r7, r3
    1e68:	681b      	ldr	r3, [r3, #0]
    1e6a:	3301      	adds	r3, #1
    1e6c:	2290      	movs	r2, #144	; 0x90
    1e6e:	0052      	lsls	r2, r2, #1
    1e70:	18ba      	adds	r2, r7, r2
    1e72:	6013      	str	r3, [r2, #0]
			}
			wr_start_addr++;
    1e74:	238c      	movs	r3, #140	; 0x8c
    1e76:	005b      	lsls	r3, r3, #1
    1e78:	18fb      	adds	r3, r7, r3
    1e7a:	681b      	ldr	r3, [r3, #0]
    1e7c:	3301      	adds	r3, #1
    1e7e:	228c      	movs	r2, #140	; 0x8c
    1e80:	0052      	lsls	r2, r2, #1
    1e82:	18ba      	adds	r2, r7, r2
    1e84:	6013      	str	r3, [r2, #0]
			buffer++;
    1e86:	687b      	ldr	r3, [r7, #4]
    1e88:	3301      	adds	r3, #1
    1e8a:	607b      	str	r3, [r7, #4]
			length--;
    1e8c:	683b      	ldr	r3, [r7, #0]
    1e8e:	3b01      	subs	r3, #1
    1e90:	603b      	str	r3, [r7, #0]
		while ((wr_start_addr <= row_end_addr) && (length > 0)) {
    1e92:	238c      	movs	r3, #140	; 0x8c
    1e94:	005b      	lsls	r3, r3, #1
    1e96:	18fb      	adds	r3, r7, r3
    1e98:	681a      	ldr	r2, [r3, #0]
    1e9a:	2388      	movs	r3, #136	; 0x88
    1e9c:	005b      	lsls	r3, r3, #1
    1e9e:	18fb      	adds	r3, r7, r3
    1ea0:	681b      	ldr	r3, [r3, #0]
    1ea2:	429a      	cmp	r2, r3
    1ea4:	d802      	bhi.n	1eac <_flash_write+0x16c>
    1ea6:	683b      	ldr	r3, [r7, #0]
    1ea8:	2b00      	cmp	r3, #0
    1eaa:	d1b5      	bne.n	1e18 <_flash_write+0xd8>
		}

		/* erase row before write */
		_flash_erase_row(device->hw, row_start_addr, NVMCTRL_CTRLA_CMD_ER);
    1eac:	68fb      	ldr	r3, [r7, #12]
    1eae:	691b      	ldr	r3, [r3, #16]
    1eb0:	228a      	movs	r2, #138	; 0x8a
    1eb2:	0052      	lsls	r2, r2, #1
    1eb4:	18ba      	adds	r2, r7, r2
    1eb6:	6811      	ldr	r1, [r2, #0]
    1eb8:	2202      	movs	r2, #2
    1eba:	0018      	movs	r0, r3
    1ebc:	4b22      	ldr	r3, [pc, #136]	; (1f48 <_flash_write+0x208>)
    1ebe:	4798      	blx	r3

		/* write buffer to flash */
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    1ec0:	2300      	movs	r3, #0
    1ec2:	2292      	movs	r2, #146	; 0x92
    1ec4:	0052      	lsls	r2, r2, #1
    1ec6:	18ba      	adds	r2, r7, r2
    1ec8:	6013      	str	r3, [r2, #0]
    1eca:	e021      	b.n	1f10 <_flash_write+0x1d0>
			_flash_program(device->hw,
    1ecc:	68fb      	ldr	r3, [r7, #12]
    1ece:	6918      	ldr	r0, [r3, #16]
			               row_start_addr + i * NVMCTRL_PAGE_SIZE,
    1ed0:	2392      	movs	r3, #146	; 0x92
    1ed2:	005b      	lsls	r3, r3, #1
    1ed4:	18fb      	adds	r3, r7, r3
    1ed6:	681b      	ldr	r3, [r3, #0]
    1ed8:	019a      	lsls	r2, r3, #6
			_flash_program(device->hw,
    1eda:	238a      	movs	r3, #138	; 0x8a
    1edc:	005b      	lsls	r3, r3, #1
    1ede:	18fb      	adds	r3, r7, r3
    1ee0:	681b      	ldr	r3, [r3, #0]
    1ee2:	18d1      	adds	r1, r2, r3
			               tmp_buffer[i],
    1ee4:	2310      	movs	r3, #16
    1ee6:	18fa      	adds	r2, r7, r3
    1ee8:	2392      	movs	r3, #146	; 0x92
    1eea:	005b      	lsls	r3, r3, #1
    1eec:	18fb      	adds	r3, r7, r3
    1eee:	681b      	ldr	r3, [r3, #0]
    1ef0:	019b      	lsls	r3, r3, #6
    1ef2:	18d2      	adds	r2, r2, r3
			_flash_program(device->hw,
    1ef4:	2304      	movs	r3, #4
    1ef6:	9300      	str	r3, [sp, #0]
    1ef8:	2340      	movs	r3, #64	; 0x40
    1efa:	4c14      	ldr	r4, [pc, #80]	; (1f4c <_flash_write+0x20c>)
    1efc:	47a0      	blx	r4
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    1efe:	2392      	movs	r3, #146	; 0x92
    1f00:	005b      	lsls	r3, r3, #1
    1f02:	18fb      	adds	r3, r7, r3
    1f04:	681b      	ldr	r3, [r3, #0]
    1f06:	3301      	adds	r3, #1
    1f08:	2292      	movs	r2, #146	; 0x92
    1f0a:	0052      	lsls	r2, r2, #1
    1f0c:	18ba      	adds	r2, r7, r2
    1f0e:	6013      	str	r3, [r2, #0]
    1f10:	2392      	movs	r3, #146	; 0x92
    1f12:	005b      	lsls	r3, r3, #1
    1f14:	18fb      	adds	r3, r7, r3
    1f16:	681b      	ldr	r3, [r3, #0]
    1f18:	2b03      	cmp	r3, #3
    1f1a:	d9d7      	bls.n	1ecc <_flash_write+0x18c>
			               NVMCTRL_PAGE_SIZE,
			               NVMCTRL_CTRLA_CMD_WP);
		}

	} while (row_end_addr < (wr_start_addr + length - 1));
    1f1c:	238c      	movs	r3, #140	; 0x8c
    1f1e:	005b      	lsls	r3, r3, #1
    1f20:	18fb      	adds	r3, r7, r3
    1f22:	681a      	ldr	r2, [r3, #0]
    1f24:	683b      	ldr	r3, [r7, #0]
    1f26:	18d3      	adds	r3, r2, r3
    1f28:	1e5a      	subs	r2, r3, #1
    1f2a:	2388      	movs	r3, #136	; 0x88
    1f2c:	005b      	lsls	r3, r3, #1
    1f2e:	18fb      	adds	r3, r7, r3
    1f30:	681b      	ldr	r3, [r3, #0]
    1f32:	429a      	cmp	r2, r3
    1f34:	d900      	bls.n	1f38 <_flash_write+0x1f8>
    1f36:	e70f      	b.n	1d58 <_flash_write+0x18>
}
    1f38:	46c0      	nop			; (mov r8, r8)
    1f3a:	46bd      	mov	sp, r7
    1f3c:	b04b      	add	sp, #300	; 0x12c
    1f3e:	bd90      	pop	{r4, r7, pc}
    1f40:	00001c6d 	.word	0x00001c6d
    1f44:	fffffee8 	.word	0xfffffee8
    1f48:	00001f91 	.word	0x00001f91
    1f4c:	00002005 	.word	0x00002005

00001f50 <_flash_is_locked>:

/**
 * \brief check whether the region which is pointed by address
 */
bool _flash_is_locked(struct _flash_device *const device, const uint32_t dst_addr)
{
    1f50:	b580      	push	{r7, lr}
    1f52:	b084      	sub	sp, #16
    1f54:	af00      	add	r7, sp, #0
    1f56:	6078      	str	r0, [r7, #4]
    1f58:	6039      	str	r1, [r7, #0]
	uint16_t region_id;

	/* Get region for given page */
	region_id = dst_addr / (NVMCTRL_FLASH_SIZE / 16);
    1f5a:	683b      	ldr	r3, [r7, #0]
    1f5c:	0b9a      	lsrs	r2, r3, #14
    1f5e:	230e      	movs	r3, #14
    1f60:	18fb      	adds	r3, r7, r3
    1f62:	801a      	strh	r2, [r3, #0]

	return !(hri_nvmctrl_get_LOCK_reg(device->hw, 1 << region_id));
    1f64:	687b      	ldr	r3, [r7, #4]
    1f66:	6918      	ldr	r0, [r3, #16]
    1f68:	230e      	movs	r3, #14
    1f6a:	18fb      	adds	r3, r7, r3
    1f6c:	881b      	ldrh	r3, [r3, #0]
    1f6e:	2201      	movs	r2, #1
    1f70:	409a      	lsls	r2, r3
    1f72:	0013      	movs	r3, r2
    1f74:	b29b      	uxth	r3, r3
    1f76:	0019      	movs	r1, r3
    1f78:	4b04      	ldr	r3, [pc, #16]	; (1f8c <_flash_is_locked+0x3c>)
    1f7a:	4798      	blx	r3
    1f7c:	0003      	movs	r3, r0
    1f7e:	425a      	negs	r2, r3
    1f80:	4153      	adcs	r3, r2
    1f82:	b2db      	uxtb	r3, r3
}
    1f84:	0018      	movs	r0, r3
    1f86:	46bd      	mov	sp, r7
    1f88:	b004      	add	sp, #16
    1f8a:	bd80      	pop	{r7, pc}
    1f8c:	00001b43 	.word	0x00001b43

00001f90 <_flash_erase_row>:
 * \internal   erase a row in flash
 * \param[in]  hw            The pointer to hardware instance
 * \param[in]  dst_addr      Destination page address to erase
 */
static void _flash_erase_row(void *const hw, const uint32_t dst_addr, uint32_t nvmctrl_cmd)
{
    1f90:	b580      	push	{r7, lr}
    1f92:	b084      	sub	sp, #16
    1f94:	af00      	add	r7, sp, #0
    1f96:	60f8      	str	r0, [r7, #12]
    1f98:	60b9      	str	r1, [r7, #8]
    1f9a:	607a      	str	r2, [r7, #4]
	while (!hri_nvmctrl_get_interrupt_READY_bit(hw)) {
    1f9c:	46c0      	nop			; (mov r8, r8)
    1f9e:	68fb      	ldr	r3, [r7, #12]
    1fa0:	0018      	movs	r0, r3
    1fa2:	4b13      	ldr	r3, [pc, #76]	; (1ff0 <_flash_erase_row+0x60>)
    1fa4:	4798      	blx	r3
    1fa6:	0003      	movs	r3, r0
    1fa8:	001a      	movs	r2, r3
    1faa:	2301      	movs	r3, #1
    1fac:	4053      	eors	r3, r2
    1fae:	b2db      	uxtb	r3, r3
    1fb0:	2b00      	cmp	r3, #0
    1fb2:	d1f4      	bne.n	1f9e <_flash_erase_row+0xe>
		/* Wait until this module isn't busy */
	}

	/* Clear flags */
	hri_nvmctrl_clear_STATUS_reg(hw, NVMCTRL_STATUS_MASK);
    1fb4:	2320      	movs	r3, #32
    1fb6:	33ff      	adds	r3, #255	; 0xff
    1fb8:	001a      	movs	r2, r3
    1fba:	68fb      	ldr	r3, [r7, #12]
    1fbc:	0011      	movs	r1, r2
    1fbe:	0018      	movs	r0, r3
    1fc0:	4b0c      	ldr	r3, [pc, #48]	; (1ff4 <_flash_erase_row+0x64>)
    1fc2:	4798      	blx	r3

	/* Set address and command */
	hri_nvmctrl_write_ADDR_reg(hw, dst_addr / 2);
    1fc4:	68bb      	ldr	r3, [r7, #8]
    1fc6:	085a      	lsrs	r2, r3, #1
    1fc8:	68fb      	ldr	r3, [r7, #12]
    1fca:	0011      	movs	r1, r2
    1fcc:	0018      	movs	r0, r3
    1fce:	4b0a      	ldr	r3, [pc, #40]	; (1ff8 <_flash_erase_row+0x68>)
    1fd0:	4798      	blx	r3
	hri_nvmctrl_write_CTRLA_reg(hw, nvmctrl_cmd | NVMCTRL_CTRLA_CMDEX_KEY);
    1fd2:	687b      	ldr	r3, [r7, #4]
    1fd4:	b29b      	uxth	r3, r3
    1fd6:	4a09      	ldr	r2, [pc, #36]	; (1ffc <_flash_erase_row+0x6c>)
    1fd8:	4313      	orrs	r3, r2
    1fda:	b29a      	uxth	r2, r3
    1fdc:	68fb      	ldr	r3, [r7, #12]
    1fde:	0011      	movs	r1, r2
    1fe0:	0018      	movs	r0, r3
    1fe2:	4b07      	ldr	r3, [pc, #28]	; (2000 <STACK_SIZE>)
    1fe4:	4798      	blx	r3
}
    1fe6:	46c0      	nop			; (mov r8, r8)
    1fe8:	46bd      	mov	sp, r7
    1fea:	b004      	add	sp, #16
    1fec:	bd80      	pop	{r7, pc}
    1fee:	46c0      	nop			; (mov r8, r8)
    1ff0:	00001a79 	.word	0x00001a79
    1ff4:	00001b7b 	.word	0x00001b7b
    1ff8:	00001b2b 	.word	0x00001b2b
    1ffc:	ffffa500 	.word	0xffffa500
    2000:	00001ad3 	.word	0x00001ad3

00002004 <_flash_program>:
 *                           write is stored
 * \param[in] size           The size of data to write to a page
 */
static void _flash_program(void *const hw, const uint32_t dst_addr, const uint8_t *buffer, const uint16_t size,
                           uint32_t nvmctrl_cmd)
{
    2004:	b580      	push	{r7, lr}
    2006:	b086      	sub	sp, #24
    2008:	af00      	add	r7, sp, #0
    200a:	60f8      	str	r0, [r7, #12]
    200c:	60b9      	str	r1, [r7, #8]
    200e:	607a      	str	r2, [r7, #4]
    2010:	001a      	movs	r2, r3
    2012:	1cbb      	adds	r3, r7, #2
    2014:	801a      	strh	r2, [r3, #0]
	ASSERT(!(dst_addr % 2));
    2016:	68bb      	ldr	r3, [r7, #8]
    2018:	2201      	movs	r2, #1
    201a:	4013      	ands	r3, r2
    201c:	425a      	negs	r2, r3
    201e:	4153      	adcs	r3, r2
    2020:	b2d8      	uxtb	r0, r3
    2022:	23c5      	movs	r3, #197	; 0xc5
    2024:	005a      	lsls	r2, r3, #1
    2026:	4b45      	ldr	r3, [pc, #276]	; (213c <_flash_program+0x138>)
    2028:	0019      	movs	r1, r3
    202a:	4b45      	ldr	r3, [pc, #276]	; (2140 <_flash_program+0x13c>)
    202c:	4798      	blx	r3

	uint32_t nvm_address = dst_addr / 2;
    202e:	68bb      	ldr	r3, [r7, #8]
    2030:	085b      	lsrs	r3, r3, #1
    2032:	617b      	str	r3, [r7, #20]
	uint16_t i, data;

	while (!hri_nvmctrl_get_interrupt_READY_bit(hw)) {
    2034:	46c0      	nop			; (mov r8, r8)
    2036:	68fb      	ldr	r3, [r7, #12]
    2038:	0018      	movs	r0, r3
    203a:	4b42      	ldr	r3, [pc, #264]	; (2144 <_flash_program+0x140>)
    203c:	4798      	blx	r3
    203e:	0003      	movs	r3, r0
    2040:	001a      	movs	r2, r3
    2042:	2301      	movs	r3, #1
    2044:	4053      	eors	r3, r2
    2046:	b2db      	uxtb	r3, r3
    2048:	2b00      	cmp	r3, #0
    204a:	d1f4      	bne.n	2036 <_flash_program+0x32>
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_CTRLA_reg(hw, NVMCTRL_CTRLA_CMD_PBC | NVMCTRL_CTRLA_CMDEX_KEY);
    204c:	4a3e      	ldr	r2, [pc, #248]	; (2148 <_flash_program+0x144>)
    204e:	68fb      	ldr	r3, [r7, #12]
    2050:	0011      	movs	r1, r2
    2052:	0018      	movs	r0, r3
    2054:	4b3d      	ldr	r3, [pc, #244]	; (214c <_flash_program+0x148>)
    2056:	4798      	blx	r3

	while (!hri_nvmctrl_get_interrupt_READY_bit(hw)) {
    2058:	46c0      	nop			; (mov r8, r8)
    205a:	68fb      	ldr	r3, [r7, #12]
    205c:	0018      	movs	r0, r3
    205e:	4b39      	ldr	r3, [pc, #228]	; (2144 <_flash_program+0x140>)
    2060:	4798      	blx	r3
    2062:	0003      	movs	r3, r0
    2064:	001a      	movs	r2, r3
    2066:	2301      	movs	r3, #1
    2068:	4053      	eors	r3, r2
    206a:	b2db      	uxtb	r3, r3
    206c:	2b00      	cmp	r3, #0
    206e:	d1f4      	bne.n	205a <_flash_program+0x56>
		/* Wait until this module isn't busy */
	}

	/* Clear flags */
	hri_nvmctrl_clear_STATUS_reg(hw, NVMCTRL_STATUS_MASK);
    2070:	2320      	movs	r3, #32
    2072:	33ff      	adds	r3, #255	; 0xff
    2074:	001a      	movs	r2, r3
    2076:	68fb      	ldr	r3, [r7, #12]
    2078:	0011      	movs	r1, r2
    207a:	0018      	movs	r0, r3
    207c:	4b34      	ldr	r3, [pc, #208]	; (2150 <_flash_program+0x14c>)
    207e:	4798      	blx	r3

	for (i = 0; i < size; i += 2) {
    2080:	2312      	movs	r3, #18
    2082:	18fb      	adds	r3, r7, r3
    2084:	2200      	movs	r2, #0
    2086:	801a      	strh	r2, [r3, #0]
    2088:	e02f      	b.n	20ea <_flash_program+0xe6>
		data = buffer[i];
    208a:	2312      	movs	r3, #18
    208c:	18fb      	adds	r3, r7, r3
    208e:	881b      	ldrh	r3, [r3, #0]
    2090:	687a      	ldr	r2, [r7, #4]
    2092:	18d3      	adds	r3, r2, r3
    2094:	781a      	ldrb	r2, [r3, #0]
    2096:	2310      	movs	r3, #16
    2098:	18fb      	adds	r3, r7, r3
    209a:	801a      	strh	r2, [r3, #0]
		if (i < NVMCTRL_PAGE_SIZE - 1) {
    209c:	2312      	movs	r3, #18
    209e:	18fb      	adds	r3, r7, r3
    20a0:	881b      	ldrh	r3, [r3, #0]
    20a2:	2b3e      	cmp	r3, #62	; 0x3e
    20a4:	d811      	bhi.n	20ca <_flash_program+0xc6>
			data |= (buffer[i + 1] << 8);
    20a6:	2312      	movs	r3, #18
    20a8:	18fb      	adds	r3, r7, r3
    20aa:	881b      	ldrh	r3, [r3, #0]
    20ac:	3301      	adds	r3, #1
    20ae:	687a      	ldr	r2, [r7, #4]
    20b0:	18d3      	adds	r3, r2, r3
    20b2:	781b      	ldrb	r3, [r3, #0]
    20b4:	021b      	lsls	r3, r3, #8
    20b6:	b21a      	sxth	r2, r3
    20b8:	2310      	movs	r3, #16
    20ba:	18fb      	adds	r3, r7, r3
    20bc:	2100      	movs	r1, #0
    20be:	5e5b      	ldrsh	r3, [r3, r1]
    20c0:	4313      	orrs	r3, r2
    20c2:	b21a      	sxth	r2, r3
    20c4:	2310      	movs	r3, #16
    20c6:	18fb      	adds	r3, r7, r3
    20c8:	801a      	strh	r2, [r3, #0]
		}
		NVM_MEMORY[nvm_address++] = data;
    20ca:	697b      	ldr	r3, [r7, #20]
    20cc:	1c5a      	adds	r2, r3, #1
    20ce:	617a      	str	r2, [r7, #20]
    20d0:	005b      	lsls	r3, r3, #1
    20d2:	001a      	movs	r2, r3
    20d4:	2310      	movs	r3, #16
    20d6:	18fb      	adds	r3, r7, r3
    20d8:	881b      	ldrh	r3, [r3, #0]
    20da:	8013      	strh	r3, [r2, #0]
	for (i = 0; i < size; i += 2) {
    20dc:	2312      	movs	r3, #18
    20de:	18fb      	adds	r3, r7, r3
    20e0:	2212      	movs	r2, #18
    20e2:	18ba      	adds	r2, r7, r2
    20e4:	8812      	ldrh	r2, [r2, #0]
    20e6:	3202      	adds	r2, #2
    20e8:	801a      	strh	r2, [r3, #0]
    20ea:	2312      	movs	r3, #18
    20ec:	18fa      	adds	r2, r7, r3
    20ee:	1cbb      	adds	r3, r7, #2
    20f0:	8812      	ldrh	r2, [r2, #0]
    20f2:	881b      	ldrh	r3, [r3, #0]
    20f4:	429a      	cmp	r2, r3
    20f6:	d3c8      	bcc.n	208a <_flash_program+0x86>
	}

	while (!hri_nvmctrl_get_interrupt_READY_bit(hw)) {
    20f8:	46c0      	nop			; (mov r8, r8)
    20fa:	68fb      	ldr	r3, [r7, #12]
    20fc:	0018      	movs	r0, r3
    20fe:	4b11      	ldr	r3, [pc, #68]	; (2144 <_flash_program+0x140>)
    2100:	4798      	blx	r3
    2102:	0003      	movs	r3, r0
    2104:	001a      	movs	r2, r3
    2106:	2301      	movs	r3, #1
    2108:	4053      	eors	r3, r2
    210a:	b2db      	uxtb	r3, r3
    210c:	2b00      	cmp	r3, #0
    210e:	d1f4      	bne.n	20fa <_flash_program+0xf6>
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_ADDR_reg(hw, dst_addr / 2);
    2110:	68bb      	ldr	r3, [r7, #8]
    2112:	085a      	lsrs	r2, r3, #1
    2114:	68fb      	ldr	r3, [r7, #12]
    2116:	0011      	movs	r1, r2
    2118:	0018      	movs	r0, r3
    211a:	4b0e      	ldr	r3, [pc, #56]	; (2154 <_flash_program+0x150>)
    211c:	4798      	blx	r3
	hri_nvmctrl_write_CTRLA_reg(hw, nvmctrl_cmd | NVMCTRL_CTRLA_CMDEX_KEY);
    211e:	6a3b      	ldr	r3, [r7, #32]
    2120:	b29b      	uxth	r3, r3
    2122:	4a0d      	ldr	r2, [pc, #52]	; (2158 <_flash_program+0x154>)
    2124:	4313      	orrs	r3, r2
    2126:	b29a      	uxth	r2, r3
    2128:	68fb      	ldr	r3, [r7, #12]
    212a:	0011      	movs	r1, r2
    212c:	0018      	movs	r0, r3
    212e:	4b07      	ldr	r3, [pc, #28]	; (214c <_flash_program+0x148>)
    2130:	4798      	blx	r3
}
    2132:	46c0      	nop			; (mov r8, r8)
    2134:	46bd      	mov	sp, r7
    2136:	b006      	add	sp, #24
    2138:	bd80      	pop	{r7, pc}
    213a:	46c0      	nop			; (mov r8, r8)
    213c:	00004bf0 	.word	0x00004bf0
    2140:	000015e7 	.word	0x000015e7
    2144:	00001a79 	.word	0x00001a79
    2148:	0000a544 	.word	0x0000a544
    214c:	00001ad3 	.word	0x00001ad3
    2150:	00001b7b 	.word	0x00001b7b
    2154:	00001b2b 	.word	0x00001b2b
    2158:	ffffa500 	.word	0xffffa500

0000215c <NVMCTRL_Handler>:

/**
 * \internal NVM interrupt handler
 */
void NVMCTRL_Handler(void)
{
    215c:	b580      	push	{r7, lr}
    215e:	b082      	sub	sp, #8
    2160:	af00      	add	r7, sp, #0
	void *const hw = _nvm_dev->hw;
    2162:	4b18      	ldr	r3, [pc, #96]	; (21c4 <NVMCTRL_Handler+0x68>)
    2164:	681b      	ldr	r3, [r3, #0]
    2166:	691b      	ldr	r3, [r3, #16]
    2168:	607b      	str	r3, [r7, #4]

	if (hri_nvmctrl_get_interrupt_READY_bit(hw)) {
    216a:	687b      	ldr	r3, [r7, #4]
    216c:	0018      	movs	r0, r3
    216e:	4b16      	ldr	r3, [pc, #88]	; (21c8 <NVMCTRL_Handler+0x6c>)
    2170:	4798      	blx	r3
    2172:	1e03      	subs	r3, r0, #0
    2174:	d00c      	beq.n	2190 <NVMCTRL_Handler+0x34>
		if (NULL != _nvm_dev->flash_cb.ready_cb) {
    2176:	4b13      	ldr	r3, [pc, #76]	; (21c4 <NVMCTRL_Handler+0x68>)
    2178:	681b      	ldr	r3, [r3, #0]
    217a:	681b      	ldr	r3, [r3, #0]
    217c:	2b00      	cmp	r3, #0
    217e:	d01d      	beq.n	21bc <NVMCTRL_Handler+0x60>
			_nvm_dev->flash_cb.ready_cb(_nvm_dev);
    2180:	4b10      	ldr	r3, [pc, #64]	; (21c4 <NVMCTRL_Handler+0x68>)
    2182:	681b      	ldr	r3, [r3, #0]
    2184:	681a      	ldr	r2, [r3, #0]
    2186:	4b0f      	ldr	r3, [pc, #60]	; (21c4 <NVMCTRL_Handler+0x68>)
    2188:	681b      	ldr	r3, [r3, #0]
    218a:	0018      	movs	r0, r3
    218c:	4790      	blx	r2
		hri_nvmctrl_clear_interrupt_ERROR_bit(hw);
		if (NULL != _nvm_dev->flash_cb.error_cb) {
			_nvm_dev->flash_cb.error_cb(_nvm_dev);
		}
	}
}
    218e:	e015      	b.n	21bc <NVMCTRL_Handler+0x60>
	} else if (hri_nvmctrl_get_interrupt_ERROR_bit(hw)) {
    2190:	687b      	ldr	r3, [r7, #4]
    2192:	0018      	movs	r0, r3
    2194:	4b0d      	ldr	r3, [pc, #52]	; (21cc <NVMCTRL_Handler+0x70>)
    2196:	4798      	blx	r3
    2198:	1e03      	subs	r3, r0, #0
    219a:	d00f      	beq.n	21bc <NVMCTRL_Handler+0x60>
		hri_nvmctrl_clear_interrupt_ERROR_bit(hw);
    219c:	687b      	ldr	r3, [r7, #4]
    219e:	0018      	movs	r0, r3
    21a0:	4b0b      	ldr	r3, [pc, #44]	; (21d0 <NVMCTRL_Handler+0x74>)
    21a2:	4798      	blx	r3
		if (NULL != _nvm_dev->flash_cb.error_cb) {
    21a4:	4b07      	ldr	r3, [pc, #28]	; (21c4 <NVMCTRL_Handler+0x68>)
    21a6:	681b      	ldr	r3, [r3, #0]
    21a8:	685b      	ldr	r3, [r3, #4]
    21aa:	2b00      	cmp	r3, #0
    21ac:	d006      	beq.n	21bc <NVMCTRL_Handler+0x60>
			_nvm_dev->flash_cb.error_cb(_nvm_dev);
    21ae:	4b05      	ldr	r3, [pc, #20]	; (21c4 <NVMCTRL_Handler+0x68>)
    21b0:	681b      	ldr	r3, [r3, #0]
    21b2:	685a      	ldr	r2, [r3, #4]
    21b4:	4b03      	ldr	r3, [pc, #12]	; (21c4 <NVMCTRL_Handler+0x68>)
    21b6:	681b      	ldr	r3, [r3, #0]
    21b8:	0018      	movs	r0, r3
    21ba:	4790      	blx	r2
}
    21bc:	46c0      	nop			; (mov r8, r8)
    21be:	46bd      	mov	sp, r7
    21c0:	b002      	add	sp, #8
    21c2:	bd80      	pop	{r7, pc}
    21c4:	20000494 	.word	0x20000494
    21c8:	00001a79 	.word	0x00001a79
    21cc:	00001a9b 	.word	0x00001a9b
    21d0:	00001abd 	.word	0x00001abd

000021d4 <hri_pm_set_CPUSEL_CPUDIV_bf>:
{
	return ((Pm *)hw)->SLEEP.reg;
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
    21d4:	b580      	push	{r7, lr}
    21d6:	b082      	sub	sp, #8
    21d8:	af00      	add	r7, sp, #0
    21da:	6078      	str	r0, [r7, #4]
    21dc:	000a      	movs	r2, r1
    21de:	1cfb      	adds	r3, r7, #3
    21e0:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
    21e2:	687b      	ldr	r3, [r7, #4]
    21e4:	7a1b      	ldrb	r3, [r3, #8]
    21e6:	b2da      	uxtb	r2, r3
    21e8:	1cfb      	adds	r3, r7, #3
    21ea:	781b      	ldrb	r3, [r3, #0]
    21ec:	2107      	movs	r1, #7
    21ee:	400b      	ands	r3, r1
    21f0:	b2db      	uxtb	r3, r3
    21f2:	4313      	orrs	r3, r2
    21f4:	b2da      	uxtb	r2, r3
    21f6:	687b      	ldr	r3, [r7, #4]
    21f8:	721a      	strb	r2, [r3, #8]
	PM_CRITICAL_SECTION_LEAVE();
}
    21fa:	46c0      	nop			; (mov r8, r8)
    21fc:	46bd      	mov	sp, r7
    21fe:	b002      	add	sp, #8
    2200:	bd80      	pop	{r7, pc}

00002202 <hri_pm_set_APBASEL_APBADIV_bf>:
{
	return ((Pm *)hw)->CPUSEL.reg;
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
    2202:	b580      	push	{r7, lr}
    2204:	b082      	sub	sp, #8
    2206:	af00      	add	r7, sp, #0
    2208:	6078      	str	r0, [r7, #4]
    220a:	000a      	movs	r2, r1
    220c:	1cfb      	adds	r3, r7, #3
    220e:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
    2210:	687b      	ldr	r3, [r7, #4]
    2212:	7a5b      	ldrb	r3, [r3, #9]
    2214:	b2da      	uxtb	r2, r3
    2216:	1cfb      	adds	r3, r7, #3
    2218:	781b      	ldrb	r3, [r3, #0]
    221a:	2107      	movs	r1, #7
    221c:	400b      	ands	r3, r1
    221e:	b2db      	uxtb	r3, r3
    2220:	4313      	orrs	r3, r2
    2222:	b2da      	uxtb	r2, r3
    2224:	687b      	ldr	r3, [r7, #4]
    2226:	725a      	strb	r2, [r3, #9]
	PM_CRITICAL_SECTION_LEAVE();
}
    2228:	46c0      	nop			; (mov r8, r8)
    222a:	46bd      	mov	sp, r7
    222c:	b002      	add	sp, #8
    222e:	bd80      	pop	{r7, pc}

00002230 <hri_pm_set_APBBSEL_APBBDIV_bf>:
{
	return ((Pm *)hw)->APBASEL.reg;
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
    2230:	b580      	push	{r7, lr}
    2232:	b082      	sub	sp, #8
    2234:	af00      	add	r7, sp, #0
    2236:	6078      	str	r0, [r7, #4]
    2238:	000a      	movs	r2, r1
    223a:	1cfb      	adds	r3, r7, #3
    223c:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
    223e:	687b      	ldr	r3, [r7, #4]
    2240:	7a9b      	ldrb	r3, [r3, #10]
    2242:	b2da      	uxtb	r2, r3
    2244:	1cfb      	adds	r3, r7, #3
    2246:	781b      	ldrb	r3, [r3, #0]
    2248:	2107      	movs	r1, #7
    224a:	400b      	ands	r3, r1
    224c:	b2db      	uxtb	r3, r3
    224e:	4313      	orrs	r3, r2
    2250:	b2da      	uxtb	r2, r3
    2252:	687b      	ldr	r3, [r7, #4]
    2254:	729a      	strb	r2, [r3, #10]
	PM_CRITICAL_SECTION_LEAVE();
}
    2256:	46c0      	nop			; (mov r8, r8)
    2258:	46bd      	mov	sp, r7
    225a:	b002      	add	sp, #8
    225c:	bd80      	pop	{r7, pc}

0000225e <hri_pm_set_APBCSEL_APBCDIV_bf>:
{
	return ((Pm *)hw)->APBBSEL.reg;
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
    225e:	b580      	push	{r7, lr}
    2260:	b082      	sub	sp, #8
    2262:	af00      	add	r7, sp, #0
    2264:	6078      	str	r0, [r7, #4]
    2266:	000a      	movs	r2, r1
    2268:	1cfb      	adds	r3, r7, #3
    226a:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
    226c:	687b      	ldr	r3, [r7, #4]
    226e:	7adb      	ldrb	r3, [r3, #11]
    2270:	b2da      	uxtb	r2, r3
    2272:	1cfb      	adds	r3, r7, #3
    2274:	781b      	ldrb	r3, [r3, #0]
    2276:	2107      	movs	r1, #7
    2278:	400b      	ands	r3, r1
    227a:	b2db      	uxtb	r3, r3
    227c:	4313      	orrs	r3, r2
    227e:	b2da      	uxtb	r2, r3
    2280:	687b      	ldr	r3, [r7, #4]
    2282:	72da      	strb	r2, [r3, #11]
	PM_CRITICAL_SECTION_LEAVE();
}
    2284:	46c0      	nop			; (mov r8, r8)
    2286:	46bd      	mov	sp, r7
    2288:	b002      	add	sp, #8
    228a:	bd80      	pop	{r7, pc}

0000228c <_pm_init>:

/**
 * \brief Power Manager Init
 */
void _pm_init(void)
{
    228c:	b580      	push	{r7, lr}
    228e:	af00      	add	r7, sp, #0
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
    2290:	4b0b      	ldr	r3, [pc, #44]	; (22c0 <_pm_init+0x34>)
    2292:	2100      	movs	r1, #0
    2294:	0018      	movs	r0, r3
    2296:	4b0b      	ldr	r3, [pc, #44]	; (22c4 <_pm_init+0x38>)
    2298:	4798      	blx	r3
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
    229a:	4b09      	ldr	r3, [pc, #36]	; (22c0 <_pm_init+0x34>)
    229c:	2100      	movs	r1, #0
    229e:	0018      	movs	r0, r3
    22a0:	4b09      	ldr	r3, [pc, #36]	; (22c8 <_pm_init+0x3c>)
    22a2:	4798      	blx	r3
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
    22a4:	4b06      	ldr	r3, [pc, #24]	; (22c0 <_pm_init+0x34>)
    22a6:	2100      	movs	r1, #0
    22a8:	0018      	movs	r0, r3
    22aa:	4b08      	ldr	r3, [pc, #32]	; (22cc <_pm_init+0x40>)
    22ac:	4798      	blx	r3
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
    22ae:	4b04      	ldr	r3, [pc, #16]	; (22c0 <_pm_init+0x34>)
    22b0:	2100      	movs	r1, #0
    22b2:	0018      	movs	r0, r3
    22b4:	4b06      	ldr	r3, [pc, #24]	; (22d0 <_pm_init+0x44>)
    22b6:	4798      	blx	r3
}
    22b8:	46c0      	nop			; (mov r8, r8)
    22ba:	46bd      	mov	sp, r7
    22bc:	bd80      	pop	{r7, pc}
    22be:	46c0      	nop			; (mov r8, r8)
    22c0:	40000400 	.word	0x40000400
    22c4:	000021d5 	.word	0x000021d5
    22c8:	00002203 	.word	0x00002203
    22cc:	00002231 	.word	0x00002231
    22d0:	0000225f 	.word	0x0000225f

000022d4 <__NVIC_EnableIRQ>:
{
    22d4:	b580      	push	{r7, lr}
    22d6:	b082      	sub	sp, #8
    22d8:	af00      	add	r7, sp, #0
    22da:	0002      	movs	r2, r0
    22dc:	1dfb      	adds	r3, r7, #7
    22de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    22e0:	1dfb      	adds	r3, r7, #7
    22e2:	781b      	ldrb	r3, [r3, #0]
    22e4:	2b7f      	cmp	r3, #127	; 0x7f
    22e6:	d809      	bhi.n	22fc <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    22e8:	4b06      	ldr	r3, [pc, #24]	; (2304 <__NVIC_EnableIRQ+0x30>)
    22ea:	1dfa      	adds	r2, r7, #7
    22ec:	7812      	ldrb	r2, [r2, #0]
    22ee:	0011      	movs	r1, r2
    22f0:	221f      	movs	r2, #31
    22f2:	400a      	ands	r2, r1
    22f4:	2101      	movs	r1, #1
    22f6:	4091      	lsls	r1, r2
    22f8:	000a      	movs	r2, r1
    22fa:	601a      	str	r2, [r3, #0]
}
    22fc:	46c0      	nop			; (mov r8, r8)
    22fe:	46bd      	mov	sp, r7
    2300:	b002      	add	sp, #8
    2302:	bd80      	pop	{r7, pc}
    2304:	e000e100 	.word	0xe000e100

00002308 <hri_rtc_wait_for_sync>:
typedef uint8_t  hri_rtcmode2_intenset_reg_t;
typedef uint8_t  hri_rtcmode2_intflag_reg_t;
typedef uint8_t  hri_rtcmode2_mask_reg_t;

static inline void hri_rtc_wait_for_sync(const void *const hw)
{
    2308:	b580      	push	{r7, lr}
    230a:	b082      	sub	sp, #8
    230c:	af00      	add	r7, sp, #0
    230e:	6078      	str	r0, [r7, #4]
	while (((const Rtc *)hw)->MODE0.STATUS.bit.SYNCBUSY)
    2310:	46c0      	nop			; (mov r8, r8)
    2312:	687b      	ldr	r3, [r7, #4]
    2314:	7a9b      	ldrb	r3, [r3, #10]
    2316:	061b      	lsls	r3, r3, #24
    2318:	0fdb      	lsrs	r3, r3, #31
    231a:	b2db      	uxtb	r3, r3
    231c:	2b00      	cmp	r3, #0
    231e:	d1f8      	bne.n	2312 <hri_rtc_wait_for_sync+0xa>
		;
}
    2320:	46c0      	nop			; (mov r8, r8)
    2322:	46bd      	mov	sp, r7
    2324:	b002      	add	sp, #8
    2326:	bd80      	pop	{r7, pc}

00002328 <hri_rtcmode0_clear_interrupt_CMP0_bit>:
{
	return (((Rtc *)hw)->MODE0.INTFLAG.reg & RTC_MODE0_INTFLAG_CMP0) >> RTC_MODE0_INTFLAG_CMP0_Pos;
}

static inline void hri_rtcmode0_clear_interrupt_CMP0_bit(const void *const hw)
{
    2328:	b580      	push	{r7, lr}
    232a:	b082      	sub	sp, #8
    232c:	af00      	add	r7, sp, #0
    232e:	6078      	str	r0, [r7, #4]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    2330:	687b      	ldr	r3, [r7, #4]
    2332:	2201      	movs	r2, #1
    2334:	721a      	strb	r2, [r3, #8]
}
    2336:	46c0      	nop			; (mov r8, r8)
    2338:	46bd      	mov	sp, r7
    233a:	b002      	add	sp, #8
    233c:	bd80      	pop	{r7, pc}

0000233e <hri_rtcmode0_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_rtcmode0_intflag_reg_t hri_rtcmode0_read_INTFLAG_reg(const void *const hw)
{
    233e:	b580      	push	{r7, lr}
    2340:	b082      	sub	sp, #8
    2342:	af00      	add	r7, sp, #0
    2344:	6078      	str	r0, [r7, #4]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    2346:	687b      	ldr	r3, [r7, #4]
    2348:	7a1b      	ldrb	r3, [r3, #8]
    234a:	b2db      	uxtb	r3, r3
}
    234c:	0018      	movs	r0, r3
    234e:	46bd      	mov	sp, r7
    2350:	b002      	add	sp, #8
    2352:	bd80      	pop	{r7, pc}

00002354 <hri_rtcmode0_set_INTEN_CMP0_bit>:
{
	((Rtc *)hw)->MODE2.INTFLAG.reg = mask;
}

static inline void hri_rtcmode0_set_INTEN_CMP0_bit(const void *const hw)
{
    2354:	b580      	push	{r7, lr}
    2356:	b082      	sub	sp, #8
    2358:	af00      	add	r7, sp, #0
    235a:	6078      	str	r0, [r7, #4]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    235c:	687b      	ldr	r3, [r7, #4]
    235e:	2201      	movs	r2, #1
    2360:	71da      	strb	r2, [r3, #7]
}
    2362:	46c0      	nop			; (mov r8, r8)
    2364:	46bd      	mov	sp, r7
    2366:	b002      	add	sp, #8
    2368:	bd80      	pop	{r7, pc}
	...

0000236c <hri_rtcmode0_set_CTRL_ENABLE_bit>:
	tmp = (tmp & RTC_MODE0_CTRL_SWRST) >> RTC_MODE0_CTRL_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_rtcmode0_set_CTRL_ENABLE_bit(const void *const hw)
{
    236c:	b580      	push	{r7, lr}
    236e:	b082      	sub	sp, #8
    2370:	af00      	add	r7, sp, #0
    2372:	6078      	str	r0, [r7, #4]
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
    2374:	687b      	ldr	r3, [r7, #4]
    2376:	881b      	ldrh	r3, [r3, #0]
    2378:	b29b      	uxth	r3, r3
    237a:	2202      	movs	r2, #2
    237c:	4313      	orrs	r3, r2
    237e:	b29a      	uxth	r2, r3
    2380:	687b      	ldr	r3, [r7, #4]
    2382:	801a      	strh	r2, [r3, #0]
	hri_rtc_wait_for_sync(hw);
    2384:	687b      	ldr	r3, [r7, #4]
    2386:	0018      	movs	r0, r3
    2388:	4b02      	ldr	r3, [pc, #8]	; (2394 <hri_rtcmode0_set_CTRL_ENABLE_bit+0x28>)
    238a:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    238c:	46c0      	nop			; (mov r8, r8)
    238e:	46bd      	mov	sp, r7
    2390:	b002      	add	sp, #8
    2392:	bd80      	pop	{r7, pc}
    2394:	00002309 	.word	0x00002309

00002398 <hri_rtcmode0_get_CTRL_ENABLE_bit>:

static inline bool hri_rtcmode0_get_CTRL_ENABLE_bit(const void *const hw)
{
    2398:	b580      	push	{r7, lr}
    239a:	b084      	sub	sp, #16
    239c:	af00      	add	r7, sp, #0
    239e:	6078      	str	r0, [r7, #4]
	uint16_t tmp;
	hri_rtc_wait_for_sync(hw);
    23a0:	687b      	ldr	r3, [r7, #4]
    23a2:	0018      	movs	r0, r3
    23a4:	4b0d      	ldr	r3, [pc, #52]	; (23dc <hri_rtcmode0_get_CTRL_ENABLE_bit+0x44>)
    23a6:	4798      	blx	r3
	tmp = ((Rtc *)hw)->MODE0.CTRL.reg;
    23a8:	230e      	movs	r3, #14
    23aa:	18fb      	adds	r3, r7, r3
    23ac:	687a      	ldr	r2, [r7, #4]
    23ae:	8812      	ldrh	r2, [r2, #0]
    23b0:	801a      	strh	r2, [r3, #0]
	tmp = (tmp & RTC_MODE0_CTRL_ENABLE) >> RTC_MODE0_CTRL_ENABLE_Pos;
    23b2:	230e      	movs	r3, #14
    23b4:	18fb      	adds	r3, r7, r3
    23b6:	881b      	ldrh	r3, [r3, #0]
    23b8:	085b      	lsrs	r3, r3, #1
    23ba:	b29a      	uxth	r2, r3
    23bc:	230e      	movs	r3, #14
    23be:	18fb      	adds	r3, r7, r3
    23c0:	2101      	movs	r1, #1
    23c2:	400a      	ands	r2, r1
    23c4:	801a      	strh	r2, [r3, #0]
	return (bool)tmp;
    23c6:	230e      	movs	r3, #14
    23c8:	18fb      	adds	r3, r7, r3
    23ca:	881b      	ldrh	r3, [r3, #0]
    23cc:	1e5a      	subs	r2, r3, #1
    23ce:	4193      	sbcs	r3, r2
    23d0:	b2db      	uxtb	r3, r3
}
    23d2:	0018      	movs	r0, r3
    23d4:	46bd      	mov	sp, r7
    23d6:	b004      	add	sp, #16
    23d8:	bd80      	pop	{r7, pc}
    23da:	46c0      	nop			; (mov r8, r8)
    23dc:	00002309 	.word	0x00002309

000023e0 <hri_rtcmode0_write_CTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_rtcmode0_write_CTRL_reg(const void *const hw, hri_rtcmode0_ctrl_reg_t data)
{
    23e0:	b580      	push	{r7, lr}
    23e2:	b082      	sub	sp, #8
    23e4:	af00      	add	r7, sp, #0
    23e6:	6078      	str	r0, [r7, #4]
    23e8:	000a      	movs	r2, r1
    23ea:	1cbb      	adds	r3, r7, #2
    23ec:	801a      	strh	r2, [r3, #0]
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRL.reg = data;
    23ee:	687b      	ldr	r3, [r7, #4]
    23f0:	1cba      	adds	r2, r7, #2
    23f2:	8812      	ldrh	r2, [r2, #0]
    23f4:	801a      	strh	r2, [r3, #0]
	hri_rtc_wait_for_sync(hw);
    23f6:	687b      	ldr	r3, [r7, #4]
    23f8:	0018      	movs	r0, r3
    23fa:	4b03      	ldr	r3, [pc, #12]	; (2408 <hri_rtcmode0_write_CTRL_reg+0x28>)
    23fc:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    23fe:	46c0      	nop			; (mov r8, r8)
    2400:	46bd      	mov	sp, r7
    2402:	b002      	add	sp, #8
    2404:	bd80      	pop	{r7, pc}
    2406:	46c0      	nop			; (mov r8, r8)
    2408:	00002309 	.word	0x00002309

0000240c <hri_rtcmode0_write_COUNT_COUNT_bf>:
	tmp = (tmp & RTC_MODE0_COUNT_COUNT(mask)) >> RTC_MODE0_COUNT_COUNT_Pos;
	return tmp;
}

static inline void hri_rtcmode0_write_COUNT_COUNT_bf(const void *const hw, hri_rtcmode0_count_reg_t data)
{
    240c:	b580      	push	{r7, lr}
    240e:	b084      	sub	sp, #16
    2410:	af00      	add	r7, sp, #0
    2412:	6078      	str	r0, [r7, #4]
    2414:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	RTC_CRITICAL_SECTION_ENTER();
	tmp = ((Rtc *)hw)->MODE0.COUNT.reg;
    2416:	687b      	ldr	r3, [r7, #4]
    2418:	691b      	ldr	r3, [r3, #16]
    241a:	60fb      	str	r3, [r7, #12]
	tmp &= ~RTC_MODE0_COUNT_COUNT_Msk;
    241c:	2300      	movs	r3, #0
    241e:	60fb      	str	r3, [r7, #12]
	tmp |= RTC_MODE0_COUNT_COUNT(data);
    2420:	68fa      	ldr	r2, [r7, #12]
    2422:	683b      	ldr	r3, [r7, #0]
    2424:	4313      	orrs	r3, r2
    2426:	60fb      	str	r3, [r7, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = tmp;
    2428:	687b      	ldr	r3, [r7, #4]
    242a:	68fa      	ldr	r2, [r7, #12]
    242c:	611a      	str	r2, [r3, #16]
	hri_rtc_wait_for_sync(hw);
    242e:	687b      	ldr	r3, [r7, #4]
    2430:	0018      	movs	r0, r3
    2432:	4b03      	ldr	r3, [pc, #12]	; (2440 <hri_rtcmode0_write_COUNT_COUNT_bf+0x34>)
    2434:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    2436:	46c0      	nop			; (mov r8, r8)
    2438:	46bd      	mov	sp, r7
    243a:	b004      	add	sp, #16
    243c:	bd80      	pop	{r7, pc}
    243e:	46c0      	nop			; (mov r8, r8)
    2440:	00002309 	.word	0x00002309

00002444 <hri_rtcmode0_write_COMP_COMP_bf>:
	tmp = (tmp & RTC_MODE0_COMP_COMP(mask)) >> RTC_MODE0_COMP_COMP_Pos;
	return tmp;
}

static inline void hri_rtcmode0_write_COMP_COMP_bf(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
    2444:	b580      	push	{r7, lr}
    2446:	b086      	sub	sp, #24
    2448:	af00      	add	r7, sp, #0
    244a:	60f8      	str	r0, [r7, #12]
    244c:	607a      	str	r2, [r7, #4]
    244e:	230b      	movs	r3, #11
    2450:	18fb      	adds	r3, r7, r3
    2452:	1c0a      	adds	r2, r1, #0
    2454:	701a      	strb	r2, [r3, #0]
	uint32_t tmp;
	RTC_CRITICAL_SECTION_ENTER();
	tmp = ((Rtc *)hw)->MODE0.COMP[index].reg;
    2456:	230b      	movs	r3, #11
    2458:	18fb      	adds	r3, r7, r3
    245a:	781a      	ldrb	r2, [r3, #0]
    245c:	68fb      	ldr	r3, [r7, #12]
    245e:	3206      	adds	r2, #6
    2460:	0092      	lsls	r2, r2, #2
    2462:	58d3      	ldr	r3, [r2, r3]
    2464:	617b      	str	r3, [r7, #20]
	tmp &= ~RTC_MODE0_COMP_COMP_Msk;
    2466:	2300      	movs	r3, #0
    2468:	617b      	str	r3, [r7, #20]
	tmp |= RTC_MODE0_COMP_COMP(data);
    246a:	697a      	ldr	r2, [r7, #20]
    246c:	687b      	ldr	r3, [r7, #4]
    246e:	4313      	orrs	r3, r2
    2470:	617b      	str	r3, [r7, #20]
	((Rtc *)hw)->MODE0.COMP[index].reg = tmp;
    2472:	230b      	movs	r3, #11
    2474:	18fb      	adds	r3, r7, r3
    2476:	781a      	ldrb	r2, [r3, #0]
    2478:	68fb      	ldr	r3, [r7, #12]
    247a:	3206      	adds	r2, #6
    247c:	0092      	lsls	r2, r2, #2
    247e:	6979      	ldr	r1, [r7, #20]
    2480:	50d1      	str	r1, [r2, r3]
	hri_rtc_wait_for_sync(hw);
    2482:	68fb      	ldr	r3, [r7, #12]
    2484:	0018      	movs	r0, r3
    2486:	4b03      	ldr	r3, [pc, #12]	; (2494 <hri_rtcmode0_write_COMP_COMP_bf+0x50>)
    2488:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    248a:	46c0      	nop			; (mov r8, r8)
    248c:	46bd      	mov	sp, r7
    248e:	b006      	add	sp, #24
    2490:	bd80      	pop	{r7, pc}
    2492:	46c0      	nop			; (mov r8, r8)
    2494:	00002309 	.word	0x00002309

00002498 <_timer_init>:

/**
 * \brief Initialize Timer
 */
int32_t _timer_init(struct _timer_device *const dev, void *const hw)
{
    2498:	b580      	push	{r7, lr}
    249a:	b084      	sub	sp, #16
    249c:	af00      	add	r7, sp, #0
    249e:	6078      	str	r0, [r7, #4]
    24a0:	6039      	str	r1, [r7, #0]
	ASSERT(dev);
    24a2:	687b      	ldr	r3, [r7, #4]
    24a4:	1e5a      	subs	r2, r3, #1
    24a6:	4193      	sbcs	r3, r2
    24a8:	b2db      	uxtb	r3, r3
    24aa:	4921      	ldr	r1, [pc, #132]	; (2530 <_timer_init+0x98>)
    24ac:	2233      	movs	r2, #51	; 0x33
    24ae:	0018      	movs	r0, r3
    24b0:	4b20      	ldr	r3, [pc, #128]	; (2534 <_timer_init+0x9c>)
    24b2:	4798      	blx	r3

	uint16_t register_value;
	dev->hw = hw;
    24b4:	687b      	ldr	r3, [r7, #4]
    24b6:	683a      	ldr	r2, [r7, #0]
    24b8:	60da      	str	r2, [r3, #12]

	hri_rtcmode0_write_CTRL_reg(dev->hw, RTC_MODE0_CTRL_SWRST);
    24ba:	687b      	ldr	r3, [r7, #4]
    24bc:	68db      	ldr	r3, [r3, #12]
    24be:	2101      	movs	r1, #1
    24c0:	0018      	movs	r0, r3
    24c2:	4b1d      	ldr	r3, [pc, #116]	; (2538 <_timer_init+0xa0>)
    24c4:	4798      	blx	r3
	hri_rtcmode0_wait_for_sync(dev->hw);
    24c6:	687b      	ldr	r3, [r7, #4]
    24c8:	68db      	ldr	r3, [r3, #12]
    24ca:	0018      	movs	r0, r3
    24cc:	4b1b      	ldr	r3, [pc, #108]	; (253c <_timer_init+0xa4>)
    24ce:	4798      	blx	r3

	/* Set mode 0 */
	register_value = RTC_MODE0_CTRL_MODE(0);
    24d0:	230e      	movs	r3, #14
    24d2:	18fb      	adds	r3, r7, r3
    24d4:	2200      	movs	r2, #0
    24d6:	801a      	strh	r2, [r3, #0]

	/* Set prescaler */
	register_value |= RTC_MODE0_CTRL_PRESCALER(CONF_RTC_PRESCALER);
    24d8:	230e      	movs	r3, #14
    24da:	18fb      	adds	r3, r7, r3
    24dc:	220e      	movs	r2, #14
    24de:	18ba      	adds	r2, r7, r2
    24e0:	8812      	ldrh	r2, [r2, #0]
    24e2:	801a      	strh	r2, [r3, #0]

	/* clear counter on compare/timer match */
	register_value |= RTC_MODE0_CTRL_MATCHCLR;
    24e4:	230e      	movs	r3, #14
    24e6:	18fb      	adds	r3, r7, r3
    24e8:	220e      	movs	r2, #14
    24ea:	18ba      	adds	r2, r7, r2
    24ec:	8812      	ldrh	r2, [r2, #0]
    24ee:	2180      	movs	r1, #128	; 0x80
    24f0:	430a      	orrs	r2, r1
    24f2:	801a      	strh	r2, [r3, #0]

	hri_rtcmode0_write_CTRL_reg(dev->hw, register_value);
    24f4:	687b      	ldr	r3, [r7, #4]
    24f6:	68da      	ldr	r2, [r3, #12]
    24f8:	230e      	movs	r3, #14
    24fa:	18fb      	adds	r3, r7, r3
    24fc:	881b      	ldrh	r3, [r3, #0]
    24fe:	0019      	movs	r1, r3
    2500:	0010      	movs	r0, r2
    2502:	4b0d      	ldr	r3, [pc, #52]	; (2538 <_timer_init+0xa0>)
    2504:	4798      	blx	r3

	hri_rtcmode0_write_COMP_COMP_bf(dev->hw, 0, CONF_RTC_COMP_VAL);
    2506:	687b      	ldr	r3, [r7, #4]
    2508:	68d8      	ldr	r0, [r3, #12]
    250a:	2380      	movs	r3, #128	; 0x80
    250c:	00db      	lsls	r3, r3, #3
    250e:	001a      	movs	r2, r3
    2510:	2100      	movs	r1, #0
    2512:	4b0b      	ldr	r3, [pc, #44]	; (2540 <_timer_init+0xa8>)
    2514:	4798      	blx	r3
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    2516:	687b      	ldr	r3, [r7, #4]
    2518:	68db      	ldr	r3, [r3, #12]
    251a:	0018      	movs	r0, r3
    251c:	4b09      	ldr	r3, [pc, #36]	; (2544 <_timer_init+0xac>)
    251e:	4798      	blx	r3
	        | (CONF_RTC_PEREO4 << RTC_MODE0_EVCTRL_PEREO4_Pos) | (CONF_RTC_PEREO5 << RTC_MODE0_EVCTRL_PEREO5_Pos)
	        | (CONF_RTC_PEREO6 << RTC_MODE0_EVCTRL_PEREO6_Pos) | (CONF_RTC_PEREO7 << RTC_MODE0_EVCTRL_PEREO7_Pos)
	        | (CONF_RTC_COMPE0 << RTC_MODE0_EVCTRL_CMPEO_Pos) | (CONF_RTC_OVFEO << RTC_MODE0_EVCTRL_OVFEO_Pos));
#endif

	_rtc_dev = dev;
    2520:	4b09      	ldr	r3, [pc, #36]	; (2548 <_timer_init+0xb0>)
    2522:	687a      	ldr	r2, [r7, #4]
    2524:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    2526:	2300      	movs	r3, #0
}
    2528:	0018      	movs	r0, r3
    252a:	46bd      	mov	sp, r7
    252c:	b004      	add	sp, #16
    252e:	bd80      	pop	{r7, pc}
    2530:	00004c10 	.word	0x00004c10
    2534:	000015e7 	.word	0x000015e7
    2538:	000023e1 	.word	0x000023e1
    253c:	00002309 	.word	0x00002309
    2540:	00002445 	.word	0x00002445
    2544:	00002355 	.word	0x00002355
    2548:	20000498 	.word	0x20000498

0000254c <_timer_start>:

/**
 * \brief Start hardware timer
 */
void _timer_start(struct _timer_device *const dev)
{
    254c:	b580      	push	{r7, lr}
    254e:	b082      	sub	sp, #8
    2550:	af00      	add	r7, sp, #0
    2552:	6078      	str	r0, [r7, #4]
	ASSERT(dev && dev->hw);
    2554:	687b      	ldr	r3, [r7, #4]
    2556:	2b00      	cmp	r3, #0
    2558:	d005      	beq.n	2566 <_timer_start+0x1a>
    255a:	687b      	ldr	r3, [r7, #4]
    255c:	68db      	ldr	r3, [r3, #12]
    255e:	2b00      	cmp	r3, #0
    2560:	d001      	beq.n	2566 <_timer_start+0x1a>
    2562:	2301      	movs	r3, #1
    2564:	e000      	b.n	2568 <_timer_start+0x1c>
    2566:	2300      	movs	r3, #0
    2568:	1c1a      	adds	r2, r3, #0
    256a:	2301      	movs	r3, #1
    256c:	4013      	ands	r3, r2
    256e:	b2db      	uxtb	r3, r3
    2570:	490d      	ldr	r1, [pc, #52]	; (25a8 <_timer_start+0x5c>)
    2572:	226a      	movs	r2, #106	; 0x6a
    2574:	0018      	movs	r0, r3
    2576:	4b0d      	ldr	r3, [pc, #52]	; (25ac <_timer_start+0x60>)
    2578:	4798      	blx	r3

	NVIC_EnableIRQ(RTC_IRQn);
    257a:	2003      	movs	r0, #3
    257c:	4b0c      	ldr	r3, [pc, #48]	; (25b0 <_timer_start+0x64>)
    257e:	4798      	blx	r3
	hri_rtcmode0_write_COUNT_COUNT_bf(dev->hw, 0);
    2580:	687b      	ldr	r3, [r7, #4]
    2582:	68db      	ldr	r3, [r3, #12]
    2584:	2100      	movs	r1, #0
    2586:	0018      	movs	r0, r3
    2588:	4b0a      	ldr	r3, [pc, #40]	; (25b4 <_timer_start+0x68>)
    258a:	4798      	blx	r3
	hri_rtcmode0_wait_for_sync(dev->hw);
    258c:	687b      	ldr	r3, [r7, #4]
    258e:	68db      	ldr	r3, [r3, #12]
    2590:	0018      	movs	r0, r3
    2592:	4b09      	ldr	r3, [pc, #36]	; (25b8 <_timer_start+0x6c>)
    2594:	4798      	blx	r3
	hri_rtcmode0_set_CTRL_ENABLE_bit(dev->hw);
    2596:	687b      	ldr	r3, [r7, #4]
    2598:	68db      	ldr	r3, [r3, #12]
    259a:	0018      	movs	r0, r3
    259c:	4b07      	ldr	r3, [pc, #28]	; (25bc <_timer_start+0x70>)
    259e:	4798      	blx	r3
}
    25a0:	46c0      	nop			; (mov r8, r8)
    25a2:	46bd      	mov	sp, r7
    25a4:	b002      	add	sp, #8
    25a6:	bd80      	pop	{r7, pc}
    25a8:	00004c10 	.word	0x00004c10
    25ac:	000015e7 	.word	0x000015e7
    25b0:	000022d5 	.word	0x000022d5
    25b4:	0000240d 	.word	0x0000240d
    25b8:	00002309 	.word	0x00002309
    25bc:	0000236d 	.word	0x0000236d

000025c0 <_timer_is_started>:

/**
 * \brief Check if timer is running
 */
bool _timer_is_started(const struct _timer_device *const dev)
{
    25c0:	b580      	push	{r7, lr}
    25c2:	b082      	sub	sp, #8
    25c4:	af00      	add	r7, sp, #0
    25c6:	6078      	str	r0, [r7, #4]
	return hri_rtcmode0_get_CTRL_ENABLE_bit(dev->hw);
    25c8:	687b      	ldr	r3, [r7, #4]
    25ca:	68db      	ldr	r3, [r3, #12]
    25cc:	0018      	movs	r0, r3
    25ce:	4b03      	ldr	r3, [pc, #12]	; (25dc <_timer_is_started+0x1c>)
    25d0:	4798      	blx	r3
    25d2:	0003      	movs	r3, r0
}
    25d4:	0018      	movs	r0, r3
    25d6:	46bd      	mov	sp, r7
    25d8:	b002      	add	sp, #8
    25da:	bd80      	pop	{r7, pc}
    25dc:	00002399 	.word	0x00002399

000025e0 <_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _timer_set_irq(struct _timer_device *const dev)
{
    25e0:	b580      	push	{r7, lr}
    25e2:	b082      	sub	sp, #8
    25e4:	af00      	add	r7, sp, #0
    25e6:	6078      	str	r0, [r7, #4]
	(void)dev;
}
    25e8:	46c0      	nop			; (mov r8, r8)
    25ea:	46bd      	mov	sp, r7
    25ec:	b002      	add	sp, #8
    25ee:	bd80      	pop	{r7, pc}

000025f0 <_rtc_timer_interrupt_handler>:
 * \brief RTC Timer interrupt handler
 *
 * \param[in] p The pointer to calendar device struct
 */
static void _rtc_timer_interrupt_handler(struct _timer_device *dev)
{
    25f0:	b580      	push	{r7, lr}
    25f2:	b084      	sub	sp, #16
    25f4:	af00      	add	r7, sp, #0
    25f6:	6078      	str	r0, [r7, #4]
	/* Read and mask interrupt flag register */
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    25f8:	687b      	ldr	r3, [r7, #4]
    25fa:	68db      	ldr	r3, [r3, #12]
    25fc:	0018      	movs	r0, r3
    25fe:	4b0f      	ldr	r3, [pc, #60]	; (263c <_rtc_timer_interrupt_handler+0x4c>)
    2600:	4798      	blx	r3
    2602:	0003      	movs	r3, r0
    2604:	001a      	movs	r2, r3
    2606:	230e      	movs	r3, #14
    2608:	18fb      	adds	r3, r7, r3
    260a:	801a      	strh	r2, [r3, #0]

	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    260c:	230e      	movs	r3, #14
    260e:	18fb      	adds	r3, r7, r3
    2610:	881b      	ldrh	r3, [r3, #0]
    2612:	2201      	movs	r2, #1
    2614:	4013      	ands	r3, r2
    2616:	d00d      	beq.n	2634 <_rtc_timer_interrupt_handler+0x44>
		if (dev->timer_cb.period_expired) {
    2618:	687b      	ldr	r3, [r7, #4]
    261a:	681b      	ldr	r3, [r3, #0]
    261c:	2b00      	cmp	r3, #0
    261e:	d004      	beq.n	262a <_rtc_timer_interrupt_handler+0x3a>
			dev->timer_cb.period_expired(dev);
    2620:	687b      	ldr	r3, [r7, #4]
    2622:	681b      	ldr	r3, [r3, #0]
    2624:	687a      	ldr	r2, [r7, #4]
    2626:	0010      	movs	r0, r2
    2628:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    262a:	687b      	ldr	r3, [r7, #4]
    262c:	68db      	ldr	r3, [r3, #12]
    262e:	0018      	movs	r0, r3
    2630:	4b03      	ldr	r3, [pc, #12]	; (2640 <_rtc_timer_interrupt_handler+0x50>)
    2632:	4798      	blx	r3
	}
}
    2634:	46c0      	nop			; (mov r8, r8)
    2636:	46bd      	mov	sp, r7
    2638:	b004      	add	sp, #16
    263a:	bd80      	pop	{r7, pc}
    263c:	0000233f 	.word	0x0000233f
    2640:	00002329 	.word	0x00002329

00002644 <_rtc_get_timer>:

/**
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
    2644:	b580      	push	{r7, lr}
    2646:	af00      	add	r7, sp, #0
	return NULL;
    2648:	2300      	movs	r3, #0
}
    264a:	0018      	movs	r0, r3
    264c:	46bd      	mov	sp, r7
    264e:	bd80      	pop	{r7, pc}

00002650 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    2650:	b580      	push	{r7, lr}
    2652:	af00      	add	r7, sp, #0
	_rtc_timer_interrupt_handler(_rtc_dev);
    2654:	4b03      	ldr	r3, [pc, #12]	; (2664 <RTC_Handler+0x14>)
    2656:	681b      	ldr	r3, [r3, #0]
    2658:	0018      	movs	r0, r3
    265a:	4b03      	ldr	r3, [pc, #12]	; (2668 <RTC_Handler+0x18>)
    265c:	4798      	blx	r3
}
    265e:	46c0      	nop			; (mov r8, r8)
    2660:	46bd      	mov	sp, r7
    2662:	bd80      	pop	{r7, pc}
    2664:	20000498 	.word	0x20000498
    2668:	000025f1 	.word	0x000025f1

0000266c <__NVIC_EnableIRQ>:
{
    266c:	b580      	push	{r7, lr}
    266e:	b082      	sub	sp, #8
    2670:	af00      	add	r7, sp, #0
    2672:	0002      	movs	r2, r0
    2674:	1dfb      	adds	r3, r7, #7
    2676:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    2678:	1dfb      	adds	r3, r7, #7
    267a:	781b      	ldrb	r3, [r3, #0]
    267c:	2b7f      	cmp	r3, #127	; 0x7f
    267e:	d809      	bhi.n	2694 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2680:	4b06      	ldr	r3, [pc, #24]	; (269c <__NVIC_EnableIRQ+0x30>)
    2682:	1dfa      	adds	r2, r7, #7
    2684:	7812      	ldrb	r2, [r2, #0]
    2686:	0011      	movs	r1, r2
    2688:	221f      	movs	r2, #31
    268a:	400a      	ands	r2, r1
    268c:	2101      	movs	r1, #1
    268e:	4091      	lsls	r1, r2
    2690:	000a      	movs	r2, r1
    2692:	601a      	str	r2, [r3, #0]
}
    2694:	46c0      	nop			; (mov r8, r8)
    2696:	46bd      	mov	sp, r7
    2698:	b002      	add	sp, #8
    269a:	bd80      	pop	{r7, pc}
    269c:	e000e100 	.word	0xe000e100

000026a0 <__NVIC_DisableIRQ>:
{
    26a0:	b580      	push	{r7, lr}
    26a2:	b082      	sub	sp, #8
    26a4:	af00      	add	r7, sp, #0
    26a6:	0002      	movs	r2, r0
    26a8:	1dfb      	adds	r3, r7, #7
    26aa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    26ac:	1dfb      	adds	r3, r7, #7
    26ae:	781b      	ldrb	r3, [r3, #0]
    26b0:	2b7f      	cmp	r3, #127	; 0x7f
    26b2:	d80e      	bhi.n	26d2 <__NVIC_DisableIRQ+0x32>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    26b4:	4909      	ldr	r1, [pc, #36]	; (26dc <__NVIC_DisableIRQ+0x3c>)
    26b6:	1dfb      	adds	r3, r7, #7
    26b8:	781b      	ldrb	r3, [r3, #0]
    26ba:	001a      	movs	r2, r3
    26bc:	231f      	movs	r3, #31
    26be:	4013      	ands	r3, r2
    26c0:	2201      	movs	r2, #1
    26c2:	409a      	lsls	r2, r3
    26c4:	0013      	movs	r3, r2
    26c6:	2280      	movs	r2, #128	; 0x80
    26c8:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    26ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    26ce:	f3bf 8f6f 	isb	sy
}
    26d2:	46c0      	nop			; (mov r8, r8)
    26d4:	46bd      	mov	sp, r7
    26d6:	b002      	add	sp, #8
    26d8:	bd80      	pop	{r7, pc}
    26da:	46c0      	nop			; (mov r8, r8)
    26dc:	e000e100 	.word	0xe000e100

000026e0 <__NVIC_ClearPendingIRQ>:
{
    26e0:	b580      	push	{r7, lr}
    26e2:	b082      	sub	sp, #8
    26e4:	af00      	add	r7, sp, #0
    26e6:	0002      	movs	r2, r0
    26e8:	1dfb      	adds	r3, r7, #7
    26ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    26ec:	1dfb      	adds	r3, r7, #7
    26ee:	781b      	ldrb	r3, [r3, #0]
    26f0:	2b7f      	cmp	r3, #127	; 0x7f
    26f2:	d80a      	bhi.n	270a <__NVIC_ClearPendingIRQ+0x2a>
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    26f4:	4907      	ldr	r1, [pc, #28]	; (2714 <__NVIC_ClearPendingIRQ+0x34>)
    26f6:	1dfb      	adds	r3, r7, #7
    26f8:	781b      	ldrb	r3, [r3, #0]
    26fa:	001a      	movs	r2, r3
    26fc:	231f      	movs	r3, #31
    26fe:	4013      	ands	r3, r2
    2700:	2201      	movs	r2, #1
    2702:	409a      	lsls	r2, r3
    2704:	23c0      	movs	r3, #192	; 0xc0
    2706:	005b      	lsls	r3, r3, #1
    2708:	50ca      	str	r2, [r1, r3]
}
    270a:	46c0      	nop			; (mov r8, r8)
    270c:	46bd      	mov	sp, r7
    270e:	b002      	add	sp, #8
    2710:	bd80      	pop	{r7, pc}
    2712:	46c0      	nop			; (mov r8, r8)
    2714:	e000e100 	.word	0xe000e100

00002718 <hri_sercomusart_wait_for_sync>:
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    2718:	b580      	push	{r7, lr}
    271a:	b082      	sub	sp, #8
    271c:	af00      	add	r7, sp, #0
    271e:	6078      	str	r0, [r7, #4]
    2720:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2722:	46c0      	nop			; (mov r8, r8)
    2724:	687b      	ldr	r3, [r7, #4]
    2726:	69db      	ldr	r3, [r3, #28]
    2728:	683a      	ldr	r2, [r7, #0]
    272a:	4013      	ands	r3, r2
    272c:	d1fa      	bne.n	2724 <hri_sercomusart_wait_for_sync+0xc>
	};
}
    272e:	46c0      	nop			; (mov r8, r8)
    2730:	46bd      	mov	sp, r7
    2732:	b002      	add	sp, #8
    2734:	bd80      	pop	{r7, pc}

00002736 <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    2736:	b580      	push	{r7, lr}
    2738:	b082      	sub	sp, #8
    273a:	af00      	add	r7, sp, #0
    273c:	6078      	str	r0, [r7, #4]
    273e:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    2740:	687b      	ldr	r3, [r7, #4]
    2742:	69db      	ldr	r3, [r3, #28]
    2744:	683a      	ldr	r2, [r7, #0]
    2746:	4013      	ands	r3, r2
    2748:	1e5a      	subs	r2, r3, #1
    274a:	4193      	sbcs	r3, r2
    274c:	b2db      	uxtb	r3, r3
}
    274e:	0018      	movs	r0, r3
    2750:	46bd      	mov	sp, r7
    2752:	b002      	add	sp, #8
    2754:	bd80      	pop	{r7, pc}

00002756 <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    2756:	b580      	push	{r7, lr}
    2758:	b082      	sub	sp, #8
    275a:	af00      	add	r7, sp, #0
    275c:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    275e:	687b      	ldr	r3, [r7, #4]
    2760:	7e1b      	ldrb	r3, [r3, #24]
    2762:	b2db      	uxtb	r3, r3
    2764:	001a      	movs	r2, r3
    2766:	2301      	movs	r3, #1
    2768:	4013      	ands	r3, r2
    276a:	1e5a      	subs	r2, r3, #1
    276c:	4193      	sbcs	r3, r2
    276e:	b2db      	uxtb	r3, r3
}
    2770:	0018      	movs	r0, r3
    2772:	46bd      	mov	sp, r7
    2774:	b002      	add	sp, #8
    2776:	bd80      	pop	{r7, pc}

00002778 <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    2778:	b580      	push	{r7, lr}
    277a:	b082      	sub	sp, #8
    277c:	af00      	add	r7, sp, #0
    277e:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    2780:	687b      	ldr	r3, [r7, #4]
    2782:	7e1b      	ldrb	r3, [r3, #24]
    2784:	b2db      	uxtb	r3, r3
    2786:	085b      	lsrs	r3, r3, #1
    2788:	2201      	movs	r2, #1
    278a:	4013      	ands	r3, r2
    278c:	1e5a      	subs	r2, r3, #1
    278e:	4193      	sbcs	r3, r2
    2790:	b2db      	uxtb	r3, r3
}
    2792:	0018      	movs	r0, r3
    2794:	46bd      	mov	sp, r7
    2796:	b002      	add	sp, #8
    2798:	bd80      	pop	{r7, pc}

0000279a <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    279a:	b580      	push	{r7, lr}
    279c:	b082      	sub	sp, #8
    279e:	af00      	add	r7, sp, #0
    27a0:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    27a2:	687b      	ldr	r3, [r7, #4]
    27a4:	7e1b      	ldrb	r3, [r3, #24]
    27a6:	b2db      	uxtb	r3, r3
    27a8:	089b      	lsrs	r3, r3, #2
    27aa:	2201      	movs	r2, #1
    27ac:	4013      	ands	r3, r2
    27ae:	1e5a      	subs	r2, r3, #1
    27b0:	4193      	sbcs	r3, r2
    27b2:	b2db      	uxtb	r3, r3
}
    27b4:	0018      	movs	r0, r3
    27b6:	46bd      	mov	sp, r7
    27b8:	b002      	add	sp, #8
    27ba:	bd80      	pop	{r7, pc}

000027bc <hri_sercomusart_get_interrupt_ERROR_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
}

static inline bool hri_sercomusart_get_interrupt_ERROR_bit(const void *const hw)
{
    27bc:	b580      	push	{r7, lr}
    27be:	b082      	sub	sp, #8
    27c0:	af00      	add	r7, sp, #0
    27c2:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    27c4:	687b      	ldr	r3, [r7, #4]
    27c6:	7e1b      	ldrb	r3, [r3, #24]
    27c8:	b2db      	uxtb	r3, r3
    27ca:	09db      	lsrs	r3, r3, #7
    27cc:	2201      	movs	r2, #1
    27ce:	4013      	ands	r3, r2
    27d0:	1e5a      	subs	r2, r3, #1
    27d2:	4193      	sbcs	r3, r2
    27d4:	b2db      	uxtb	r3, r3
}
    27d6:	0018      	movs	r0, r3
    27d8:	46bd      	mov	sp, r7
    27da:	b002      	add	sp, #8
    27dc:	bd80      	pop	{r7, pc}

000027de <hri_sercomusart_clear_interrupt_ERROR_bit>:

static inline void hri_sercomusart_clear_interrupt_ERROR_bit(const void *const hw)
{
    27de:	b580      	push	{r7, lr}
    27e0:	b082      	sub	sp, #8
    27e2:	af00      	add	r7, sp, #0
    27e4:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    27e6:	687b      	ldr	r3, [r7, #4]
    27e8:	2280      	movs	r2, #128	; 0x80
    27ea:	761a      	strb	r2, [r3, #24]
}
    27ec:	46c0      	nop			; (mov r8, r8)
    27ee:	46bd      	mov	sp, r7
    27f0:	b002      	add	sp, #8
    27f2:	bd80      	pop	{r7, pc}

000027f4 <hri_sercomusart_set_INTEN_DRE_bit>:
{
	((Sercom *)hw)->SPI.INTENCLR.reg = mask;
}

static inline void hri_sercomusart_set_INTEN_DRE_bit(const void *const hw)
{
    27f4:	b580      	push	{r7, lr}
    27f6:	b082      	sub	sp, #8
    27f8:	af00      	add	r7, sp, #0
    27fa:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    27fc:	687b      	ldr	r3, [r7, #4]
    27fe:	2201      	movs	r2, #1
    2800:	759a      	strb	r2, [r3, #22]
}
    2802:	46c0      	nop			; (mov r8, r8)
    2804:	46bd      	mov	sp, r7
    2806:	b002      	add	sp, #8
    2808:	bd80      	pop	{r7, pc}

0000280a <hri_sercomusart_get_INTEN_DRE_bit>:

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
    280a:	b580      	push	{r7, lr}
    280c:	b082      	sub	sp, #8
    280e:	af00      	add	r7, sp, #0
    2810:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    2812:	687b      	ldr	r3, [r7, #4]
    2814:	7d9b      	ldrb	r3, [r3, #22]
    2816:	b2db      	uxtb	r3, r3
    2818:	001a      	movs	r2, r3
    281a:	2301      	movs	r3, #1
    281c:	4013      	ands	r3, r2
    281e:	1e5a      	subs	r2, r3, #1
    2820:	4193      	sbcs	r3, r2
    2822:	b2db      	uxtb	r3, r3
}
    2824:	0018      	movs	r0, r3
    2826:	46bd      	mov	sp, r7
    2828:	b002      	add	sp, #8
    282a:	bd80      	pop	{r7, pc}

0000282c <hri_sercomusart_write_INTEN_DRE_bit>:

static inline void hri_sercomusart_write_INTEN_DRE_bit(const void *const hw, bool value)
{
    282c:	b580      	push	{r7, lr}
    282e:	b082      	sub	sp, #8
    2830:	af00      	add	r7, sp, #0
    2832:	6078      	str	r0, [r7, #4]
    2834:	000a      	movs	r2, r1
    2836:	1cfb      	adds	r3, r7, #3
    2838:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    283a:	1cfb      	adds	r3, r7, #3
    283c:	781b      	ldrb	r3, [r3, #0]
    283e:	2201      	movs	r2, #1
    2840:	4053      	eors	r3, r2
    2842:	b2db      	uxtb	r3, r3
    2844:	2b00      	cmp	r3, #0
    2846:	d003      	beq.n	2850 <hri_sercomusart_write_INTEN_DRE_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    2848:	687b      	ldr	r3, [r7, #4]
    284a:	2201      	movs	r2, #1
    284c:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
	}
}
    284e:	e002      	b.n	2856 <hri_sercomusart_write_INTEN_DRE_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    2850:	687b      	ldr	r3, [r7, #4]
    2852:	2201      	movs	r2, #1
    2854:	759a      	strb	r2, [r3, #22]
}
    2856:	46c0      	nop			; (mov r8, r8)
    2858:	46bd      	mov	sp, r7
    285a:	b002      	add	sp, #8
    285c:	bd80      	pop	{r7, pc}

0000285e <hri_sercomusart_clear_INTEN_DRE_bit>:

static inline void hri_sercomusart_clear_INTEN_DRE_bit(const void *const hw)
{
    285e:	b580      	push	{r7, lr}
    2860:	b082      	sub	sp, #8
    2862:	af00      	add	r7, sp, #0
    2864:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    2866:	687b      	ldr	r3, [r7, #4]
    2868:	2201      	movs	r2, #1
    286a:	751a      	strb	r2, [r3, #20]
}
    286c:	46c0      	nop			; (mov r8, r8)
    286e:	46bd      	mov	sp, r7
    2870:	b002      	add	sp, #8
    2872:	bd80      	pop	{r7, pc}

00002874 <hri_sercomusart_set_INTEN_TXC_bit>:

static inline void hri_sercomusart_set_INTEN_TXC_bit(const void *const hw)
{
    2874:	b580      	push	{r7, lr}
    2876:	b082      	sub	sp, #8
    2878:	af00      	add	r7, sp, #0
    287a:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    287c:	687b      	ldr	r3, [r7, #4]
    287e:	2202      	movs	r2, #2
    2880:	759a      	strb	r2, [r3, #22]
}
    2882:	46c0      	nop			; (mov r8, r8)
    2884:	46bd      	mov	sp, r7
    2886:	b002      	add	sp, #8
    2888:	bd80      	pop	{r7, pc}

0000288a <hri_sercomusart_get_INTEN_TXC_bit>:

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
    288a:	b580      	push	{r7, lr}
    288c:	b082      	sub	sp, #8
    288e:	af00      	add	r7, sp, #0
    2890:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    2892:	687b      	ldr	r3, [r7, #4]
    2894:	7d9b      	ldrb	r3, [r3, #22]
    2896:	b2db      	uxtb	r3, r3
    2898:	085b      	lsrs	r3, r3, #1
    289a:	2201      	movs	r2, #1
    289c:	4013      	ands	r3, r2
    289e:	1e5a      	subs	r2, r3, #1
    28a0:	4193      	sbcs	r3, r2
    28a2:	b2db      	uxtb	r3, r3
}
    28a4:	0018      	movs	r0, r3
    28a6:	46bd      	mov	sp, r7
    28a8:	b002      	add	sp, #8
    28aa:	bd80      	pop	{r7, pc}

000028ac <hri_sercomusart_write_INTEN_TXC_bit>:

static inline void hri_sercomusart_write_INTEN_TXC_bit(const void *const hw, bool value)
{
    28ac:	b580      	push	{r7, lr}
    28ae:	b082      	sub	sp, #8
    28b0:	af00      	add	r7, sp, #0
    28b2:	6078      	str	r0, [r7, #4]
    28b4:	000a      	movs	r2, r1
    28b6:	1cfb      	adds	r3, r7, #3
    28b8:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    28ba:	1cfb      	adds	r3, r7, #3
    28bc:	781b      	ldrb	r3, [r3, #0]
    28be:	2201      	movs	r2, #1
    28c0:	4053      	eors	r3, r2
    28c2:	b2db      	uxtb	r3, r3
    28c4:	2b00      	cmp	r3, #0
    28c6:	d003      	beq.n	28d0 <hri_sercomusart_write_INTEN_TXC_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    28c8:	687b      	ldr	r3, [r7, #4]
    28ca:	2202      	movs	r2, #2
    28cc:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
	}
}
    28ce:	e002      	b.n	28d6 <hri_sercomusart_write_INTEN_TXC_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    28d0:	687b      	ldr	r3, [r7, #4]
    28d2:	2202      	movs	r2, #2
    28d4:	759a      	strb	r2, [r3, #22]
}
    28d6:	46c0      	nop			; (mov r8, r8)
    28d8:	46bd      	mov	sp, r7
    28da:	b002      	add	sp, #8
    28dc:	bd80      	pop	{r7, pc}

000028de <hri_sercomusart_clear_INTEN_TXC_bit>:

static inline void hri_sercomusart_clear_INTEN_TXC_bit(const void *const hw)
{
    28de:	b580      	push	{r7, lr}
    28e0:	b082      	sub	sp, #8
    28e2:	af00      	add	r7, sp, #0
    28e4:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    28e6:	687b      	ldr	r3, [r7, #4]
    28e8:	2202      	movs	r2, #2
    28ea:	751a      	strb	r2, [r3, #20]
}
    28ec:	46c0      	nop			; (mov r8, r8)
    28ee:	46bd      	mov	sp, r7
    28f0:	b002      	add	sp, #8
    28f2:	bd80      	pop	{r7, pc}

000028f4 <hri_sercomusart_write_INTEN_RXC_bit>:
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_RXC) >> SERCOM_USART_INTENSET_RXC_Pos;
}

static inline void hri_sercomusart_write_INTEN_RXC_bit(const void *const hw, bool value)
{
    28f4:	b580      	push	{r7, lr}
    28f6:	b082      	sub	sp, #8
    28f8:	af00      	add	r7, sp, #0
    28fa:	6078      	str	r0, [r7, #4]
    28fc:	000a      	movs	r2, r1
    28fe:	1cfb      	adds	r3, r7, #3
    2900:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    2902:	1cfb      	adds	r3, r7, #3
    2904:	781b      	ldrb	r3, [r3, #0]
    2906:	2201      	movs	r2, #1
    2908:	4053      	eors	r3, r2
    290a:	b2db      	uxtb	r3, r3
    290c:	2b00      	cmp	r3, #0
    290e:	d003      	beq.n	2918 <hri_sercomusart_write_INTEN_RXC_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    2910:	687b      	ldr	r3, [r7, #4]
    2912:	2204      	movs	r2, #4
    2914:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
	}
}
    2916:	e002      	b.n	291e <hri_sercomusart_write_INTEN_RXC_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    2918:	687b      	ldr	r3, [r7, #4]
    291a:	2204      	movs	r2, #4
    291c:	759a      	strb	r2, [r3, #22]
}
    291e:	46c0      	nop			; (mov r8, r8)
    2920:	46bd      	mov	sp, r7
    2922:	b002      	add	sp, #8
    2924:	bd80      	pop	{r7, pc}

00002926 <hri_sercomusart_write_INTEN_ERROR_bit>:
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_ERROR) >> SERCOM_USART_INTENSET_ERROR_Pos;
}

static inline void hri_sercomusart_write_INTEN_ERROR_bit(const void *const hw, bool value)
{
    2926:	b580      	push	{r7, lr}
    2928:	b082      	sub	sp, #8
    292a:	af00      	add	r7, sp, #0
    292c:	6078      	str	r0, [r7, #4]
    292e:	000a      	movs	r2, r1
    2930:	1cfb      	adds	r3, r7, #3
    2932:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    2934:	1cfb      	adds	r3, r7, #3
    2936:	781b      	ldrb	r3, [r3, #0]
    2938:	2201      	movs	r2, #1
    293a:	4053      	eors	r3, r2
    293c:	b2db      	uxtb	r3, r3
    293e:	2b00      	cmp	r3, #0
    2940:	d003      	beq.n	294a <hri_sercomusart_write_INTEN_ERROR_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    2942:	687b      	ldr	r3, [r7, #4]
    2944:	2280      	movs	r2, #128	; 0x80
    2946:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
	}
}
    2948:	e002      	b.n	2950 <hri_sercomusart_write_INTEN_ERROR_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    294a:	687b      	ldr	r3, [r7, #4]
    294c:	2280      	movs	r2, #128	; 0x80
    294e:	759a      	strb	r2, [r3, #22]
}
    2950:	46c0      	nop			; (mov r8, r8)
    2952:	46bd      	mov	sp, r7
    2954:	b002      	add	sp, #8
    2956:	bd80      	pop	{r7, pc}

00002958 <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    2958:	b580      	push	{r7, lr}
    295a:	b082      	sub	sp, #8
    295c:	af00      	add	r7, sp, #0
    295e:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2960:	687b      	ldr	r3, [r7, #4]
    2962:	681b      	ldr	r3, [r3, #0]
    2964:	2202      	movs	r2, #2
    2966:	431a      	orrs	r2, r3
    2968:	687b      	ldr	r3, [r7, #4]
    296a:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    296c:	687b      	ldr	r3, [r7, #4]
    296e:	2103      	movs	r1, #3
    2970:	0018      	movs	r0, r3
    2972:	4b03      	ldr	r3, [pc, #12]	; (2980 <hri_sercomusart_set_CTRLA_ENABLE_bit+0x28>)
    2974:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2976:	46c0      	nop			; (mov r8, r8)
    2978:	46bd      	mov	sp, r7
    297a:	b002      	add	sp, #8
    297c:	bd80      	pop	{r7, pc}
    297e:	46c0      	nop			; (mov r8, r8)
    2980:	00002719 	.word	0x00002719

00002984 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    2984:	b580      	push	{r7, lr}
    2986:	b082      	sub	sp, #8
    2988:	af00      	add	r7, sp, #0
    298a:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    298c:	687b      	ldr	r3, [r7, #4]
    298e:	681b      	ldr	r3, [r3, #0]
    2990:	2202      	movs	r2, #2
    2992:	4393      	bics	r3, r2
    2994:	001a      	movs	r2, r3
    2996:	687b      	ldr	r3, [r7, #4]
    2998:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    299a:	687b      	ldr	r3, [r7, #4]
    299c:	2103      	movs	r1, #3
    299e:	0018      	movs	r0, r3
    29a0:	4b02      	ldr	r3, [pc, #8]	; (29ac <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x28>)
    29a2:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    29a4:	46c0      	nop			; (mov r8, r8)
    29a6:	46bd      	mov	sp, r7
    29a8:	b002      	add	sp, #8
    29aa:	bd80      	pop	{r7, pc}
    29ac:	00002719 	.word	0x00002719

000029b0 <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    29b0:	b580      	push	{r7, lr}
    29b2:	b084      	sub	sp, #16
    29b4:	af00      	add	r7, sp, #0
    29b6:	6078      	str	r0, [r7, #4]
    29b8:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    29ba:	687b      	ldr	r3, [r7, #4]
    29bc:	2103      	movs	r1, #3
    29be:	0018      	movs	r0, r3
    29c0:	4b06      	ldr	r3, [pc, #24]	; (29dc <hri_sercomusart_get_CTRLA_reg+0x2c>)
    29c2:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    29c4:	687b      	ldr	r3, [r7, #4]
    29c6:	681b      	ldr	r3, [r3, #0]
    29c8:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    29ca:	68fb      	ldr	r3, [r7, #12]
    29cc:	683a      	ldr	r2, [r7, #0]
    29ce:	4013      	ands	r3, r2
    29d0:	60fb      	str	r3, [r7, #12]
	return tmp;
    29d2:	68fb      	ldr	r3, [r7, #12]
}
    29d4:	0018      	movs	r0, r3
    29d6:	46bd      	mov	sp, r7
    29d8:	b004      	add	sp, #16
    29da:	bd80      	pop	{r7, pc}
    29dc:	00002719 	.word	0x00002719

000029e0 <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    29e0:	b580      	push	{r7, lr}
    29e2:	b082      	sub	sp, #8
    29e4:	af00      	add	r7, sp, #0
    29e6:	6078      	str	r0, [r7, #4]
    29e8:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    29ea:	687b      	ldr	r3, [r7, #4]
    29ec:	683a      	ldr	r2, [r7, #0]
    29ee:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    29f0:	687b      	ldr	r3, [r7, #4]
    29f2:	2103      	movs	r1, #3
    29f4:	0018      	movs	r0, r3
    29f6:	4b03      	ldr	r3, [pc, #12]	; (2a04 <hri_sercomusart_write_CTRLA_reg+0x24>)
    29f8:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    29fa:	46c0      	nop			; (mov r8, r8)
    29fc:	46bd      	mov	sp, r7
    29fe:	b002      	add	sp, #8
    2a00:	bd80      	pop	{r7, pc}
    2a02:	46c0      	nop			; (mov r8, r8)
    2a04:	00002719 	.word	0x00002719

00002a08 <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    2a08:	b580      	push	{r7, lr}
    2a0a:	b082      	sub	sp, #8
    2a0c:	af00      	add	r7, sp, #0
    2a0e:	6078      	str	r0, [r7, #4]
    2a10:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    2a12:	687b      	ldr	r3, [r7, #4]
    2a14:	683a      	ldr	r2, [r7, #0]
    2a16:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    2a18:	687b      	ldr	r3, [r7, #4]
    2a1a:	2107      	movs	r1, #7
    2a1c:	0018      	movs	r0, r3
    2a1e:	4b03      	ldr	r3, [pc, #12]	; (2a2c <hri_sercomusart_write_CTRLB_reg+0x24>)
    2a20:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2a22:	46c0      	nop			; (mov r8, r8)
    2a24:	46bd      	mov	sp, r7
    2a26:	b002      	add	sp, #8
    2a28:	bd80      	pop	{r7, pc}
    2a2a:	46c0      	nop			; (mov r8, r8)
    2a2c:	00002719 	.word	0x00002719

00002a30 <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    2a30:	b580      	push	{r7, lr}
    2a32:	b082      	sub	sp, #8
    2a34:	af00      	add	r7, sp, #0
    2a36:	6078      	str	r0, [r7, #4]
    2a38:	000a      	movs	r2, r1
    2a3a:	1cbb      	adds	r3, r7, #2
    2a3c:	801a      	strh	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    2a3e:	687b      	ldr	r3, [r7, #4]
    2a40:	1cba      	adds	r2, r7, #2
    2a42:	8812      	ldrh	r2, [r2, #0]
    2a44:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2a46:	46c0      	nop			; (mov r8, r8)
    2a48:	46bd      	mov	sp, r7
    2a4a:	b002      	add	sp, #8
    2a4c:	bd80      	pop	{r7, pc}

00002a4e <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    2a4e:	b580      	push	{r7, lr}
    2a50:	b082      	sub	sp, #8
    2a52:	af00      	add	r7, sp, #0
    2a54:	6078      	str	r0, [r7, #4]
    2a56:	000a      	movs	r2, r1
    2a58:	1cfb      	adds	r3, r7, #3
    2a5a:	701a      	strb	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    2a5c:	687b      	ldr	r3, [r7, #4]
    2a5e:	1cfa      	adds	r2, r7, #3
    2a60:	7812      	ldrb	r2, [r2, #0]
    2a62:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2a64:	46c0      	nop			; (mov r8, r8)
    2a66:	46bd      	mov	sp, r7
    2a68:	b002      	add	sp, #8
    2a6a:	bd80      	pop	{r7, pc}

00002a6c <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    2a6c:	b580      	push	{r7, lr}
    2a6e:	b082      	sub	sp, #8
    2a70:	af00      	add	r7, sp, #0
    2a72:	6078      	str	r0, [r7, #4]
    2a74:	000a      	movs	r2, r1
    2a76:	1cbb      	adds	r3, r7, #2
    2a78:	801a      	strh	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    2a7a:	687b      	ldr	r3, [r7, #4]
    2a7c:	1cba      	adds	r2, r7, #2
    2a7e:	8812      	ldrh	r2, [r2, #0]
    2a80:	851a      	strh	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2a82:	46c0      	nop			; (mov r8, r8)
    2a84:	46bd      	mov	sp, r7
    2a86:	b002      	add	sp, #8
    2a88:	bd80      	pop	{r7, pc}

00002a8a <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    2a8a:	b580      	push	{r7, lr}
    2a8c:	b082      	sub	sp, #8
    2a8e:	af00      	add	r7, sp, #0
    2a90:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    2a92:	687b      	ldr	r3, [r7, #4]
    2a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    2a96:	b29b      	uxth	r3, r3
}
    2a98:	0018      	movs	r0, r3
    2a9a:	46bd      	mov	sp, r7
    2a9c:	b002      	add	sp, #8
    2a9e:	bd80      	pop	{r7, pc}

00002aa0 <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    2aa0:	b580      	push	{r7, lr}
    2aa2:	b082      	sub	sp, #8
    2aa4:	af00      	add	r7, sp, #0
    2aa6:	6078      	str	r0, [r7, #4]
    2aa8:	000a      	movs	r2, r1
    2aaa:	1cfb      	adds	r3, r7, #3
    2aac:	701a      	strb	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    2aae:	687b      	ldr	r3, [r7, #4]
    2ab0:	1cfa      	adds	r2, r7, #3
    2ab2:	2130      	movs	r1, #48	; 0x30
    2ab4:	7812      	ldrb	r2, [r2, #0]
    2ab6:	545a      	strb	r2, [r3, r1]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2ab8:	46c0      	nop			; (mov r8, r8)
    2aba:	46bd      	mov	sp, r7
    2abc:	b002      	add	sp, #8
    2abe:	bd80      	pop	{r7, pc}

00002ac0 <hri_sercomusart_clear_STATUS_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_clear_STATUS_reg(const void *const hw, hri_sercomusart_status_reg_t mask)
{
    2ac0:	b580      	push	{r7, lr}
    2ac2:	b082      	sub	sp, #8
    2ac4:	af00      	add	r7, sp, #0
    2ac6:	6078      	str	r0, [r7, #4]
    2ac8:	000a      	movs	r2, r1
    2aca:	1cbb      	adds	r3, r7, #2
    2acc:	801a      	strh	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.STATUS.reg = mask;
    2ace:	687b      	ldr	r3, [r7, #4]
    2ad0:	1cba      	adds	r2, r7, #2
    2ad2:	8812      	ldrh	r2, [r2, #0]
    2ad4:	835a      	strh	r2, [r3, #26]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2ad6:	46c0      	nop			; (mov r8, r8)
    2ad8:	46bd      	mov	sp, r7
    2ada:	b002      	add	sp, #8
    2adc:	bd80      	pop	{r7, pc}

00002ade <hri_sercomusart_read_STATUS_reg>:

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
    2ade:	b580      	push	{r7, lr}
    2ae0:	b082      	sub	sp, #8
    2ae2:	af00      	add	r7, sp, #0
    2ae4:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.STATUS.reg;
    2ae6:	687b      	ldr	r3, [r7, #4]
    2ae8:	8b5b      	ldrh	r3, [r3, #26]
    2aea:	b29b      	uxth	r3, r3
}
    2aec:	0018      	movs	r0, r3
    2aee:	46bd      	mov	sp, r7
    2af0:	b002      	add	sp, #8
    2af2:	bd80      	pop	{r7, pc}

00002af4 <_usart_async_init>:

/**
 * \brief Initialize asynchronous SERCOM USART
 */
int32_t _usart_async_init(struct _usart_async_device *const device, void *const hw)
{
    2af4:	b580      	push	{r7, lr}
    2af6:	b084      	sub	sp, #16
    2af8:	af00      	add	r7, sp, #0
    2afa:	6078      	str	r0, [r7, #4]
    2afc:	6039      	str	r1, [r7, #0]
	int32_t init_status;

	ASSERT(device);
    2afe:	687b      	ldr	r3, [r7, #4]
    2b00:	1e5a      	subs	r2, r3, #1
    2b02:	4193      	sbcs	r3, r2
    2b04:	b2db      	uxtb	r3, r3
    2b06:	491c      	ldr	r1, [pc, #112]	; (2b78 <_usart_async_init+0x84>)
    2b08:	22c6      	movs	r2, #198	; 0xc6
    2b0a:	0018      	movs	r0, r3
    2b0c:	4b1b      	ldr	r3, [pc, #108]	; (2b7c <_usart_async_init+0x88>)
    2b0e:	4798      	blx	r3

	init_status = _usart_init(hw);
    2b10:	683b      	ldr	r3, [r7, #0]
    2b12:	0018      	movs	r0, r3
    2b14:	4b1a      	ldr	r3, [pc, #104]	; (2b80 <_usart_async_init+0x8c>)
    2b16:	4798      	blx	r3
    2b18:	0003      	movs	r3, r0
    2b1a:	60fb      	str	r3, [r7, #12]
	if (init_status) {
    2b1c:	68fb      	ldr	r3, [r7, #12]
    2b1e:	2b00      	cmp	r3, #0
    2b20:	d001      	beq.n	2b26 <_usart_async_init+0x32>
		return init_status;
    2b22:	68fb      	ldr	r3, [r7, #12]
    2b24:	e024      	b.n	2b70 <_usart_async_init+0x7c>
	}
	device->hw = hw;
    2b26:	687b      	ldr	r3, [r7, #4]
    2b28:	683a      	ldr	r2, [r7, #0]
    2b2a:	619a      	str	r2, [r3, #24]
	_sercom_init_irq_param(hw, (void *)device);
    2b2c:	687a      	ldr	r2, [r7, #4]
    2b2e:	683b      	ldr	r3, [r7, #0]
    2b30:	0011      	movs	r1, r2
    2b32:	0018      	movs	r0, r3
    2b34:	4b13      	ldr	r3, [pc, #76]	; (2b84 <_usart_async_init+0x90>)
    2b36:	4798      	blx	r3
	NVIC_DisableIRQ((IRQn_Type)_sercom_get_irq_num(hw));
    2b38:	683b      	ldr	r3, [r7, #0]
    2b3a:	0018      	movs	r0, r3
    2b3c:	4b12      	ldr	r3, [pc, #72]	; (2b88 <_usart_async_init+0x94>)
    2b3e:	4798      	blx	r3
    2b40:	0003      	movs	r3, r0
    2b42:	b25b      	sxtb	r3, r3
    2b44:	0018      	movs	r0, r3
    2b46:	4b11      	ldr	r3, [pc, #68]	; (2b8c <_usart_async_init+0x98>)
    2b48:	4798      	blx	r3
	NVIC_ClearPendingIRQ((IRQn_Type)_sercom_get_irq_num(hw));
    2b4a:	683b      	ldr	r3, [r7, #0]
    2b4c:	0018      	movs	r0, r3
    2b4e:	4b0e      	ldr	r3, [pc, #56]	; (2b88 <_usart_async_init+0x94>)
    2b50:	4798      	blx	r3
    2b52:	0003      	movs	r3, r0
    2b54:	b25b      	sxtb	r3, r3
    2b56:	0018      	movs	r0, r3
    2b58:	4b0d      	ldr	r3, [pc, #52]	; (2b90 <_usart_async_init+0x9c>)
    2b5a:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type)_sercom_get_irq_num(hw));
    2b5c:	683b      	ldr	r3, [r7, #0]
    2b5e:	0018      	movs	r0, r3
    2b60:	4b09      	ldr	r3, [pc, #36]	; (2b88 <_usart_async_init+0x94>)
    2b62:	4798      	blx	r3
    2b64:	0003      	movs	r3, r0
    2b66:	b25b      	sxtb	r3, r3
    2b68:	0018      	movs	r0, r3
    2b6a:	4b0a      	ldr	r3, [pc, #40]	; (2b94 <_usart_async_init+0xa0>)
    2b6c:	4798      	blx	r3

	return ERR_NONE;
    2b6e:	2300      	movs	r3, #0
}
    2b70:	0018      	movs	r0, r3
    2b72:	46bd      	mov	sp, r7
    2b74:	b004      	add	sp, #16
    2b76:	bd80      	pop	{r7, pc}
    2b78:	00004c28 	.word	0x00004c28
    2b7c:	000015e7 	.word	0x000015e7
    2b80:	00002ed5 	.word	0x00002ed5
    2b84:	00002e95 	.word	0x00002e95
    2b88:	000030d1 	.word	0x000030d1
    2b8c:	000026a1 	.word	0x000026a1
    2b90:	000026e1 	.word	0x000026e1
    2b94:	0000266d 	.word	0x0000266d

00002b98 <_usart_async_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_async_enable(struct _usart_async_device *const device)
{
    2b98:	b580      	push	{r7, lr}
    2b9a:	b082      	sub	sp, #8
    2b9c:	af00      	add	r7, sp, #0
    2b9e:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    2ba0:	687b      	ldr	r3, [r7, #4]
    2ba2:	699b      	ldr	r3, [r3, #24]
    2ba4:	0018      	movs	r0, r3
    2ba6:	4b03      	ldr	r3, [pc, #12]	; (2bb4 <_usart_async_enable+0x1c>)
    2ba8:	4798      	blx	r3
}
    2baa:	46c0      	nop			; (mov r8, r8)
    2bac:	46bd      	mov	sp, r7
    2bae:	b002      	add	sp, #8
    2bb0:	bd80      	pop	{r7, pc}
    2bb2:	46c0      	nop			; (mov r8, r8)
    2bb4:	00002959 	.word	0x00002959

00002bb8 <_usart_async_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_async_write_byte(struct _usart_async_device *const device, uint8_t data)
{
    2bb8:	b580      	push	{r7, lr}
    2bba:	b082      	sub	sp, #8
    2bbc:	af00      	add	r7, sp, #0
    2bbe:	6078      	str	r0, [r7, #4]
    2bc0:	000a      	movs	r2, r1
    2bc2:	1cfb      	adds	r3, r7, #3
    2bc4:	701a      	strb	r2, [r3, #0]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    2bc6:	687b      	ldr	r3, [r7, #4]
    2bc8:	699a      	ldr	r2, [r3, #24]
    2bca:	1cfb      	adds	r3, r7, #3
    2bcc:	781b      	ldrb	r3, [r3, #0]
    2bce:	b29b      	uxth	r3, r3
    2bd0:	0019      	movs	r1, r3
    2bd2:	0010      	movs	r0, r2
    2bd4:	4b02      	ldr	r3, [pc, #8]	; (2be0 <_usart_async_write_byte+0x28>)
    2bd6:	4798      	blx	r3
}
    2bd8:	46c0      	nop			; (mov r8, r8)
    2bda:	46bd      	mov	sp, r7
    2bdc:	b002      	add	sp, #8
    2bde:	bd80      	pop	{r7, pc}
    2be0:	00002a6d 	.word	0x00002a6d

00002be4 <_usart_async_enable_byte_sent_irq>:

/**
 * \brief Enable data register empty interrupt
 */
void _usart_async_enable_byte_sent_irq(struct _usart_async_device *const device)
{
    2be4:	b580      	push	{r7, lr}
    2be6:	b082      	sub	sp, #8
    2be8:	af00      	add	r7, sp, #0
    2bea:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    2bec:	687b      	ldr	r3, [r7, #4]
    2bee:	699b      	ldr	r3, [r3, #24]
    2bf0:	0018      	movs	r0, r3
    2bf2:	4b03      	ldr	r3, [pc, #12]	; (2c00 <_usart_async_enable_byte_sent_irq+0x1c>)
    2bf4:	4798      	blx	r3
}
    2bf6:	46c0      	nop			; (mov r8, r8)
    2bf8:	46bd      	mov	sp, r7
    2bfa:	b002      	add	sp, #8
    2bfc:	bd80      	pop	{r7, pc}
    2bfe:	46c0      	nop			; (mov r8, r8)
    2c00:	000027f5 	.word	0x000027f5

00002c04 <_usart_async_enable_tx_done_irq>:

/**
 * \brief Enable transmission complete interrupt
 */
void _usart_async_enable_tx_done_irq(struct _usart_async_device *const device)
{
    2c04:	b580      	push	{r7, lr}
    2c06:	b082      	sub	sp, #8
    2c08:	af00      	add	r7, sp, #0
    2c0a:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    2c0c:	687b      	ldr	r3, [r7, #4]
    2c0e:	699b      	ldr	r3, [r3, #24]
    2c10:	0018      	movs	r0, r3
    2c12:	4b03      	ldr	r3, [pc, #12]	; (2c20 <_usart_async_enable_tx_done_irq+0x1c>)
    2c14:	4798      	blx	r3
}
    2c16:	46c0      	nop			; (mov r8, r8)
    2c18:	46bd      	mov	sp, r7
    2c1a:	b002      	add	sp, #8
    2c1c:	bd80      	pop	{r7, pc}
    2c1e:	46c0      	nop			; (mov r8, r8)
    2c20:	00002875 	.word	0x00002875

00002c24 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    2c24:	b580      	push	{r7, lr}
    2c26:	b082      	sub	sp, #8
    2c28:	af00      	add	r7, sp, #0
    2c2a:	6078      	str	r0, [r7, #4]
#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)SERCOM0) / sizeof(Sercom);
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    2c2c:	687b      	ldr	r3, [r7, #4]
    2c2e:	4a04      	ldr	r2, [pc, #16]	; (2c40 <_sercom_get_hardware_index+0x1c>)
    2c30:	4694      	mov	ip, r2
    2c32:	4463      	add	r3, ip
    2c34:	0a9b      	lsrs	r3, r3, #10
    2c36:	b2db      	uxtb	r3, r3
}
    2c38:	0018      	movs	r0, r3
    2c3a:	46bd      	mov	sp, r7
    2c3c:	b002      	add	sp, #8
    2c3e:	bd80      	pop	{r7, pc}
    2c40:	bdfff800 	.word	0xbdfff800

00002c44 <_usart_async_set_irq_state>:
/**
 * \brief Enable/disable USART interrupt
 */
void _usart_async_set_irq_state(struct _usart_async_device *const device, const enum _usart_async_callback_type type,
                                const bool state)
{
    2c44:	b580      	push	{r7, lr}
    2c46:	b082      	sub	sp, #8
    2c48:	af00      	add	r7, sp, #0
    2c4a:	6078      	str	r0, [r7, #4]
    2c4c:	0008      	movs	r0, r1
    2c4e:	0011      	movs	r1, r2
    2c50:	1cfb      	adds	r3, r7, #3
    2c52:	1c02      	adds	r2, r0, #0
    2c54:	701a      	strb	r2, [r3, #0]
    2c56:	1cbb      	adds	r3, r7, #2
    2c58:	1c0a      	adds	r2, r1, #0
    2c5a:	701a      	strb	r2, [r3, #0]
	ASSERT(device);
    2c5c:	687b      	ldr	r3, [r7, #4]
    2c5e:	1e5a      	subs	r2, r3, #1
    2c60:	4193      	sbcs	r3, r2
    2c62:	b2d8      	uxtb	r0, r3
    2c64:	2388      	movs	r3, #136	; 0x88
    2c66:	009a      	lsls	r2, r3, #2
    2c68:	4b1c      	ldr	r3, [pc, #112]	; (2cdc <_usart_async_set_irq_state+0x98>)
    2c6a:	0019      	movs	r1, r3
    2c6c:	4b1c      	ldr	r3, [pc, #112]	; (2ce0 <_usart_async_set_irq_state+0x9c>)
    2c6e:	4798      	blx	r3

	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    2c70:	1cfb      	adds	r3, r7, #3
    2c72:	781b      	ldrb	r3, [r3, #0]
    2c74:	2b00      	cmp	r3, #0
    2c76:	d003      	beq.n	2c80 <_usart_async_set_irq_state+0x3c>
    2c78:	1cfb      	adds	r3, r7, #3
    2c7a:	781b      	ldrb	r3, [r3, #0]
    2c7c:	2b02      	cmp	r3, #2
    2c7e:	d110      	bne.n	2ca2 <_usart_async_set_irq_state+0x5e>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    2c80:	687b      	ldr	r3, [r7, #4]
    2c82:	699a      	ldr	r2, [r3, #24]
    2c84:	1cbb      	adds	r3, r7, #2
    2c86:	781b      	ldrb	r3, [r3, #0]
    2c88:	0019      	movs	r1, r3
    2c8a:	0010      	movs	r0, r2
    2c8c:	4b15      	ldr	r3, [pc, #84]	; (2ce4 <_usart_async_set_irq_state+0xa0>)
    2c8e:	4798      	blx	r3
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    2c90:	687b      	ldr	r3, [r7, #4]
    2c92:	699a      	ldr	r2, [r3, #24]
    2c94:	1cbb      	adds	r3, r7, #2
    2c96:	781b      	ldrb	r3, [r3, #0]
    2c98:	0019      	movs	r1, r3
    2c9a:	0010      	movs	r0, r2
    2c9c:	4b12      	ldr	r3, [pc, #72]	; (2ce8 <_usart_async_set_irq_state+0xa4>)
    2c9e:	4798      	blx	r3
	} else if (USART_ASYNC_RX_DONE == type) {
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
	} else if (USART_ASYNC_ERROR == type) {
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
	}
}
    2ca0:	e018      	b.n	2cd4 <_usart_async_set_irq_state+0x90>
	} else if (USART_ASYNC_RX_DONE == type) {
    2ca2:	1cfb      	adds	r3, r7, #3
    2ca4:	781b      	ldrb	r3, [r3, #0]
    2ca6:	2b01      	cmp	r3, #1
    2ca8:	d108      	bne.n	2cbc <_usart_async_set_irq_state+0x78>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    2caa:	687b      	ldr	r3, [r7, #4]
    2cac:	699a      	ldr	r2, [r3, #24]
    2cae:	1cbb      	adds	r3, r7, #2
    2cb0:	781b      	ldrb	r3, [r3, #0]
    2cb2:	0019      	movs	r1, r3
    2cb4:	0010      	movs	r0, r2
    2cb6:	4b0d      	ldr	r3, [pc, #52]	; (2cec <_usart_async_set_irq_state+0xa8>)
    2cb8:	4798      	blx	r3
}
    2cba:	e00b      	b.n	2cd4 <_usart_async_set_irq_state+0x90>
	} else if (USART_ASYNC_ERROR == type) {
    2cbc:	1cfb      	adds	r3, r7, #3
    2cbe:	781b      	ldrb	r3, [r3, #0]
    2cc0:	2b03      	cmp	r3, #3
    2cc2:	d107      	bne.n	2cd4 <_usart_async_set_irq_state+0x90>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    2cc4:	687b      	ldr	r3, [r7, #4]
    2cc6:	699a      	ldr	r2, [r3, #24]
    2cc8:	1cbb      	adds	r3, r7, #2
    2cca:	781b      	ldrb	r3, [r3, #0]
    2ccc:	0019      	movs	r1, r3
    2cce:	0010      	movs	r0, r2
    2cd0:	4b07      	ldr	r3, [pc, #28]	; (2cf0 <_usart_async_set_irq_state+0xac>)
    2cd2:	4798      	blx	r3
}
    2cd4:	46c0      	nop			; (mov r8, r8)
    2cd6:	46bd      	mov	sp, r7
    2cd8:	b002      	add	sp, #8
    2cda:	bd80      	pop	{r7, pc}
    2cdc:	00004c28 	.word	0x00004c28
    2ce0:	000015e7 	.word	0x000015e7
    2ce4:	0000282d 	.word	0x0000282d
    2ce8:	000028ad 	.word	0x000028ad
    2cec:	000028f5 	.word	0x000028f5
    2cf0:	00002927 	.word	0x00002927

00002cf4 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    2cf4:	b590      	push	{r4, r7, lr}
    2cf6:	b085      	sub	sp, #20
    2cf8:	af00      	add	r7, sp, #0
    2cfa:	6078      	str	r0, [r7, #4]
	void *hw = device->hw;
    2cfc:	687b      	ldr	r3, [r7, #4]
    2cfe:	699b      	ldr	r3, [r3, #24]
    2d00:	60fb      	str	r3, [r7, #12]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    2d02:	68fb      	ldr	r3, [r7, #12]
    2d04:	0018      	movs	r0, r3
    2d06:	4b35      	ldr	r3, [pc, #212]	; (2ddc <_sercom_usart_interrupt_handler+0xe8>)
    2d08:	4798      	blx	r3
    2d0a:	1e03      	subs	r3, r0, #0
    2d0c:	d00f      	beq.n	2d2e <_sercom_usart_interrupt_handler+0x3a>
    2d0e:	68fb      	ldr	r3, [r7, #12]
    2d10:	0018      	movs	r0, r3
    2d12:	4b33      	ldr	r3, [pc, #204]	; (2de0 <_sercom_usart_interrupt_handler+0xec>)
    2d14:	4798      	blx	r3
    2d16:	1e03      	subs	r3, r0, #0
    2d18:	d009      	beq.n	2d2e <_sercom_usart_interrupt_handler+0x3a>
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
    2d1a:	68fb      	ldr	r3, [r7, #12]
    2d1c:	0018      	movs	r0, r3
    2d1e:	4b31      	ldr	r3, [pc, #196]	; (2de4 <_sercom_usart_interrupt_handler+0xf0>)
    2d20:	4798      	blx	r3
		device->usart_cb.tx_byte_sent(device);
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	681b      	ldr	r3, [r3, #0]
    2d26:	687a      	ldr	r2, [r7, #4]
    2d28:	0010      	movs	r0, r2
    2d2a:	4798      	blx	r3
    2d2c:	e053      	b.n	2dd6 <_sercom_usart_interrupt_handler+0xe2>
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    2d2e:	68fb      	ldr	r3, [r7, #12]
    2d30:	0018      	movs	r0, r3
    2d32:	4b2d      	ldr	r3, [pc, #180]	; (2de8 <_sercom_usart_interrupt_handler+0xf4>)
    2d34:	4798      	blx	r3
    2d36:	1e03      	subs	r3, r0, #0
    2d38:	d00f      	beq.n	2d5a <_sercom_usart_interrupt_handler+0x66>
    2d3a:	68fb      	ldr	r3, [r7, #12]
    2d3c:	0018      	movs	r0, r3
    2d3e:	4b2b      	ldr	r3, [pc, #172]	; (2dec <_sercom_usart_interrupt_handler+0xf8>)
    2d40:	4798      	blx	r3
    2d42:	1e03      	subs	r3, r0, #0
    2d44:	d009      	beq.n	2d5a <_sercom_usart_interrupt_handler+0x66>
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
    2d46:	68fb      	ldr	r3, [r7, #12]
    2d48:	0018      	movs	r0, r3
    2d4a:	4b29      	ldr	r3, [pc, #164]	; (2df0 <_sercom_usart_interrupt_handler+0xfc>)
    2d4c:	4798      	blx	r3
		device->usart_cb.tx_done_cb(device);
    2d4e:	687b      	ldr	r3, [r7, #4]
    2d50:	689b      	ldr	r3, [r3, #8]
    2d52:	687a      	ldr	r2, [r7, #4]
    2d54:	0010      	movs	r0, r2
    2d56:	4798      	blx	r3
    2d58:	e03d      	b.n	2dd6 <_sercom_usart_interrupt_handler+0xe2>
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    2d5a:	68fb      	ldr	r3, [r7, #12]
    2d5c:	0018      	movs	r0, r3
    2d5e:	4b25      	ldr	r3, [pc, #148]	; (2df4 <_sercom_usart_interrupt_handler+0x100>)
    2d60:	4798      	blx	r3
    2d62:	1e03      	subs	r3, r0, #0
    2d64:	d01b      	beq.n	2d9e <_sercom_usart_interrupt_handler+0xaa>
		if (hri_sercomusart_read_STATUS_reg(hw)
    2d66:	68fb      	ldr	r3, [r7, #12]
    2d68:	0018      	movs	r0, r3
    2d6a:	4b23      	ldr	r3, [pc, #140]	; (2df8 <_sercom_usart_interrupt_handler+0x104>)
    2d6c:	4798      	blx	r3
    2d6e:	0003      	movs	r3, r0
		    & (SERCOM_USART_STATUS_PERR | SERCOM_USART_STATUS_FERR | SERCOM_USART_STATUS_BUFOVF
    2d70:	001a      	movs	r2, r3
    2d72:	2337      	movs	r3, #55	; 0x37
    2d74:	4013      	ands	r3, r2
		if (hri_sercomusart_read_STATUS_reg(hw)
    2d76:	d005      	beq.n	2d84 <_sercom_usart_interrupt_handler+0x90>
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
    2d78:	68fb      	ldr	r3, [r7, #12]
    2d7a:	213f      	movs	r1, #63	; 0x3f
    2d7c:	0018      	movs	r0, r3
    2d7e:	4b1f      	ldr	r3, [pc, #124]	; (2dfc <_sercom_usart_interrupt_handler+0x108>)
    2d80:	4798      	blx	r3
			return;
    2d82:	e028      	b.n	2dd6 <_sercom_usart_interrupt_handler+0xe2>
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    2d84:	687b      	ldr	r3, [r7, #4]
    2d86:	685c      	ldr	r4, [r3, #4]
    2d88:	68fb      	ldr	r3, [r7, #12]
    2d8a:	0018      	movs	r0, r3
    2d8c:	4b1c      	ldr	r3, [pc, #112]	; (2e00 <_sercom_usart_interrupt_handler+0x10c>)
    2d8e:	4798      	blx	r3
    2d90:	0003      	movs	r3, r0
    2d92:	b2da      	uxtb	r2, r3
    2d94:	687b      	ldr	r3, [r7, #4]
    2d96:	0011      	movs	r1, r2
    2d98:	0018      	movs	r0, r3
    2d9a:	47a0      	blx	r4
    2d9c:	e01b      	b.n	2dd6 <_sercom_usart_interrupt_handler+0xe2>
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    2d9e:	68fb      	ldr	r3, [r7, #12]
    2da0:	0018      	movs	r0, r3
    2da2:	4b18      	ldr	r3, [pc, #96]	; (2e04 <_sercom_usart_interrupt_handler+0x110>)
    2da4:	4798      	blx	r3
    2da6:	1e03      	subs	r3, r0, #0
    2da8:	d015      	beq.n	2dd6 <_sercom_usart_interrupt_handler+0xe2>
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
    2daa:	68fb      	ldr	r3, [r7, #12]
    2dac:	0018      	movs	r0, r3
    2dae:	4b16      	ldr	r3, [pc, #88]	; (2e08 <_sercom_usart_interrupt_handler+0x114>)
    2db0:	4798      	blx	r3
		device->usart_cb.error_cb(device);
    2db2:	687b      	ldr	r3, [r7, #4]
    2db4:	68db      	ldr	r3, [r3, #12]
    2db6:	687a      	ldr	r2, [r7, #4]
    2db8:	0010      	movs	r0, r2
    2dba:	4798      	blx	r3
		status = hri_sercomusart_read_STATUS_reg(hw);
    2dbc:	68fb      	ldr	r3, [r7, #12]
    2dbe:	0018      	movs	r0, r3
    2dc0:	4b0d      	ldr	r3, [pc, #52]	; (2df8 <_sercom_usart_interrupt_handler+0x104>)
    2dc2:	4798      	blx	r3
    2dc4:	0003      	movs	r3, r0
    2dc6:	60bb      	str	r3, [r7, #8]
		hri_sercomusart_clear_STATUS_reg(hw, status);
    2dc8:	68bb      	ldr	r3, [r7, #8]
    2dca:	b29a      	uxth	r2, r3
    2dcc:	68fb      	ldr	r3, [r7, #12]
    2dce:	0011      	movs	r1, r2
    2dd0:	0018      	movs	r0, r3
    2dd2:	4b0a      	ldr	r3, [pc, #40]	; (2dfc <_sercom_usart_interrupt_handler+0x108>)
    2dd4:	4798      	blx	r3
	}
}
    2dd6:	46bd      	mov	sp, r7
    2dd8:	b005      	add	sp, #20
    2dda:	bd90      	pop	{r4, r7, pc}
    2ddc:	00002757 	.word	0x00002757
    2de0:	0000280b 	.word	0x0000280b
    2de4:	0000285f 	.word	0x0000285f
    2de8:	00002779 	.word	0x00002779
    2dec:	0000288b 	.word	0x0000288b
    2df0:	000028df 	.word	0x000028df
    2df4:	0000279b 	.word	0x0000279b
    2df8:	00002adf 	.word	0x00002adf
    2dfc:	00002ac1 	.word	0x00002ac1
    2e00:	00002a8b 	.word	0x00002a8b
    2e04:	000027bd 	.word	0x000027bd
    2e08:	000027df 	.word	0x000027df

00002e0c <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    2e0c:	b590      	push	{r4, r7, lr}
    2e0e:	b085      	sub	sp, #20
    2e10:	af00      	add	r7, sp, #0
    2e12:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2e14:	230e      	movs	r3, #14
    2e16:	18fc      	adds	r4, r7, r3
    2e18:	687b      	ldr	r3, [r7, #4]
    2e1a:	0018      	movs	r0, r3
    2e1c:	4b19      	ldr	r3, [pc, #100]	; (2e84 <_get_sercom_index+0x78>)
    2e1e:	4798      	blx	r3
    2e20:	0003      	movs	r3, r0
    2e22:	7023      	strb	r3, [r4, #0]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2e24:	230f      	movs	r3, #15
    2e26:	18fb      	adds	r3, r7, r3
    2e28:	2200      	movs	r2, #0
    2e2a:	701a      	strb	r2, [r3, #0]
    2e2c:	e018      	b.n	2e60 <_get_sercom_index+0x54>
		if (_usarts[i].number == sercom_offset) {
    2e2e:	230f      	movs	r3, #15
    2e30:	18fb      	adds	r3, r7, r3
    2e32:	781a      	ldrb	r2, [r3, #0]
    2e34:	4914      	ldr	r1, [pc, #80]	; (2e88 <_get_sercom_index+0x7c>)
    2e36:	0013      	movs	r3, r2
    2e38:	009b      	lsls	r3, r3, #2
    2e3a:	189b      	adds	r3, r3, r2
    2e3c:	009b      	lsls	r3, r3, #2
    2e3e:	5c5b      	ldrb	r3, [r3, r1]
    2e40:	220e      	movs	r2, #14
    2e42:	18ba      	adds	r2, r7, r2
    2e44:	7812      	ldrb	r2, [r2, #0]
    2e46:	429a      	cmp	r2, r3
    2e48:	d103      	bne.n	2e52 <_get_sercom_index+0x46>
			return i;
    2e4a:	230f      	movs	r3, #15
    2e4c:	18fb      	adds	r3, r7, r3
    2e4e:	781b      	ldrb	r3, [r3, #0]
    2e50:	e013      	b.n	2e7a <_get_sercom_index+0x6e>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2e52:	230f      	movs	r3, #15
    2e54:	18fb      	adds	r3, r7, r3
    2e56:	781a      	ldrb	r2, [r3, #0]
    2e58:	230f      	movs	r3, #15
    2e5a:	18fb      	adds	r3, r7, r3
    2e5c:	3201      	adds	r2, #1
    2e5e:	701a      	strb	r2, [r3, #0]
    2e60:	230f      	movs	r3, #15
    2e62:	18fb      	adds	r3, r7, r3
    2e64:	781b      	ldrb	r3, [r3, #0]
    2e66:	2b01      	cmp	r3, #1
    2e68:	d9e1      	bls.n	2e2e <_get_sercom_index+0x22>
		}
	}

	ASSERT(false);
    2e6a:	2398      	movs	r3, #152	; 0x98
    2e6c:	009a      	lsls	r2, r3, #2
    2e6e:	4b07      	ldr	r3, [pc, #28]	; (2e8c <_get_sercom_index+0x80>)
    2e70:	0019      	movs	r1, r3
    2e72:	2000      	movs	r0, #0
    2e74:	4b06      	ldr	r3, [pc, #24]	; (2e90 <_get_sercom_index+0x84>)
    2e76:	4798      	blx	r3
	return 0;
    2e78:	2300      	movs	r3, #0
}
    2e7a:	0018      	movs	r0, r3
    2e7c:	46bd      	mov	sp, r7
    2e7e:	b005      	add	sp, #20
    2e80:	bd90      	pop	{r4, r7, pc}
    2e82:	46c0      	nop			; (mov r8, r8)
    2e84:	00002c25 	.word	0x00002c25
    2e88:	20000000 	.word	0x20000000
    2e8c:	00004c28 	.word	0x00004c28
    2e90:	000015e7 	.word	0x000015e7

00002e94 <_sercom_init_irq_param>:

/**
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{
    2e94:	b580      	push	{r7, lr}
    2e96:	b082      	sub	sp, #8
    2e98:	af00      	add	r7, sp, #0
    2e9a:	6078      	str	r0, [r7, #4]
    2e9c:	6039      	str	r1, [r7, #0]

	if (hw == SERCOM0) {
    2e9e:	687b      	ldr	r3, [r7, #4]
    2ea0:	4a08      	ldr	r2, [pc, #32]	; (2ec4 <_sercom_init_irq_param+0x30>)
    2ea2:	4293      	cmp	r3, r2
    2ea4:	d102      	bne.n	2eac <_sercom_init_irq_param+0x18>
		_sercom0_dev = (struct _usart_async_device *)dev;
    2ea6:	4b08      	ldr	r3, [pc, #32]	; (2ec8 <_sercom_init_irq_param+0x34>)
    2ea8:	683a      	ldr	r2, [r7, #0]
    2eaa:	601a      	str	r2, [r3, #0]
	}

	if (hw == SERCOM3) {
    2eac:	687b      	ldr	r3, [r7, #4]
    2eae:	4a07      	ldr	r2, [pc, #28]	; (2ecc <_sercom_init_irq_param+0x38>)
    2eb0:	4293      	cmp	r3, r2
    2eb2:	d102      	bne.n	2eba <_sercom_init_irq_param+0x26>
		_sercom3_dev = (struct _usart_async_device *)dev;
    2eb4:	4b06      	ldr	r3, [pc, #24]	; (2ed0 <_sercom_init_irq_param+0x3c>)
    2eb6:	683a      	ldr	r2, [r7, #0]
    2eb8:	601a      	str	r2, [r3, #0]
	}
}
    2eba:	46c0      	nop			; (mov r8, r8)
    2ebc:	46bd      	mov	sp, r7
    2ebe:	b002      	add	sp, #8
    2ec0:	bd80      	pop	{r7, pc}
    2ec2:	46c0      	nop			; (mov r8, r8)
    2ec4:	42000800 	.word	0x42000800
    2ec8:	2000049c 	.word	0x2000049c
    2ecc:	42001400 	.word	0x42001400
    2ed0:	200004a0 	.word	0x200004a0

00002ed4 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    2ed4:	b590      	push	{r4, r7, lr}
    2ed6:	b085      	sub	sp, #20
    2ed8:	af00      	add	r7, sp, #0
    2eda:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    2edc:	230f      	movs	r3, #15
    2ede:	18fc      	adds	r4, r7, r3
    2ee0:	687b      	ldr	r3, [r7, #4]
    2ee2:	0018      	movs	r0, r3
    2ee4:	4b6f      	ldr	r3, [pc, #444]	; (30a4 <_usart_init+0x1d0>)
    2ee6:	4798      	blx	r3
    2ee8:	0003      	movs	r3, r0
    2eea:	7023      	strb	r3, [r4, #0]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    2eec:	687b      	ldr	r3, [r7, #4]
    2eee:	2101      	movs	r1, #1
    2ef0:	0018      	movs	r0, r3
    2ef2:	4b6d      	ldr	r3, [pc, #436]	; (30a8 <_usart_init+0x1d4>)
    2ef4:	4798      	blx	r3
    2ef6:	0003      	movs	r3, r0
    2ef8:	001a      	movs	r2, r3
    2efa:	2301      	movs	r3, #1
    2efc:	4053      	eors	r3, r2
    2efe:	b2db      	uxtb	r3, r3
    2f00:	2b00      	cmp	r3, #0
    2f02:	d025      	beq.n	2f50 <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    2f04:	230f      	movs	r3, #15
    2f06:	18fb      	adds	r3, r7, r3
    2f08:	781a      	ldrb	r2, [r3, #0]
    2f0a:	4968      	ldr	r1, [pc, #416]	; (30ac <_usart_init+0x1d8>)
    2f0c:	0013      	movs	r3, r2
    2f0e:	009b      	lsls	r3, r3, #2
    2f10:	189b      	adds	r3, r3, r2
    2f12:	009b      	lsls	r3, r3, #2
    2f14:	18cb      	adds	r3, r1, r3
    2f16:	3304      	adds	r3, #4
    2f18:	681b      	ldr	r3, [r3, #0]
    2f1a:	221c      	movs	r2, #28
    2f1c:	4013      	ands	r3, r2
    2f1e:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    2f20:	687b      	ldr	r3, [r7, #4]
    2f22:	2102      	movs	r1, #2
    2f24:	0018      	movs	r0, r3
    2f26:	4b62      	ldr	r3, [pc, #392]	; (30b0 <_usart_init+0x1dc>)
    2f28:	4798      	blx	r3
    2f2a:	1e03      	subs	r3, r0, #0
    2f2c:	d008      	beq.n	2f40 <_usart_init+0x6c>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    2f2e:	687b      	ldr	r3, [r7, #4]
    2f30:	0018      	movs	r0, r3
    2f32:	4b60      	ldr	r3, [pc, #384]	; (30b4 <_usart_init+0x1e0>)
    2f34:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    2f36:	687b      	ldr	r3, [r7, #4]
    2f38:	2102      	movs	r1, #2
    2f3a:	0018      	movs	r0, r3
    2f3c:	4b5e      	ldr	r3, [pc, #376]	; (30b8 <_usart_init+0x1e4>)
    2f3e:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    2f40:	68bb      	ldr	r3, [r7, #8]
    2f42:	2201      	movs	r2, #1
    2f44:	431a      	orrs	r2, r3
    2f46:	687b      	ldr	r3, [r7, #4]
    2f48:	0011      	movs	r1, r2
    2f4a:	0018      	movs	r0, r3
    2f4c:	4b5b      	ldr	r3, [pc, #364]	; (30bc <_usart_init+0x1e8>)
    2f4e:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    2f50:	687b      	ldr	r3, [r7, #4]
    2f52:	2101      	movs	r1, #1
    2f54:	0018      	movs	r0, r3
    2f56:	4b58      	ldr	r3, [pc, #352]	; (30b8 <_usart_init+0x1e4>)
    2f58:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    2f5a:	230f      	movs	r3, #15
    2f5c:	18fb      	adds	r3, r7, r3
    2f5e:	781a      	ldrb	r2, [r3, #0]
    2f60:	4952      	ldr	r1, [pc, #328]	; (30ac <_usart_init+0x1d8>)
    2f62:	0013      	movs	r3, r2
    2f64:	009b      	lsls	r3, r3, #2
    2f66:	189b      	adds	r3, r3, r2
    2f68:	009b      	lsls	r3, r3, #2
    2f6a:	18cb      	adds	r3, r1, r3
    2f6c:	3304      	adds	r3, #4
    2f6e:	681a      	ldr	r2, [r3, #0]
    2f70:	687b      	ldr	r3, [r7, #4]
    2f72:	0011      	movs	r1, r2
    2f74:	0018      	movs	r0, r3
    2f76:	4b51      	ldr	r3, [pc, #324]	; (30bc <_usart_init+0x1e8>)
    2f78:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    2f7a:	230f      	movs	r3, #15
    2f7c:	18fb      	adds	r3, r7, r3
    2f7e:	781a      	ldrb	r2, [r3, #0]
    2f80:	494a      	ldr	r1, [pc, #296]	; (30ac <_usart_init+0x1d8>)
    2f82:	0013      	movs	r3, r2
    2f84:	009b      	lsls	r3, r3, #2
    2f86:	189b      	adds	r3, r3, r2
    2f88:	009b      	lsls	r3, r3, #2
    2f8a:	18cb      	adds	r3, r1, r3
    2f8c:	3308      	adds	r3, #8
    2f8e:	681a      	ldr	r2, [r3, #0]
    2f90:	687b      	ldr	r3, [r7, #4]
    2f92:	0011      	movs	r1, r2
    2f94:	0018      	movs	r0, r3
    2f96:	4b4a      	ldr	r3, [pc, #296]	; (30c0 <_usart_init+0x1ec>)
    2f98:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    2f9a:	230f      	movs	r3, #15
    2f9c:	18fb      	adds	r3, r7, r3
    2f9e:	781a      	ldrb	r2, [r3, #0]
    2fa0:	4942      	ldr	r1, [pc, #264]	; (30ac <_usart_init+0x1d8>)
    2fa2:	0013      	movs	r3, r2
    2fa4:	009b      	lsls	r3, r3, #2
    2fa6:	189b      	adds	r3, r3, r2
    2fa8:	009b      	lsls	r3, r3, #2
    2faa:	18cb      	adds	r3, r1, r3
    2fac:	3304      	adds	r3, #4
    2fae:	681a      	ldr	r2, [r3, #0]
    2fb0:	2380      	movs	r3, #128	; 0x80
    2fb2:	019b      	lsls	r3, r3, #6
    2fb4:	4013      	ands	r3, r2
    2fb6:	d10e      	bne.n	2fd6 <_usart_init+0x102>
    2fb8:	230f      	movs	r3, #15
    2fba:	18fb      	adds	r3, r7, r3
    2fbc:	781a      	ldrb	r2, [r3, #0]
    2fbe:	493b      	ldr	r1, [pc, #236]	; (30ac <_usart_init+0x1d8>)
    2fc0:	0013      	movs	r3, r2
    2fc2:	009b      	lsls	r3, r3, #2
    2fc4:	189b      	adds	r3, r3, r2
    2fc6:	009b      	lsls	r3, r3, #2
    2fc8:	18cb      	adds	r3, r1, r3
    2fca:	3304      	adds	r3, #4
    2fcc:	681a      	ldr	r2, [r3, #0]
    2fce:	23c0      	movs	r3, #192	; 0xc0
    2fd0:	01db      	lsls	r3, r3, #7
    2fd2:	4013      	ands	r3, r2
    2fd4:	d030      	beq.n	3038 <_usart_init+0x164>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2fd6:	230f      	movs	r3, #15
    2fd8:	18fb      	adds	r3, r7, r3
    2fda:	781a      	ldrb	r2, [r3, #0]
    2fdc:	4933      	ldr	r1, [pc, #204]	; (30ac <_usart_init+0x1d8>)
    2fde:	0013      	movs	r3, r2
    2fe0:	009b      	lsls	r3, r3, #2
    2fe2:	189b      	adds	r3, r3, r2
    2fe4:	009b      	lsls	r3, r3, #2
    2fe6:	18cb      	adds	r3, r1, r3
    2fe8:	330c      	adds	r3, #12
    2fea:	881b      	ldrh	r3, [r3, #0]
    2fec:	04db      	lsls	r3, r3, #19
    2fee:	0cdb      	lsrs	r3, r3, #19
    2ff0:	b299      	uxth	r1, r3
    2ff2:	687a      	ldr	r2, [r7, #4]
    2ff4:	8993      	ldrh	r3, [r2, #12]
    2ff6:	04c9      	lsls	r1, r1, #19
    2ff8:	0cc8      	lsrs	r0, r1, #19
    2ffa:	0b5b      	lsrs	r3, r3, #13
    2ffc:	035b      	lsls	r3, r3, #13
    2ffe:	1c19      	adds	r1, r3, #0
    3000:	1c03      	adds	r3, r0, #0
    3002:	430b      	orrs	r3, r1
    3004:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    3006:	230f      	movs	r3, #15
    3008:	18fb      	adds	r3, r7, r3
    300a:	781a      	ldrb	r2, [r3, #0]
    300c:	4927      	ldr	r1, [pc, #156]	; (30ac <_usart_init+0x1d8>)
    300e:	0013      	movs	r3, r2
    3010:	009b      	lsls	r3, r3, #2
    3012:	189b      	adds	r3, r3, r2
    3014:	009b      	lsls	r3, r3, #2
    3016:	18cb      	adds	r3, r1, r3
    3018:	330e      	adds	r3, #14
    301a:	781b      	ldrb	r3, [r3, #0]
    301c:	1c1a      	adds	r2, r3, #0
    301e:	2307      	movs	r3, #7
    3020:	4013      	ands	r3, r2
    3022:	b2d9      	uxtb	r1, r3
    3024:	687a      	ldr	r2, [r7, #4]
    3026:	8993      	ldrh	r3, [r2, #12]
    3028:	0348      	lsls	r0, r1, #13
    302a:	04db      	lsls	r3, r3, #19
    302c:	0cdb      	lsrs	r3, r3, #19
    302e:	1c19      	adds	r1, r3, #0
    3030:	1c03      	adds	r3, r0, #0
    3032:	430b      	orrs	r3, r1
    3034:	8193      	strh	r3, [r2, #12]
    3036:	e00f      	b.n	3058 <_usart_init+0x184>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    3038:	230f      	movs	r3, #15
    303a:	18fb      	adds	r3, r7, r3
    303c:	781a      	ldrb	r2, [r3, #0]
    303e:	491b      	ldr	r1, [pc, #108]	; (30ac <_usart_init+0x1d8>)
    3040:	0013      	movs	r3, r2
    3042:	009b      	lsls	r3, r3, #2
    3044:	189b      	adds	r3, r3, r2
    3046:	009b      	lsls	r3, r3, #2
    3048:	18cb      	adds	r3, r1, r3
    304a:	330c      	adds	r3, #12
    304c:	881a      	ldrh	r2, [r3, #0]
    304e:	687b      	ldr	r3, [r7, #4]
    3050:	0011      	movs	r1, r2
    3052:	0018      	movs	r0, r3
    3054:	4b1b      	ldr	r3, [pc, #108]	; (30c4 <_usart_init+0x1f0>)
    3056:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    3058:	230f      	movs	r3, #15
    305a:	18fb      	adds	r3, r7, r3
    305c:	781a      	ldrb	r2, [r3, #0]
    305e:	4913      	ldr	r1, [pc, #76]	; (30ac <_usart_init+0x1d8>)
    3060:	0013      	movs	r3, r2
    3062:	009b      	lsls	r3, r3, #2
    3064:	189b      	adds	r3, r3, r2
    3066:	009b      	lsls	r3, r3, #2
    3068:	18cb      	adds	r3, r1, r3
    306a:	330f      	adds	r3, #15
    306c:	781a      	ldrb	r2, [r3, #0]
    306e:	687b      	ldr	r3, [r7, #4]
    3070:	0011      	movs	r1, r2
    3072:	0018      	movs	r0, r3
    3074:	4b14      	ldr	r3, [pc, #80]	; (30c8 <_usart_init+0x1f4>)
    3076:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    3078:	230f      	movs	r3, #15
    307a:	18fb      	adds	r3, r7, r3
    307c:	781a      	ldrb	r2, [r3, #0]
    307e:	490b      	ldr	r1, [pc, #44]	; (30ac <_usart_init+0x1d8>)
    3080:	0013      	movs	r3, r2
    3082:	009b      	lsls	r3, r3, #2
    3084:	189b      	adds	r3, r3, r2
    3086:	009b      	lsls	r3, r3, #2
    3088:	18cb      	adds	r3, r1, r3
    308a:	3310      	adds	r3, #16
    308c:	781a      	ldrb	r2, [r3, #0]
    308e:	687b      	ldr	r3, [r7, #4]
    3090:	0011      	movs	r1, r2
    3092:	0018      	movs	r0, r3
    3094:	4b0d      	ldr	r3, [pc, #52]	; (30cc <_usart_init+0x1f8>)
    3096:	4798      	blx	r3

	return ERR_NONE;
    3098:	2300      	movs	r3, #0
}
    309a:	0018      	movs	r0, r3
    309c:	46bd      	mov	sp, r7
    309e:	b005      	add	sp, #20
    30a0:	bd90      	pop	{r4, r7, pc}
    30a2:	46c0      	nop			; (mov r8, r8)
    30a4:	00002e0d 	.word	0x00002e0d
    30a8:	00002737 	.word	0x00002737
    30ac:	20000000 	.word	0x20000000
    30b0:	000029b1 	.word	0x000029b1
    30b4:	00002985 	.word	0x00002985
    30b8:	00002719 	.word	0x00002719
    30bc:	000029e1 	.word	0x000029e1
    30c0:	00002a09 	.word	0x00002a09
    30c4:	00002a31 	.word	0x00002a31
    30c8:	00002a4f 	.word	0x00002a4f
    30cc:	00002aa1 	.word	0x00002aa1

000030d0 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    30d0:	b580      	push	{r7, lr}
    30d2:	b082      	sub	sp, #8
    30d4:	af00      	add	r7, sp, #0
    30d6:	6078      	str	r0, [r7, #4]
	return SERCOM0_IRQn + _sercom_get_hardware_index(hw);
    30d8:	687b      	ldr	r3, [r7, #4]
    30da:	0018      	movs	r0, r3
    30dc:	4b04      	ldr	r3, [pc, #16]	; (30f0 <_sercom_get_irq_num+0x20>)
    30de:	4798      	blx	r3
    30e0:	0003      	movs	r3, r0
    30e2:	3309      	adds	r3, #9
    30e4:	b2db      	uxtb	r3, r3
}
    30e6:	0018      	movs	r0, r3
    30e8:	46bd      	mov	sp, r7
    30ea:	b002      	add	sp, #8
    30ec:	bd80      	pop	{r7, pc}
    30ee:	46c0      	nop			; (mov r8, r8)
    30f0:	00002c25 	.word	0x00002c25

000030f4 <SERCOM0_Handler>:

	return NULL;
}

void SERCOM0_Handler(void)
{
    30f4:	b580      	push	{r7, lr}
    30f6:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom0_dev);
    30f8:	4b03      	ldr	r3, [pc, #12]	; (3108 <SERCOM0_Handler+0x14>)
    30fa:	681b      	ldr	r3, [r3, #0]
    30fc:	0018      	movs	r0, r3
    30fe:	4b03      	ldr	r3, [pc, #12]	; (310c <SERCOM0_Handler+0x18>)
    3100:	4798      	blx	r3
}
    3102:	46c0      	nop			; (mov r8, r8)
    3104:	46bd      	mov	sp, r7
    3106:	bd80      	pop	{r7, pc}
    3108:	2000049c 	.word	0x2000049c
    310c:	00002cf5 	.word	0x00002cf5

00003110 <SERCOM3_Handler>:

void SERCOM3_Handler(void)
{
    3110:	b580      	push	{r7, lr}
    3112:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom3_dev);
    3114:	4b03      	ldr	r3, [pc, #12]	; (3124 <SERCOM3_Handler+0x14>)
    3116:	681b      	ldr	r3, [r3, #0]
    3118:	0018      	movs	r0, r3
    311a:	4b03      	ldr	r3, [pc, #12]	; (3128 <SERCOM3_Handler+0x18>)
    311c:	4798      	blx	r3
}
    311e:	46c0      	nop			; (mov r8, r8)
    3120:	46bd      	mov	sp, r7
    3122:	bd80      	pop	{r7, pc}
    3124:	200004a0 	.word	0x200004a0
    3128:	00002cf5 	.word	0x00002cf5

0000312c <hri_sysctrl_get_PCLKSR_OSC8MRDY_bit>:
{
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw)
{
    312c:	b580      	push	{r7, lr}
    312e:	b082      	sub	sp, #8
    3130:	af00      	add	r7, sp, #0
    3132:	6078      	str	r0, [r7, #4]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    3134:	687b      	ldr	r3, [r7, #4]
    3136:	68db      	ldr	r3, [r3, #12]
    3138:	08db      	lsrs	r3, r3, #3
    313a:	2201      	movs	r2, #1
    313c:	4013      	ands	r3, r2
    313e:	1e5a      	subs	r2, r3, #1
    3140:	4193      	sbcs	r3, r2
    3142:	b2db      	uxtb	r3, r3
}
    3144:	0018      	movs	r0, r3
    3146:	46bd      	mov	sp, r7
    3148:	b002      	add	sp, #8
    314a:	bd80      	pop	{r7, pc}

0000314c <hri_sysctrl_set_OSC32K_ENABLE_bit>:
{
	return ((Sysctrl *)hw)->XOSC32K.reg;
}

static inline void hri_sysctrl_set_OSC32K_ENABLE_bit(const void *const hw)
{
    314c:	b580      	push	{r7, lr}
    314e:	b082      	sub	sp, #8
    3150:	af00      	add	r7, sp, #0
    3152:	6078      	str	r0, [r7, #4]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    3154:	687b      	ldr	r3, [r7, #4]
    3156:	699b      	ldr	r3, [r3, #24]
    3158:	2202      	movs	r2, #2
    315a:	431a      	orrs	r2, r3
    315c:	687b      	ldr	r3, [r7, #4]
    315e:	619a      	str	r2, [r3, #24]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    3160:	46c0      	nop			; (mov r8, r8)
    3162:	46bd      	mov	sp, r7
    3164:	b002      	add	sp, #8
    3166:	bd80      	pop	{r7, pc}

00003168 <hri_sysctrl_clear_OSC32K_ENABLE_bit>:
	((Sysctrl *)hw)->OSC32K.reg = tmp;
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sysctrl_clear_OSC32K_ENABLE_bit(const void *const hw)
{
    3168:	b580      	push	{r7, lr}
    316a:	b082      	sub	sp, #8
    316c:	af00      	add	r7, sp, #0
    316e:	6078      	str	r0, [r7, #4]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    3170:	687b      	ldr	r3, [r7, #4]
    3172:	699b      	ldr	r3, [r3, #24]
    3174:	2202      	movs	r2, #2
    3176:	4393      	bics	r3, r2
    3178:	001a      	movs	r2, r3
    317a:	687b      	ldr	r3, [r7, #4]
    317c:	619a      	str	r2, [r3, #24]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    317e:	46c0      	nop			; (mov r8, r8)
    3180:	46bd      	mov	sp, r7
    3182:	b002      	add	sp, #8
    3184:	bd80      	pop	{r7, pc}

00003186 <hri_sysctrl_read_OSCULP32K_CALIB_bf>:
	((Sysctrl *)hw)->OSCULP32K.reg ^= SYSCTRL_OSCULP32K_CALIB(mask);
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_sysctrl_osculp32k_reg_t hri_sysctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    3186:	b580      	push	{r7, lr}
    3188:	b084      	sub	sp, #16
    318a:	af00      	add	r7, sp, #0
    318c:	6078      	str	r0, [r7, #4]
	uint8_t tmp;
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
    318e:	230f      	movs	r3, #15
    3190:	18fb      	adds	r3, r7, r3
    3192:	687a      	ldr	r2, [r7, #4]
    3194:	7f12      	ldrb	r2, [r2, #28]
    3196:	701a      	strb	r2, [r3, #0]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
    3198:	230f      	movs	r3, #15
    319a:	18fb      	adds	r3, r7, r3
    319c:	220f      	movs	r2, #15
    319e:	18ba      	adds	r2, r7, r2
    31a0:	7812      	ldrb	r2, [r2, #0]
    31a2:	211f      	movs	r1, #31
    31a4:	400a      	ands	r2, r1
    31a6:	701a      	strb	r2, [r3, #0]
	return tmp;
    31a8:	230f      	movs	r3, #15
    31aa:	18fb      	adds	r3, r7, r3
    31ac:	781b      	ldrb	r3, [r3, #0]
}
    31ae:	0018      	movs	r0, r3
    31b0:	46bd      	mov	sp, r7
    31b2:	b004      	add	sp, #16
    31b4:	bd80      	pop	{r7, pc}

000031b6 <hri_sysctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sysctrl_write_OSCULP32K_reg(const void *const hw, hri_sysctrl_osculp32k_reg_t data)
{
    31b6:	b580      	push	{r7, lr}
    31b8:	b082      	sub	sp, #8
    31ba:	af00      	add	r7, sp, #0
    31bc:	6078      	str	r0, [r7, #4]
    31be:	000a      	movs	r2, r1
    31c0:	1cfb      	adds	r3, r7, #3
    31c2:	701a      	strb	r2, [r3, #0]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSCULP32K.reg = data;
    31c4:	687b      	ldr	r3, [r7, #4]
    31c6:	1cfa      	adds	r2, r7, #3
    31c8:	7812      	ldrb	r2, [r2, #0]
    31ca:	771a      	strb	r2, [r3, #28]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    31cc:	46c0      	nop			; (mov r8, r8)
    31ce:	46bd      	mov	sp, r7
    31d0:	b002      	add	sp, #8
    31d2:	bd80      	pop	{r7, pc}

000031d4 <hri_sysctrl_set_OSC8M_ONDEMAND_bit>:
	((Sysctrl *)hw)->OSC8M.reg ^= SYSCTRL_OSC8M_RUNSTDBY;
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sysctrl_set_OSC8M_ONDEMAND_bit(const void *const hw)
{
    31d4:	b580      	push	{r7, lr}
    31d6:	b082      	sub	sp, #8
    31d8:	af00      	add	r7, sp, #0
    31da:	6078      	str	r0, [r7, #4]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    31dc:	687b      	ldr	r3, [r7, #4]
    31de:	6a1b      	ldr	r3, [r3, #32]
    31e0:	2280      	movs	r2, #128	; 0x80
    31e2:	431a      	orrs	r2, r3
    31e4:	687b      	ldr	r3, [r7, #4]
    31e6:	621a      	str	r2, [r3, #32]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    31e8:	46c0      	nop			; (mov r8, r8)
    31ea:	46bd      	mov	sp, r7
    31ec:	b002      	add	sp, #8
    31ee:	bd80      	pop	{r7, pc}

000031f0 <hri_sysctrl_read_OSC8M_CALIB_bf>:
	((Sysctrl *)hw)->OSC8M.reg ^= SYSCTRL_OSC8M_CALIB(mask);
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
    31f0:	b580      	push	{r7, lr}
    31f2:	b084      	sub	sp, #16
    31f4:	af00      	add	r7, sp, #0
    31f6:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    31f8:	687b      	ldr	r3, [r7, #4]
    31fa:	6a1b      	ldr	r3, [r3, #32]
    31fc:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
    31fe:	68fb      	ldr	r3, [r7, #12]
    3200:	0c1b      	lsrs	r3, r3, #16
    3202:	051b      	lsls	r3, r3, #20
    3204:	0d1b      	lsrs	r3, r3, #20
    3206:	60fb      	str	r3, [r7, #12]
	return tmp;
    3208:	68fb      	ldr	r3, [r7, #12]
}
    320a:	0018      	movs	r0, r3
    320c:	46bd      	mov	sp, r7
    320e:	b004      	add	sp, #16
    3210:	bd80      	pop	{r7, pc}

00003212 <hri_sysctrl_read_OSC8M_FRANGE_bf>:
	((Sysctrl *)hw)->OSC8M.reg ^= SYSCTRL_OSC8M_FRANGE(mask);
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
    3212:	b580      	push	{r7, lr}
    3214:	b084      	sub	sp, #16
    3216:	af00      	add	r7, sp, #0
    3218:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    321a:	687b      	ldr	r3, [r7, #4]
    321c:	6a1b      	ldr	r3, [r3, #32]
    321e:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SYSCTRL_OSC8M_FRANGE_Msk) >> SYSCTRL_OSC8M_FRANGE_Pos;
    3220:	68fb      	ldr	r3, [r7, #12]
    3222:	0f9b      	lsrs	r3, r3, #30
    3224:	60fb      	str	r3, [r7, #12]
	return tmp;
    3226:	68fb      	ldr	r3, [r7, #12]
}
    3228:	0018      	movs	r0, r3
    322a:	46bd      	mov	sp, r7
    322c:	b004      	add	sp, #16
    322e:	bd80      	pop	{r7, pc}

00003230 <hri_sysctrl_write_OSC8M_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
    3230:	b580      	push	{r7, lr}
    3232:	b082      	sub	sp, #8
    3234:	af00      	add	r7, sp, #0
    3236:	6078      	str	r0, [r7, #4]
    3238:	6039      	str	r1, [r7, #0]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
    323a:	687b      	ldr	r3, [r7, #4]
    323c:	683a      	ldr	r2, [r7, #0]
    323e:	621a      	str	r2, [r3, #32]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    3240:	46c0      	nop			; (mov r8, r8)
    3242:	46bd      	mov	sp, r7
    3244:	b002      	add	sp, #8
    3246:	bd80      	pop	{r7, pc}

00003248 <_sysctrl_init_sources>:
 * \brief Initializes clock generators
 *
 * All GCLK generators are running when this function returns.
 */
void _sysctrl_init_sources(void)
{
    3248:	b580      	push	{r7, lr}
    324a:	b082      	sub	sp, #8
    324c:	af00      	add	r7, sp, #0
	void *   hw = (void *)SYSCTRL;
    324e:	4b24      	ldr	r3, [pc, #144]	; (32e0 <_sysctrl_init_sources+0x98>)
    3250:	607b      	str	r3, [r7, #4]
	        | (CONF_XOSC_RUNSTDBY << SYSCTRL_XOSC_RUNSTDBY_Pos) | (CONF_XOSC_XTALEN << SYSCTRL_XOSC_XTALEN_Pos)
	        | (CONF_XOSC_ENABLE << SYSCTRL_XOSC_ENABLE_Pos));
#endif

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);
    3252:	687b      	ldr	r3, [r7, #4]
    3254:	0018      	movs	r0, r3
    3256:	4b23      	ldr	r3, [pc, #140]	; (32e4 <_sysctrl_init_sources+0x9c>)
    3258:	4798      	blx	r3
    325a:	0002      	movs	r2, r0
    325c:	1cbb      	adds	r3, r7, #2
    325e:	801a      	strh	r2, [r3, #0]

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    3260:	687b      	ldr	r3, [r7, #4]
    3262:	0018      	movs	r0, r3
    3264:	4b20      	ldr	r3, [pc, #128]	; (32e8 <_sysctrl_init_sources+0xa0>)
    3266:	4798      	blx	r3
    3268:	0003      	movs	r3, r0
    326a:	079a      	lsls	r2, r3, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
    326c:	1cbb      	adds	r3, r7, #2
    326e:	881b      	ldrh	r3, [r3, #0]
    3270:	041b      	lsls	r3, r3, #16
    3272:	0019      	movs	r1, r3
    3274:	4b1d      	ldr	r3, [pc, #116]	; (32ec <_sysctrl_init_sources+0xa4>)
    3276:	400b      	ands	r3, r1
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    3278:	4313      	orrs	r3, r2
	hri_sysctrl_write_OSC8M_reg(hw,
    327a:	4a1d      	ldr	r2, [pc, #116]	; (32f0 <_sysctrl_init_sources+0xa8>)
    327c:	431a      	orrs	r2, r3
    327e:	687b      	ldr	r3, [r7, #4]
    3280:	0011      	movs	r1, r2
    3282:	0018      	movs	r0, r3
    3284:	4b1b      	ldr	r3, [pc, #108]	; (32f4 <_sysctrl_init_sources+0xac>)
    3286:	4798      	blx	r3
	        (CONF_OSC32K_WRTLOCK << SYSCTRL_OSC32K_WRTLOCK_Pos) | SYSCTRL_OSC32K_STARTUP(CONF_OSC32K_STARTUP)
	        | (CONF_OSC32K_RUNSTDBY << SYSCTRL_OSC32K_RUNSTDBY_Pos) | (CONF_OSC32K_EN1K << SYSCTRL_OSC32K_EN1K_Pos)
	        | (CONF_OSC32K_EN32K << SYSCTRL_OSC32K_EN32K_Pos) | (1 << SYSCTRL_OSC32K_ENABLE_Pos));
#else
	/* Enable OSC32K anyway since GCLK configuration may need it to sync */
	hri_sysctrl_set_OSC32K_ENABLE_bit(hw);
    3288:	687b      	ldr	r3, [r7, #4]
    328a:	0018      	movs	r0, r3
    328c:	4b1a      	ldr	r3, [pc, #104]	; (32f8 <_sysctrl_init_sources+0xb0>)
    328e:	4798      	blx	r3
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_sysctrl_read_OSCULP32K_CALIB_bf(hw);
    3290:	687b      	ldr	r3, [r7, #4]
    3292:	0018      	movs	r0, r3
    3294:	4b19      	ldr	r3, [pc, #100]	; (32fc <_sysctrl_init_sources+0xb4>)
    3296:	4798      	blx	r3
    3298:	0003      	movs	r3, r0
    329a:	001a      	movs	r2, r3
    329c:	1cbb      	adds	r3, r7, #2
    329e:	801a      	strh	r2, [r3, #0]

	hri_sysctrl_write_OSCULP32K_reg(hw,
    32a0:	1cbb      	adds	r3, r7, #2
    32a2:	881b      	ldrh	r3, [r3, #0]
    32a4:	b2db      	uxtb	r3, r3
    32a6:	221f      	movs	r2, #31
    32a8:	4013      	ands	r3, r2
    32aa:	b2da      	uxtb	r2, r3
    32ac:	687b      	ldr	r3, [r7, #4]
    32ae:	0011      	movs	r1, r2
    32b0:	0018      	movs	r0, r3
    32b2:	4b13      	ldr	r3, [pc, #76]	; (3300 <_sysctrl_init_sources+0xb8>)
    32b4:	4798      	blx	r3
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
    32b6:	46c0      	nop			; (mov r8, r8)
    32b8:	687b      	ldr	r3, [r7, #4]
    32ba:	0018      	movs	r0, r3
    32bc:	4b11      	ldr	r3, [pc, #68]	; (3304 <_sysctrl_init_sources+0xbc>)
    32be:	4798      	blx	r3
    32c0:	0003      	movs	r3, r0
    32c2:	001a      	movs	r2, r3
    32c4:	2301      	movs	r3, #1
    32c6:	4053      	eors	r3, r2
    32c8:	b2db      	uxtb	r3, r3
    32ca:	2b00      	cmp	r3, #0
    32cc:	d1f4      	bne.n	32b8 <_sysctrl_init_sources+0x70>
		;
#endif
#if CONF_OSC8M_ONDEMAND == 1
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
    32ce:	687b      	ldr	r3, [r7, #4]
    32d0:	0018      	movs	r0, r3
    32d2:	4b0d      	ldr	r3, [pc, #52]	; (3308 <_sysctrl_init_sources+0xc0>)
    32d4:	4798      	blx	r3
#endif
#endif

	(void)calib, (void)hw;
}
    32d6:	46c0      	nop			; (mov r8, r8)
    32d8:	46bd      	mov	sp, r7
    32da:	b002      	add	sp, #8
    32dc:	bd80      	pop	{r7, pc}
    32de:	46c0      	nop			; (mov r8, r8)
    32e0:	40000800 	.word	0x40000800
    32e4:	000031f1 	.word	0x000031f1
    32e8:	00003213 	.word	0x00003213
    32ec:	0fff0000 	.word	0x0fff0000
    32f0:	00000302 	.word	0x00000302
    32f4:	00003231 	.word	0x00003231
    32f8:	0000314d 	.word	0x0000314d
    32fc:	00003187 	.word	0x00003187
    3300:	000031b7 	.word	0x000031b7
    3304:	0000312d 	.word	0x0000312d
    3308:	000031d5 	.word	0x000031d5

0000330c <_sysctrl_init_referenced_generators>:

void _sysctrl_init_referenced_generators(void)
{
    330c:	b580      	push	{r7, lr}
    330e:	b082      	sub	sp, #8
    3310:	af00      	add	r7, sp, #0
	void *hw = (void *)SYSCTRL;
    3312:	4b05      	ldr	r3, [pc, #20]	; (3328 <_sysctrl_init_referenced_generators+0x1c>)
    3314:	607b      	str	r3, [r7, #4]
		;
#endif

#if CONF_OSC32K_CONFIG == 0 || CONF_OSC32K_ENABLE == 0
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
    3316:	687b      	ldr	r3, [r7, #4]
    3318:	0018      	movs	r0, r3
    331a:	4b04      	ldr	r3, [pc, #16]	; (332c <_sysctrl_init_referenced_generators+0x20>)
    331c:	4798      	blx	r3
#endif

	(void)hw;
}
    331e:	46c0      	nop			; (mov r8, r8)
    3320:	46bd      	mov	sp, r7
    3322:	b002      	add	sp, #8
    3324:	bd80      	pop	{r7, pc}
    3326:	46c0      	nop			; (mov r8, r8)
    3328:	40000800 	.word	0x40000800
    332c:	00003169 	.word	0x00003169

00003330 <_ZN9atmel_knxC1Ev>:
#include <atmel_start.h>
#include "..\knx_lib\KNX.h"

class atmel_knx: public knx_base
    3330:	b580      	push	{r7, lr}
    3332:	b082      	sub	sp, #8
    3334:	af00      	add	r7, sp, #0
    3336:	6078      	str	r0, [r7, #4]
    3338:	687b      	ldr	r3, [r7, #4]
    333a:	0018      	movs	r0, r3
    333c:	4b04      	ldr	r3, [pc, #16]	; (3350 <_ZN9atmel_knxC1Ev+0x20>)
    333e:	4798      	blx	r3
    3340:	4a04      	ldr	r2, [pc, #16]	; (3354 <_ZN9atmel_knxC1Ev+0x24>)
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	601a      	str	r2, [r3, #0]
    3346:	687b      	ldr	r3, [r7, #4]
    3348:	0018      	movs	r0, r3
    334a:	46bd      	mov	sp, r7
    334c:	b002      	add	sp, #8
    334e:	bd80      	pop	{r7, pc}
    3350:	00003725 	.word	0x00003725
    3354:	00004c60 	.word	0x00004c60

00003358 <_ZN9atmel_knx13writeToMemoryEtPht>:
};

atmel_knx knx;

void atmel_knx::writeToMemory(uint16_t startAdd, uint8_t *buffer, uint16_t size)
{
    3358:	b590      	push	{r4, r7, lr}
    335a:	b085      	sub	sp, #20
    335c:	af00      	add	r7, sp, #0
    335e:	60f8      	str	r0, [r7, #12]
    3360:	0008      	movs	r0, r1
    3362:	607a      	str	r2, [r7, #4]
    3364:	0019      	movs	r1, r3
    3366:	230a      	movs	r3, #10
    3368:	18fb      	adds	r3, r7, r3
    336a:	1c02      	adds	r2, r0, #0
    336c:	801a      	strh	r2, [r3, #0]
    336e:	2308      	movs	r3, #8
    3370:	18fb      	adds	r3, r7, r3
    3372:	1c0a      	adds	r2, r1, #0
    3374:	801a      	strh	r2, [r3, #0]

	/*uint16_t xstartAdd = convert_eepromAdd(startAdd);
	if (startAdd == 0) return; */
	flash_write(&FLASH, startAdd, buffer, size);
    3376:	230a      	movs	r3, #10
    3378:	18fb      	adds	r3, r7, r3
    337a:	8819      	ldrh	r1, [r3, #0]
    337c:	2308      	movs	r3, #8
    337e:	18fb      	adds	r3, r7, r3
    3380:	881b      	ldrh	r3, [r3, #0]
    3382:	687a      	ldr	r2, [r7, #4]
    3384:	4803      	ldr	r0, [pc, #12]	; (3394 <_ZN9atmel_knx13writeToMemoryEtPht+0x3c>)
    3386:	4c04      	ldr	r4, [pc, #16]	; (3398 <_ZN9atmel_knx13writeToMemoryEtPht+0x40>)
    3388:	47a0      	blx	r4
	//eeprom_write_block(buffer, (void *)xstartAdd, size);
	
}
    338a:	46c0      	nop			; (mov r8, r8)
    338c:	46bd      	mov	sp, r7
    338e:	b005      	add	sp, #20
    3390:	bd90      	pop	{r4, r7, pc}
    3392:	46c0      	nop			; (mov r8, r8)
    3394:	20000700 	.word	0x20000700
    3398:	00000c71 	.word	0x00000c71

0000339c <_ZN9atmel_knx14readFromMemoryEtPvt>:
void atmel_knx::readFromMemory(uint16_t startAdd, void *buffer, uint16_t size)
{
    339c:	b580      	push	{r7, lr}
    339e:	b084      	sub	sp, #16
    33a0:	af00      	add	r7, sp, #0
    33a2:	60f8      	str	r0, [r7, #12]
    33a4:	0008      	movs	r0, r1
    33a6:	607a      	str	r2, [r7, #4]
    33a8:	0019      	movs	r1, r3
    33aa:	230a      	movs	r3, #10
    33ac:	18fb      	adds	r3, r7, r3
    33ae:	1c02      	adds	r2, r0, #0
    33b0:	801a      	strh	r2, [r3, #0]
    33b2:	2308      	movs	r3, #8
    33b4:	18fb      	adds	r3, r7, r3
    33b6:	1c0a      	adds	r2, r1, #0
    33b8:	801a      	strh	r2, [r3, #0]
	/*uint16_t xstartAdd = convert_eepromAdd(startAdd);
	if (startAdd == 0) return;
	eeprom_read_block(buffer, (void *)xstartAdd, size);*/
}
    33ba:	46c0      	nop			; (mov r8, r8)
    33bc:	46bd      	mov	sp, r7
    33be:	b004      	add	sp, #16
    33c0:	bd80      	pop	{r7, pc}
	...

000033c4 <_Z10USART_onRXc>:

void USART_onRX(char c)
{
    33c4:	b580      	push	{r7, lr}
    33c6:	b082      	sub	sp, #8
    33c8:	af00      	add	r7, sp, #0
    33ca:	0002      	movs	r2, r0
    33cc:	1dfb      	adds	r3, r7, #7
    33ce:	701a      	strb	r2, [r3, #0]
	knx.on_RXchar(c);
    33d0:	1dfb      	adds	r3, r7, #7
    33d2:	781a      	ldrb	r2, [r3, #0]
    33d4:	4b04      	ldr	r3, [pc, #16]	; (33e8 <_Z10USART_onRXc+0x24>)
    33d6:	0011      	movs	r1, r2
    33d8:	0018      	movs	r0, r3
    33da:	4b04      	ldr	r3, [pc, #16]	; (33ec <_Z10USART_onRXc+0x28>)
    33dc:	4798      	blx	r3
}
    33de:	46c0      	nop			; (mov r8, r8)
    33e0:	46bd      	mov	sp, r7
    33e2:	b002      	add	sp, #8
    33e4:	bd80      	pop	{r7, pc}
    33e6:	46c0      	nop			; (mov r8, r8)
    33e8:	200004cc 	.word	0x200004cc
    33ec:	00003821 	.word	0x00003821

000033f0 <_ZL16tx_cb_serial_knxPK22usart_async_descriptor>:

static void tx_cb_serial_knx(const struct usart_async_descriptor *const io_descr)
{
    33f0:	b580      	push	{r7, lr}
    33f2:	b082      	sub	sp, #8
    33f4:	af00      	add	r7, sp, #0
    33f6:	6078      	str	r0, [r7, #4]
	/* Transfer completed */
}
    33f8:	46c0      	nop			; (mov r8, r8)
    33fa:	46bd      	mov	sp, r7
    33fc:	b002      	add	sp, #8
    33fe:	bd80      	pop	{r7, pc}

00003400 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor>:

uint8_t knx_testArray[9] = {0x00};
uint8_t knx_ptr = 0;
static void rx_cb_serial_knx(const struct usart_async_descriptor *const io_descr)
{
    3400:	b580      	push	{r7, lr}
    3402:	b084      	sub	sp, #16
    3404:	af00      	add	r7, sp, #0
    3406:	6078      	str	r0, [r7, #4]
	uint8_t ch, count;
	count = io_read(&serial_knx.io, &ch, 1);
    3408:	230e      	movs	r3, #14
    340a:	18f9      	adds	r1, r7, r3
    340c:	4b13      	ldr	r3, [pc, #76]	; (345c <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x5c>)
    340e:	2201      	movs	r2, #1
    3410:	0018      	movs	r0, r3
    3412:	4b13      	ldr	r3, [pc, #76]	; (3460 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x60>)
    3414:	4798      	blx	r3
    3416:	0002      	movs	r2, r0
    3418:	230f      	movs	r3, #15
    341a:	18fb      	adds	r3, r7, r3
    341c:	701a      	strb	r2, [r3, #0]
	USART_onRX(ch);
    341e:	230e      	movs	r3, #14
    3420:	18fb      	adds	r3, r7, r3
    3422:	781b      	ldrb	r3, [r3, #0]
    3424:	0018      	movs	r0, r3
    3426:	4b0f      	ldr	r3, [pc, #60]	; (3464 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x64>)
    3428:	4798      	blx	r3
	knx_testArray[knx_ptr] = ch;
    342a:	4b0f      	ldr	r3, [pc, #60]	; (3468 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    342c:	781b      	ldrb	r3, [r3, #0]
    342e:	001a      	movs	r2, r3
    3430:	230e      	movs	r3, #14
    3432:	18fb      	adds	r3, r7, r3
    3434:	7819      	ldrb	r1, [r3, #0]
    3436:	4b0d      	ldr	r3, [pc, #52]	; (346c <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x6c>)
    3438:	5499      	strb	r1, [r3, r2]
	knx_ptr++;
    343a:	4b0b      	ldr	r3, [pc, #44]	; (3468 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    343c:	781b      	ldrb	r3, [r3, #0]
    343e:	3301      	adds	r3, #1
    3440:	b2da      	uxtb	r2, r3
    3442:	4b09      	ldr	r3, [pc, #36]	; (3468 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    3444:	701a      	strb	r2, [r3, #0]
	if (knx_ptr == 9)
    3446:	4b08      	ldr	r3, [pc, #32]	; (3468 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    3448:	781b      	ldrb	r3, [r3, #0]
    344a:	2b09      	cmp	r3, #9
    344c:	d102      	bne.n	3454 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x54>
	{
		knx_ptr = 0;
    344e:	4b06      	ldr	r3, [pc, #24]	; (3468 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    3450:	2200      	movs	r2, #0
    3452:	701a      	strb	r2, [r3, #0]
	}
}
    3454:	46c0      	nop			; (mov r8, r8)
    3456:	46bd      	mov	sp, r7
    3458:	b004      	add	sp, #16
    345a:	bd80      	pop	{r7, pc}
    345c:	2000076c 	.word	0x2000076c
    3460:	00000dad 	.word	0x00000dad
    3464:	000033c5 	.word	0x000033c5
    3468:	2000062d 	.word	0x2000062d
    346c:	20000624 	.word	0x20000624

00003470 <_Z15serial_knx_Initv>:

void serial_knx_Init(void)
{
    3470:	b580      	push	{r7, lr}
    3472:	b082      	sub	sp, #8
    3474:	af00      	add	r7, sp, #0
	/* TX-> PA04 / RX-> PA05 */
	struct io_descriptor *io;

	usart_async_register_callback(&serial_knx, USART_ASYNC_TXC_CB, tx_cb_serial_knx);
    3476:	4a0d      	ldr	r2, [pc, #52]	; (34ac <_Z15serial_knx_Initv+0x3c>)
    3478:	4b0d      	ldr	r3, [pc, #52]	; (34b0 <_Z15serial_knx_Initv+0x40>)
    347a:	2101      	movs	r1, #1
    347c:	0018      	movs	r0, r3
    347e:	4b0d      	ldr	r3, [pc, #52]	; (34b4 <_Z15serial_knx_Initv+0x44>)
    3480:	4798      	blx	r3
	usart_async_register_callback(&serial_knx, USART_ASYNC_RXC_CB, rx_cb_serial_knx);
    3482:	4a0d      	ldr	r2, [pc, #52]	; (34b8 <_Z15serial_knx_Initv+0x48>)
    3484:	4b0a      	ldr	r3, [pc, #40]	; (34b0 <_Z15serial_knx_Initv+0x40>)
    3486:	2100      	movs	r1, #0
    3488:	0018      	movs	r0, r3
    348a:	4b0a      	ldr	r3, [pc, #40]	; (34b4 <_Z15serial_knx_Initv+0x44>)
    348c:	4798      	blx	r3
	/*usart_async_register_callback(&serial_knx, USART_ASYNC_ERROR_CB, err_cb);*/
	usart_async_get_io_descriptor(&serial_knx, &io);
    348e:	1d3a      	adds	r2, r7, #4
    3490:	4b07      	ldr	r3, [pc, #28]	; (34b0 <_Z15serial_knx_Initv+0x40>)
    3492:	0011      	movs	r1, r2
    3494:	0018      	movs	r0, r3
    3496:	4b09      	ldr	r3, [pc, #36]	; (34bc <_Z15serial_knx_Initv+0x4c>)
    3498:	4798      	blx	r3
	usart_async_enable(&serial_knx);
    349a:	4b05      	ldr	r3, [pc, #20]	; (34b0 <_Z15serial_knx_Initv+0x40>)
    349c:	0018      	movs	r0, r3
    349e:	4b08      	ldr	r3, [pc, #32]	; (34c0 <_Z15serial_knx_Initv+0x50>)
    34a0:	4798      	blx	r3

}
    34a2:	46c0      	nop			; (mov r8, r8)
    34a4:	46bd      	mov	sp, r7
    34a6:	b002      	add	sp, #8
    34a8:	bd80      	pop	{r7, pc}
    34aa:	46c0      	nop			; (mov r8, r8)
    34ac:	000033f1 	.word	0x000033f1
    34b0:	2000076c 	.word	0x2000076c
    34b4:	000012c5 	.word	0x000012c5
    34b8:	00003401 	.word	0x00003401
    34bc:	0000127d 	.word	0x0000127d
    34c0:	00001241 	.word	0x00001241

000034c4 <_ZL16tx_cb_serial_bsmPK22usart_async_descriptor>:


static void tx_cb_serial_bsm(const struct usart_async_descriptor *const io_descr)
{
    34c4:	b580      	push	{r7, lr}
    34c6:	b082      	sub	sp, #8
    34c8:	af00      	add	r7, sp, #0
    34ca:	6078      	str	r0, [r7, #4]
	/* Transfer completed */
}
    34cc:	46c0      	nop			; (mov r8, r8)
    34ce:	46bd      	mov	sp, r7
    34d0:	b002      	add	sp, #8
    34d2:	bd80      	pop	{r7, pc}

000034d4 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor>:

uint8_t testArray[9] = {0x00};
uint8_t ptr = 0;
static void rx_cb_serial_bsm(const struct usart_async_descriptor *const io_descr)
{
    34d4:	b580      	push	{r7, lr}
    34d6:	b084      	sub	sp, #16
    34d8:	af00      	add	r7, sp, #0
    34da:	6078      	str	r0, [r7, #4]
	uint8_t ch, count;
	count = io_read(&serial_bsm.io, &ch, 1);
    34dc:	230e      	movs	r3, #14
    34de:	18f9      	adds	r1, r7, r3
    34e0:	4b10      	ldr	r3, [pc, #64]	; (3524 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x50>)
    34e2:	2201      	movs	r2, #1
    34e4:	0018      	movs	r0, r3
    34e6:	4b10      	ldr	r3, [pc, #64]	; (3528 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x54>)
    34e8:	4798      	blx	r3
    34ea:	0002      	movs	r2, r0
    34ec:	230f      	movs	r3, #15
    34ee:	18fb      	adds	r3, r7, r3
    34f0:	701a      	strb	r2, [r3, #0]
	testArray[ptr] = ch;
    34f2:	4b0e      	ldr	r3, [pc, #56]	; (352c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    34f4:	781b      	ldrb	r3, [r3, #0]
    34f6:	001a      	movs	r2, r3
    34f8:	230e      	movs	r3, #14
    34fa:	18fb      	adds	r3, r7, r3
    34fc:	7819      	ldrb	r1, [r3, #0]
    34fe:	4b0c      	ldr	r3, [pc, #48]	; (3530 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x5c>)
    3500:	5499      	strb	r1, [r3, r2]
	ptr++;
    3502:	4b0a      	ldr	r3, [pc, #40]	; (352c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    3504:	781b      	ldrb	r3, [r3, #0]
    3506:	3301      	adds	r3, #1
    3508:	b2da      	uxtb	r2, r3
    350a:	4b08      	ldr	r3, [pc, #32]	; (352c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    350c:	701a      	strb	r2, [r3, #0]
	if (ptr == 9)
    350e:	4b07      	ldr	r3, [pc, #28]	; (352c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    3510:	781b      	ldrb	r3, [r3, #0]
    3512:	2b09      	cmp	r3, #9
    3514:	d102      	bne.n	351c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x48>
	{
		ptr = 0;
    3516:	4b05      	ldr	r3, [pc, #20]	; (352c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    3518:	2200      	movs	r2, #0
    351a:	701a      	strb	r2, [r3, #0]
	}
}
    351c:	46c0      	nop			; (mov r8, r8)
    351e:	46bd      	mov	sp, r7
    3520:	b004      	add	sp, #16
    3522:	bd80      	pop	{r7, pc}
    3524:	2000071c 	.word	0x2000071c
    3528:	00000dad 	.word	0x00000dad
    352c:	20000639 	.word	0x20000639
    3530:	20000630 	.word	0x20000630

00003534 <_Z15serial_bsm_Initv>:

void serial_bsm_Init(void)
{
    3534:	b580      	push	{r7, lr}
    3536:	b082      	sub	sp, #8
    3538:	af00      	add	r7, sp, #0
	/* TX-> PA22 / RX-> PA23 */
	struct io_descriptor *io;

	usart_async_register_callback(&serial_bsm, USART_ASYNC_TXC_CB, tx_cb_serial_bsm);
    353a:	4a0d      	ldr	r2, [pc, #52]	; (3570 <_Z15serial_bsm_Initv+0x3c>)
    353c:	4b0d      	ldr	r3, [pc, #52]	; (3574 <_Z15serial_bsm_Initv+0x40>)
    353e:	2101      	movs	r1, #1
    3540:	0018      	movs	r0, r3
    3542:	4b0d      	ldr	r3, [pc, #52]	; (3578 <_Z15serial_bsm_Initv+0x44>)
    3544:	4798      	blx	r3
	usart_async_register_callback(&serial_bsm, USART_ASYNC_RXC_CB, rx_cb_serial_bsm);
    3546:	4a0d      	ldr	r2, [pc, #52]	; (357c <_Z15serial_bsm_Initv+0x48>)
    3548:	4b0a      	ldr	r3, [pc, #40]	; (3574 <_Z15serial_bsm_Initv+0x40>)
    354a:	2100      	movs	r1, #0
    354c:	0018      	movs	r0, r3
    354e:	4b0a      	ldr	r3, [pc, #40]	; (3578 <_Z15serial_bsm_Initv+0x44>)
    3550:	4798      	blx	r3
	/*usart_async_register_callback(&serial_bsm, USART_ASYNC_ERROR_CB, err_cb);*/
	usart_async_get_io_descriptor(&serial_bsm, &io);
    3552:	1d3a      	adds	r2, r7, #4
    3554:	4b07      	ldr	r3, [pc, #28]	; (3574 <_Z15serial_bsm_Initv+0x40>)
    3556:	0011      	movs	r1, r2
    3558:	0018      	movs	r0, r3
    355a:	4b09      	ldr	r3, [pc, #36]	; (3580 <_Z15serial_bsm_Initv+0x4c>)
    355c:	4798      	blx	r3
	usart_async_enable(&serial_bsm);
    355e:	4b05      	ldr	r3, [pc, #20]	; (3574 <_Z15serial_bsm_Initv+0x40>)
    3560:	0018      	movs	r0, r3
    3562:	4b08      	ldr	r3, [pc, #32]	; (3584 <_Z15serial_bsm_Initv+0x50>)
    3564:	4798      	blx	r3
}
    3566:	46c0      	nop			; (mov r8, r8)
    3568:	46bd      	mov	sp, r7
    356a:	b002      	add	sp, #8
    356c:	bd80      	pop	{r7, pc}
    356e:	46c0      	nop			; (mov r8, r8)
    3570:	000034c5 	.word	0x000034c5
    3574:	2000071c 	.word	0x2000071c
    3578:	000012c5 	.word	0x000012c5
    357c:	000034d5 	.word	0x000034d5
    3580:	0000127d 	.word	0x0000127d
    3584:	00001241 	.word	0x00001241

00003588 <_ZL14TIMER_task1_cbPK10timer_task>:
static struct timer_task TIMER_task1, TIMER_task2;
/**
 * Example of using TIMER.
 */
static void TIMER_task1_cb(const struct timer_task *const timer_task)
{
    3588:	b580      	push	{r7, lr}
    358a:	b082      	sub	sp, #8
    358c:	af00      	add	r7, sp, #0
    358e:	6078      	str	r0, [r7, #4]
	//gpio_toggle_pin_level(myLed);
}
    3590:	46c0      	nop			; (mov r8, r8)
    3592:	46bd      	mov	sp, r7
    3594:	b002      	add	sp, #8
    3596:	bd80      	pop	{r7, pc}

00003598 <_ZL14TIMER_task2_cbPK10timer_task>:

static void TIMER_task2_cb(const struct timer_task *const timer_task)
{
    3598:	b580      	push	{r7, lr}
    359a:	b082      	sub	sp, #8
    359c:	af00      	add	r7, sp, #0
    359e:	6078      	str	r0, [r7, #4]
}
    35a0:	46c0      	nop			; (mov r8, r8)
    35a2:	46bd      	mov	sp, r7
    35a4:	b002      	add	sp, #8
    35a6:	bd80      	pop	{r7, pc}

000035a8 <_Z10TIMER_Initv>:

void TIMER_Init(void)
{
    35a8:	b580      	push	{r7, lr}
    35aa:	af00      	add	r7, sp, #0
	TIMER_task1.interval = 100;
    35ac:	4b12      	ldr	r3, [pc, #72]	; (35f8 <_Z10TIMER_Initv+0x50>)
    35ae:	2264      	movs	r2, #100	; 0x64
    35b0:	609a      	str	r2, [r3, #8]
	TIMER_task1.cb       = TIMER_task1_cb;
    35b2:	4b11      	ldr	r3, [pc, #68]	; (35f8 <_Z10TIMER_Initv+0x50>)
    35b4:	4a11      	ldr	r2, [pc, #68]	; (35fc <_Z10TIMER_Initv+0x54>)
    35b6:	60da      	str	r2, [r3, #12]
	TIMER_task1.mode     = TIMER_TASK_REPEAT;
    35b8:	4b0f      	ldr	r3, [pc, #60]	; (35f8 <_Z10TIMER_Initv+0x50>)
    35ba:	2201      	movs	r2, #1
    35bc:	741a      	strb	r2, [r3, #16]
	TIMER_task2.interval = 200;
    35be:	4b10      	ldr	r3, [pc, #64]	; (3600 <_Z10TIMER_Initv+0x58>)
    35c0:	22c8      	movs	r2, #200	; 0xc8
    35c2:	609a      	str	r2, [r3, #8]
	TIMER_task2.cb       = TIMER_task2_cb;
    35c4:	4b0e      	ldr	r3, [pc, #56]	; (3600 <_Z10TIMER_Initv+0x58>)
    35c6:	4a0f      	ldr	r2, [pc, #60]	; (3604 <_Z10TIMER_Initv+0x5c>)
    35c8:	60da      	str	r2, [r3, #12]
	TIMER_task2.mode     = TIMER_TASK_REPEAT;
    35ca:	4b0d      	ldr	r3, [pc, #52]	; (3600 <_Z10TIMER_Initv+0x58>)
    35cc:	2201      	movs	r2, #1
    35ce:	741a      	strb	r2, [r3, #16]

	timer_add_task(&TIMER, &TIMER_task1);
    35d0:	4a09      	ldr	r2, [pc, #36]	; (35f8 <_Z10TIMER_Initv+0x50>)
    35d2:	4b0d      	ldr	r3, [pc, #52]	; (3608 <_Z10TIMER_Initv+0x60>)
    35d4:	0011      	movs	r1, r2
    35d6:	0018      	movs	r0, r3
    35d8:	4b0c      	ldr	r3, [pc, #48]	; (360c <_Z10TIMER_Initv+0x64>)
    35da:	4798      	blx	r3
	timer_add_task(&TIMER, &TIMER_task2);
    35dc:	4a08      	ldr	r2, [pc, #32]	; (3600 <_Z10TIMER_Initv+0x58>)
    35de:	4b0a      	ldr	r3, [pc, #40]	; (3608 <_Z10TIMER_Initv+0x60>)
    35e0:	0011      	movs	r1, r2
    35e2:	0018      	movs	r0, r3
    35e4:	4b09      	ldr	r3, [pc, #36]	; (360c <_Z10TIMER_Initv+0x64>)
    35e6:	4798      	blx	r3
	timer_start(&TIMER);
    35e8:	4b07      	ldr	r3, [pc, #28]	; (3608 <_Z10TIMER_Initv+0x60>)
    35ea:	0018      	movs	r0, r3
    35ec:	4b08      	ldr	r3, [pc, #32]	; (3610 <_Z10TIMER_Initv+0x68>)
    35ee:	4798      	blx	r3
}
    35f0:	46c0      	nop			; (mov r8, r8)
    35f2:	46bd      	mov	sp, r7
    35f4:	bd80      	pop	{r7, pc}
    35f6:	46c0      	nop			; (mov r8, r8)
    35f8:	2000063c 	.word	0x2000063c
    35fc:	00003589 	.word	0x00003589
    3600:	20000650 	.word	0x20000650
    3604:	00003599 	.word	0x00003599
    3608:	200006e4 	.word	0x200006e4
    360c:	00000ee9 	.word	0x00000ee9
    3610:	00000e99 	.word	0x00000e99

00003614 <main>:




int main(void)
{
    3614:	b590      	push	{r4, r7, lr}
    3616:	b087      	sub	sp, #28
    3618:	af00      	add	r7, sp, #0
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    361a:	4b24      	ldr	r3, [pc, #144]	; (36ac <main+0x98>)
    361c:	4798      	blx	r3
	serial_knx_Init();
    361e:	4b24      	ldr	r3, [pc, #144]	; (36b0 <main+0x9c>)
    3620:	4798      	blx	r3
	serial_bsm_Init();
    3622:	4b24      	ldr	r3, [pc, #144]	; (36b4 <main+0xa0>)
    3624:	4798      	blx	r3
	TIMER_Init();
    3626:	4b24      	ldr	r3, [pc, #144]	; (36b8 <main+0xa4>)
    3628:	4798      	blx	r3
	
	uint8_t dumBuff[7];
	for (int i=0; i<7; i++)
    362a:	2300      	movs	r3, #0
    362c:	617b      	str	r3, [r7, #20]
    362e:	697b      	ldr	r3, [r7, #20]
    3630:	2b06      	cmp	r3, #6
    3632:	dc08      	bgt.n	3646 <main+0x32>
	{
		dumBuff[i]=0x9;
    3634:	1d3a      	adds	r2, r7, #4
    3636:	697b      	ldr	r3, [r7, #20]
    3638:	18d3      	adds	r3, r2, r3
    363a:	2209      	movs	r2, #9
    363c:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<7; i++)
    363e:	697b      	ldr	r3, [r7, #20]
    3640:	3301      	adds	r3, #1
    3642:	617b      	str	r3, [r7, #20]
    3644:	e7f3      	b.n	362e <main+0x1a>
	}
	knx.writeToMemory(0x5600, dumBuff, 7);
    3646:	1d3a      	adds	r2, r7, #4
    3648:	23ac      	movs	r3, #172	; 0xac
    364a:	01d9      	lsls	r1, r3, #7
    364c:	481b      	ldr	r0, [pc, #108]	; (36bc <main+0xa8>)
    364e:	2307      	movs	r3, #7
    3650:	4c1b      	ldr	r4, [pc, #108]	; (36c0 <main+0xac>)
    3652:	47a0      	blx	r4
	
	uint8_t dumBuff2[1] = {0x22};
    3654:	003b      	movs	r3, r7
    3656:	2222      	movs	r2, #34	; 0x22
    3658:	701a      	strb	r2, [r3, #0]
	
	knx.writeToMemory(0x5603, dumBuff2, 1);
    365a:	003a      	movs	r2, r7
    365c:	4919      	ldr	r1, [pc, #100]	; (36c4 <main+0xb0>)
    365e:	4817      	ldr	r0, [pc, #92]	; (36bc <main+0xa8>)
    3660:	2301      	movs	r3, #1
    3662:	4c17      	ldr	r4, [pc, #92]	; (36c0 <main+0xac>)
    3664:	47a0      	blx	r4
	static uint8_t src_data[128];
	uint32_t page_size;
	uint16_t i;

	/* Init source data */
	page_size = flash_get_page_size(&FLASH);
    3666:	4b18      	ldr	r3, [pc, #96]	; (36c8 <main+0xb4>)
    3668:	0018      	movs	r0, r3
    366a:	4b18      	ldr	r3, [pc, #96]	; (36cc <main+0xb8>)
    366c:	4798      	blx	r3
    366e:	0003      	movs	r3, r0
    3670:	60fb      	str	r3, [r7, #12]

	for (i = 0; i < page_size; i++) {
    3672:	2312      	movs	r3, #18
    3674:	18fb      	adds	r3, r7, r3
    3676:	2200      	movs	r2, #0
    3678:	801a      	strh	r2, [r3, #0]
    367a:	2312      	movs	r3, #18
    367c:	18fb      	adds	r3, r7, r3
    367e:	881a      	ldrh	r2, [r3, #0]
    3680:	68fb      	ldr	r3, [r7, #12]
    3682:	429a      	cmp	r2, r3
    3684:	d210      	bcs.n	36a8 <main+0x94>
		src_data[i] = i;
    3686:	2312      	movs	r3, #18
    3688:	18fb      	adds	r3, r7, r3
    368a:	881b      	ldrh	r3, [r3, #0]
    368c:	2212      	movs	r2, #18
    368e:	18ba      	adds	r2, r7, r2
    3690:	8812      	ldrh	r2, [r2, #0]
    3692:	b2d1      	uxtb	r1, r2
    3694:	4a0e      	ldr	r2, [pc, #56]	; (36d0 <main+0xbc>)
    3696:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < page_size; i++) {
    3698:	2312      	movs	r3, #18
    369a:	18fb      	adds	r3, r7, r3
    369c:	881a      	ldrh	r2, [r3, #0]
    369e:	2312      	movs	r3, #18
    36a0:	18fb      	adds	r3, r7, r3
    36a2:	3201      	adds	r2, #1
    36a4:	801a      	strh	r2, [r3, #0]
    36a6:	e7e8      	b.n	367a <main+0x66>

	/* Write data to flash */
	//flash_write(&FLASH, 0x5600, src_data, page_size);

	/* Replace with your application code */
	while (1) {
    36a8:	e7fe      	b.n	36a8 <main+0x94>
    36aa:	46c0      	nop			; (mov r8, r8)
    36ac:	00000115 	.word	0x00000115
    36b0:	00003471 	.word	0x00003471
    36b4:	00003535 	.word	0x00003535
    36b8:	000035a9 	.word	0x000035a9
    36bc:	200004cc 	.word	0x200004cc
    36c0:	00003359 	.word	0x00003359
    36c4:	00005603 	.word	0x00005603
    36c8:	20000700 	.word	0x20000700
    36cc:	00000d29 	.word	0x00000d29
    36d0:	20000664 	.word	0x20000664

000036d4 <_Z41__static_initialization_and_destruction_0ii>:
	}
}
    36d4:	b580      	push	{r7, lr}
    36d6:	b082      	sub	sp, #8
    36d8:	af00      	add	r7, sp, #0
    36da:	6078      	str	r0, [r7, #4]
    36dc:	6039      	str	r1, [r7, #0]
    36de:	687b      	ldr	r3, [r7, #4]
    36e0:	2b01      	cmp	r3, #1
    36e2:	d107      	bne.n	36f4 <_Z41__static_initialization_and_destruction_0ii+0x20>
    36e4:	683b      	ldr	r3, [r7, #0]
    36e6:	4a05      	ldr	r2, [pc, #20]	; (36fc <_Z41__static_initialization_and_destruction_0ii+0x28>)
    36e8:	4293      	cmp	r3, r2
    36ea:	d103      	bne.n	36f4 <_Z41__static_initialization_and_destruction_0ii+0x20>
atmel_knx knx;
    36ec:	4b04      	ldr	r3, [pc, #16]	; (3700 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
    36ee:	0018      	movs	r0, r3
    36f0:	4b04      	ldr	r3, [pc, #16]	; (3704 <_Z41__static_initialization_and_destruction_0ii+0x30>)
    36f2:	4798      	blx	r3
}
    36f4:	46c0      	nop			; (mov r8, r8)
    36f6:	46bd      	mov	sp, r7
    36f8:	b002      	add	sp, #8
    36fa:	bd80      	pop	{r7, pc}
    36fc:	0000ffff 	.word	0x0000ffff
    3700:	200004cc 	.word	0x200004cc
    3704:	00003331 	.word	0x00003331

00003708 <_GLOBAL__sub_I_knx>:
    3708:	b580      	push	{r7, lr}
    370a:	af00      	add	r7, sp, #0
    370c:	4b03      	ldr	r3, [pc, #12]	; (371c <_GLOBAL__sub_I_knx+0x14>)
    370e:	0019      	movs	r1, r3
    3710:	2001      	movs	r0, #1
    3712:	4b03      	ldr	r3, [pc, #12]	; (3720 <_GLOBAL__sub_I_knx+0x18>)
    3714:	4798      	blx	r3
    3716:	46bd      	mov	sp, r7
    3718:	bd80      	pop	{r7, pc}
    371a:	46c0      	nop			; (mov r8, r8)
    371c:	0000ffff 	.word	0x0000ffff
    3720:	000036d5 	.word	0x000036d5

00003724 <_ZN8knx_baseC1Ev>:
#include <string.h>
#include "KNX.h"

uint32_t transmitTime;

 knx_base:: knx_base(){
    3724:	b580      	push	{r7, lr}
    3726:	b082      	sub	sp, #8
    3728:	af00      	add	r7, sp, #0
    372a:	6078      	str	r0, [r7, #4]
    372c:	4a07      	ldr	r2, [pc, #28]	; (374c <_ZN8knx_baseC1Ev+0x28>)
    372e:	687b      	ldr	r3, [r7, #4]
    3730:	601a      	str	r2, [r3, #0]
    3732:	687b      	ldr	r3, [r7, #4]
    3734:	2200      	movs	r2, #0
    3736:	611a      	str	r2, [r3, #16]
    3738:	687b      	ldr	r3, [r7, #4]
    373a:	3314      	adds	r3, #20
    373c:	0018      	movs	r0, r3
    373e:	4b04      	ldr	r3, [pc, #16]	; (3750 <_ZN8knx_baseC1Ev+0x2c>)
    3740:	4798      	blx	r3
	
	
}
    3742:	687b      	ldr	r3, [r7, #4]
    3744:	0018      	movs	r0, r3
    3746:	46bd      	mov	sp, r7
    3748:	b002      	add	sp, #8
    374a:	bd80      	pop	{r7, pc}
    374c:	00004cbc 	.word	0x00004cbc
    3750:	000048b5 	.word	0x000048b5

00003754 <_ZN8knx_base4waitEt>:
	TXchar(0x01);

}


void knx_base::wait(uint16_t time){}	
    3754:	b580      	push	{r7, lr}
    3756:	b082      	sub	sp, #8
    3758:	af00      	add	r7, sp, #0
    375a:	6078      	str	r0, [r7, #4]
    375c:	000a      	movs	r2, r1
    375e:	1cbb      	adds	r3, r7, #2
    3760:	801a      	strh	r2, [r3, #0]
    3762:	46c0      	nop			; (mov r8, r8)
    3764:	46bd      	mov	sp, r7
    3766:	b002      	add	sp, #8
    3768:	bd80      	pop	{r7, pc}

0000376a <_ZN8knx_base10timer_initEv>:
void knx_base::timer_init(){}
    376a:	b580      	push	{r7, lr}
    376c:	b082      	sub	sp, #8
    376e:	af00      	add	r7, sp, #0
    3770:	6078      	str	r0, [r7, #4]
    3772:	46c0      	nop			; (mov r8, r8)
    3774:	46bd      	mov	sp, r7
    3776:	b002      	add	sp, #8
    3778:	bd80      	pop	{r7, pc}

0000377a <_ZN8knx_base8com_initEv>:
void knx_base::com_init(){}
    377a:	b580      	push	{r7, lr}
    377c:	b082      	sub	sp, #8
    377e:	af00      	add	r7, sp, #0
    3780:	6078      	str	r0, [r7, #4]
    3782:	46c0      	nop			; (mov r8, r8)
    3784:	46bd      	mov	sp, r7
    3786:	b002      	add	sp, #8
    3788:	bd80      	pop	{r7, pc}

0000378a <_ZN8knx_base11device_initEv>:
void knx_base::device_init(){}
    378a:	b580      	push	{r7, lr}
    378c:	b082      	sub	sp, #8
    378e:	af00      	add	r7, sp, #0
    3790:	6078      	str	r0, [r7, #4]
    3792:	46c0      	nop			; (mov r8, r8)
    3794:	46bd      	mov	sp, r7
    3796:	b002      	add	sp, #8
    3798:	bd80      	pop	{r7, pc}

0000379a <_ZN8knx_base14setChipAddressEt>:
void knx_base::setChipAddress(uint16_t newAdd)
{
    379a:	b580      	push	{r7, lr}
    379c:	b084      	sub	sp, #16
    379e:	af00      	add	r7, sp, #0
    37a0:	6078      	str	r0, [r7, #4]
    37a2:	000a      	movs	r2, r1
    37a4:	1cbb      	adds	r3, r7, #2
    37a6:	801a      	strh	r2, [r3, #0]
	TXchar(0x28); // U_Set_Address +PhysAddressHigh +PhysAddressLow
    37a8:	687b      	ldr	r3, [r7, #4]
    37aa:	681b      	ldr	r3, [r3, #0]
    37ac:	331c      	adds	r3, #28
    37ae:	681b      	ldr	r3, [r3, #0]
    37b0:	687a      	ldr	r2, [r7, #4]
    37b2:	2128      	movs	r1, #40	; 0x28
    37b4:	0010      	movs	r0, r2
    37b6:	4798      	blx	r3
	uint8_t h = newAdd>>8;
    37b8:	1cbb      	adds	r3, r7, #2
    37ba:	881b      	ldrh	r3, [r3, #0]
    37bc:	121a      	asrs	r2, r3, #8
    37be:	230f      	movs	r3, #15
    37c0:	18fb      	adds	r3, r7, r3
    37c2:	701a      	strb	r2, [r3, #0]
	uint8_t l = newAdd;
    37c4:	230e      	movs	r3, #14
    37c6:	18fb      	adds	r3, r7, r3
    37c8:	1cba      	adds	r2, r7, #2
    37ca:	8812      	ldrh	r2, [r2, #0]
    37cc:	701a      	strb	r2, [r3, #0]
	TXchar(h);
    37ce:	687b      	ldr	r3, [r7, #4]
    37d0:	681b      	ldr	r3, [r3, #0]
    37d2:	331c      	adds	r3, #28
    37d4:	681b      	ldr	r3, [r3, #0]
    37d6:	220f      	movs	r2, #15
    37d8:	18ba      	adds	r2, r7, r2
    37da:	7811      	ldrb	r1, [r2, #0]
    37dc:	687a      	ldr	r2, [r7, #4]
    37de:	0010      	movs	r0, r2
    37e0:	4798      	blx	r3
	TXchar(l);	
    37e2:	687b      	ldr	r3, [r7, #4]
    37e4:	681b      	ldr	r3, [r3, #0]
    37e6:	331c      	adds	r3, #28
    37e8:	681b      	ldr	r3, [r3, #0]
    37ea:	220e      	movs	r2, #14
    37ec:	18ba      	adds	r2, r7, r2
    37ee:	7811      	ldrb	r1, [r2, #0]
    37f0:	687a      	ldr	r2, [r7, #4]
    37f2:	0010      	movs	r0, r2
    37f4:	4798      	blx	r3
}
    37f6:	46c0      	nop			; (mov r8, r8)
    37f8:	46bd      	mov	sp, r7
    37fa:	b004      	add	sp, #16
    37fc:	bd80      	pop	{r7, pc}

000037fe <_ZN8knx_base3ackEv>:

void knx_base::ack()
{
    37fe:	b580      	push	{r7, lr}
    3800:	b082      	sub	sp, #8
    3802:	af00      	add	r7, sp, #0
    3804:	6078      	str	r0, [r7, #4]
	TXchar(0x11);
    3806:	687b      	ldr	r3, [r7, #4]
    3808:	681b      	ldr	r3, [r3, #0]
    380a:	331c      	adds	r3, #28
    380c:	681b      	ldr	r3, [r3, #0]
    380e:	687a      	ldr	r2, [r7, #4]
    3810:	2111      	movs	r1, #17
    3812:	0010      	movs	r0, r2
    3814:	4798      	blx	r3
}
    3816:	46c0      	nop			; (mov r8, r8)
    3818:	46bd      	mov	sp, r7
    381a:	b002      	add	sp, #8
    381c:	bd80      	pop	{r7, pc}
	...

00003820 <_ZN8knx_base9on_RXcharEc>:
		}
	}
	
}
void knx_base::on_RXchar(char RX_byte) // This is called in receive interrupt and collection of the whole telegram frame is completed here.
{
    3820:	b580      	push	{r7, lr}
    3822:	b082      	sub	sp, #8
    3824:	af00      	add	r7, sp, #0
    3826:	6078      	str	r0, [r7, #4]
    3828:	000a      	movs	r2, r1
    382a:	1cfb      	adds	r3, r7, #3
    382c:	701a      	strb	r2, [r3, #0]
	if(isWaitingForTransmit)
    382e:	687b      	ldr	r3, [r7, #4]
    3830:	7b9b      	ldrb	r3, [r3, #14]
    3832:	2b00      	cmp	r3, #0
    3834:	d008      	beq.n	3848 <_ZN8knx_base9on_RXcharEc+0x28>
	{
		RXptr = 0;
    3836:	687b      	ldr	r3, [r7, #4]
    3838:	2242      	movs	r2, #66	; 0x42
    383a:	2100      	movs	r1, #0
    383c:	5499      	strb	r1, [r3, r2]
		RXcrc = 0;
    383e:	687b      	ldr	r3, [r7, #4]
    3840:	229b      	movs	r2, #155	; 0x9b
    3842:	2100      	movs	r1, #0
    3844:	5499      	strb	r1, [r3, r2]
		return;
    3846:	e16b      	b.n	3b20 <_ZN8knx_base9on_RXcharEc+0x300>
	}
	
	if (getTXbusy() == 10)
    3848:	687b      	ldr	r3, [r7, #4]
    384a:	0018      	movs	r0, r3
    384c:	4bb6      	ldr	r3, [pc, #728]	; (3b28 <_ZN8knx_base9on_RXcharEc+0x308>)
    384e:	4798      	blx	r3
    3850:	0003      	movs	r3, r0
    3852:	3b0a      	subs	r3, #10
    3854:	425a      	negs	r2, r3
    3856:	4153      	adcs	r3, r2
    3858:	b2db      	uxtb	r3, r3
    385a:	2b00      	cmp	r3, #0
    385c:	d00e      	beq.n	387c <_ZN8knx_base9on_RXcharEc+0x5c>
	{
		if (RX_byte == 0x8b || RX_byte == 0x0b)
    385e:	1cfb      	adds	r3, r7, #3
    3860:	781b      	ldrb	r3, [r3, #0]
    3862:	2b8b      	cmp	r3, #139	; 0x8b
    3864:	d004      	beq.n	3870 <_ZN8knx_base9on_RXcharEc+0x50>
    3866:	1cfb      	adds	r3, r7, #3
    3868:	781b      	ldrb	r3, [r3, #0]
    386a:	2b0b      	cmp	r3, #11
    386c:	d000      	beq.n	3870 <_ZN8knx_base9on_RXcharEc+0x50>
    386e:	e154      	b.n	3b1a <_ZN8knx_base9on_RXcharEc+0x2fa>
		{
			setTXbusy(20);
    3870:	687b      	ldr	r3, [r7, #4]
    3872:	2114      	movs	r1, #20
    3874:	0018      	movs	r0, r3
    3876:	4bad      	ldr	r3, [pc, #692]	; (3b2c <_ZN8knx_base9on_RXcharEc+0x30c>)
    3878:	4798      	blx	r3
			
		}
		return;
    387a:	e14e      	b.n	3b1a <_ZN8knx_base9on_RXcharEc+0x2fa>
		
	}
	
	if (  frameTimoutCNT > 5)
    387c:	687b      	ldr	r3, [r7, #4]
    387e:	229c      	movs	r2, #156	; 0x9c
    3880:	589b      	ldr	r3, [r3, r2]
    3882:	2b05      	cmp	r3, #5
    3884:	d907      	bls.n	3896 <_ZN8knx_base9on_RXcharEc+0x76>
	{
		  RXptr = 0;
    3886:	687b      	ldr	r3, [r7, #4]
    3888:	2242      	movs	r2, #66	; 0x42
    388a:	2100      	movs	r1, #0
    388c:	5499      	strb	r1, [r3, r2]
		  RXcrc = 0;
    388e:	687b      	ldr	r3, [r7, #4]
    3890:	229b      	movs	r2, #155	; 0x9b
    3892:	2100      	movs	r1, #0
    3894:	5499      	strb	r1, [r3, r2]
	}
	if (getTXbusy()==1)
    3896:	687b      	ldr	r3, [r7, #4]
    3898:	0018      	movs	r0, r3
    389a:	4ba3      	ldr	r3, [pc, #652]	; (3b28 <_ZN8knx_base9on_RXcharEc+0x308>)
    389c:	4798      	blx	r3
    389e:	0003      	movs	r3, r0
    38a0:	3b01      	subs	r3, #1
    38a2:	425a      	negs	r2, r3
    38a4:	4153      	adcs	r3, r2
    38a6:	b2db      	uxtb	r3, r3
    38a8:	2b00      	cmp	r3, #0
    38aa:	d000      	beq.n	38ae <_ZN8knx_base9on_RXcharEc+0x8e>
    38ac:	e137      	b.n	3b1e <_ZN8knx_base9on_RXcharEc+0x2fe>
	{
		return;
	}
		
	if ((RXdataPtr>=29)||(RXptr>=39)) {
    38ae:	687b      	ldr	r3, [r7, #4]
    38b0:	2297      	movs	r2, #151	; 0x97
    38b2:	5c9b      	ldrb	r3, [r3, r2]
    38b4:	2b1c      	cmp	r3, #28
    38b6:	dc04      	bgt.n	38c2 <_ZN8knx_base9on_RXcharEc+0xa2>
    38b8:	687b      	ldr	r3, [r7, #4]
    38ba:	2242      	movs	r2, #66	; 0x42
    38bc:	5c9b      	ldrb	r3, [r3, r2]
    38be:	2b26      	cmp	r3, #38	; 0x26
    38c0:	dd0b      	ble.n	38da <_ZN8knx_base9on_RXcharEc+0xba>
		  RXptr = 0;
    38c2:	687b      	ldr	r3, [r7, #4]
    38c4:	2242      	movs	r2, #66	; 0x42
    38c6:	2100      	movs	r1, #0
    38c8:	5499      	strb	r1, [r3, r2]
		  RXcrc = 0;
    38ca:	687b      	ldr	r3, [r7, #4]
    38cc:	229b      	movs	r2, #155	; 0x9b
    38ce:	2100      	movs	r1, #0
    38d0:	5499      	strb	r1, [r3, r2]
		  RXdataPtr=0;
    38d2:	687b      	ldr	r3, [r7, #4]
    38d4:	2297      	movs	r2, #151	; 0x97
    38d6:	2100      	movs	r1, #0
    38d8:	5499      	strb	r1, [r3, r2]
	}
			
	  frameTimoutCNT = 0;
    38da:	687b      	ldr	r3, [r7, #4]
    38dc:	229c      	movs	r2, #156	; 0x9c
    38de:	2100      	movs	r1, #0
    38e0:	5099      	str	r1, [r3, r2]
	  RXbuff[  RXptr] = RX_byte;
    38e2:	687b      	ldr	r3, [r7, #4]
    38e4:	2242      	movs	r2, #66	; 0x42
    38e6:	5c9b      	ldrb	r3, [r3, r2]
    38e8:	0019      	movs	r1, r3
    38ea:	687b      	ldr	r3, [r7, #4]
    38ec:	2243      	movs	r2, #67	; 0x43
    38ee:	185b      	adds	r3, r3, r1
    38f0:	189b      	adds	r3, r3, r2
    38f2:	1cfa      	adds	r2, r7, #3
    38f4:	7812      	ldrb	r2, [r2, #0]
    38f6:	701a      	strb	r2, [r3, #0]
	  RXcrc =   RXcrc ^ RX_byte;
    38f8:	687b      	ldr	r3, [r7, #4]
    38fa:	229b      	movs	r2, #155	; 0x9b
    38fc:	5c9a      	ldrb	r2, [r3, r2]
    38fe:	1cfb      	adds	r3, r7, #3
    3900:	781b      	ldrb	r3, [r3, #0]
    3902:	4053      	eors	r3, r2
    3904:	b2d9      	uxtb	r1, r3
    3906:	687b      	ldr	r3, [r7, #4]
    3908:	229b      	movs	r2, #155	; 0x9b
    390a:	5499      	strb	r1, [r3, r2]

	switch(   RXptr )
    390c:	687b      	ldr	r3, [r7, #4]
    390e:	2242      	movs	r2, #66	; 0x42
    3910:	5c9b      	ldrb	r3, [r3, r2]
    3912:	2b07      	cmp	r3, #7
    3914:	d900      	bls.n	3918 <_ZN8knx_base9on_RXcharEc+0xf8>
    3916:	e0b6      	b.n	3a86 <_ZN8knx_base9on_RXcharEc+0x266>
    3918:	009a      	lsls	r2, r3, #2
    391a:	4b85      	ldr	r3, [pc, #532]	; (3b30 <_ZN8knx_base9on_RXcharEc+0x310>)
    391c:	18d3      	adds	r3, r2, r3
    391e:	681b      	ldr	r3, [r3, #0]
    3920:	469f      	mov	pc, r3
	{
		case 0:   RXtelType = (RX_byte & 0xF0) >> 4;  // Normal/Retry
    3922:	1cfb      	adds	r3, r7, #3
    3924:	781b      	ldrb	r3, [r3, #0]
    3926:	091b      	lsrs	r3, r3, #4
    3928:	b2d9      	uxtb	r1, r3
    392a:	687b      	ldr	r3, [r7, #4]
    392c:	226b      	movs	r2, #107	; 0x6b
    392e:	5499      	strb	r1, [r3, r2]
		  RXpriority = RX_byte & 0x0F;  // System/Alarm/High/Low
    3930:	1cfb      	adds	r3, r7, #3
    3932:	781b      	ldrb	r3, [r3, #0]
    3934:	220f      	movs	r2, #15
    3936:	4013      	ands	r3, r2
    3938:	b2d9      	uxtb	r1, r3
    393a:	687b      	ldr	r3, [r7, #4]
    393c:	226c      	movs	r2, #108	; 0x6c
    393e:	5499      	strb	r1, [r3, r2]
		break;
    3940:	e0a1      	b.n	3a86 <_ZN8knx_base9on_RXcharEc+0x266>
		case 2: 
		  RXsrcAdd = (  RXbuff[1] << 8) +   RXbuff[2];
    3942:	687b      	ldr	r3, [r7, #4]
    3944:	2244      	movs	r2, #68	; 0x44
    3946:	5c9b      	ldrb	r3, [r3, r2]
    3948:	b29b      	uxth	r3, r3
    394a:	021b      	lsls	r3, r3, #8
    394c:	b29a      	uxth	r2, r3
    394e:	687b      	ldr	r3, [r7, #4]
    3950:	2145      	movs	r1, #69	; 0x45
    3952:	5c5b      	ldrb	r3, [r3, r1]
    3954:	b29b      	uxth	r3, r3
    3956:	18d3      	adds	r3, r2, r3
    3958:	b299      	uxth	r1, r3
    395a:	687b      	ldr	r3, [r7, #4]
    395c:	226e      	movs	r2, #110	; 0x6e
    395e:	5299      	strh	r1, [r3, r2]
		break;
    3960:	e091      	b.n	3a86 <_ZN8knx_base9on_RXcharEc+0x266>
		case 4:   RXtargetAdd = (  RXbuff[3] << 8) +   RXbuff[4];
    3962:	687b      	ldr	r3, [r7, #4]
    3964:	2246      	movs	r2, #70	; 0x46
    3966:	5c9b      	ldrb	r3, [r3, r2]
    3968:	b29b      	uxth	r3, r3
    396a:	021b      	lsls	r3, r3, #8
    396c:	b29a      	uxth	r2, r3
    396e:	687b      	ldr	r3, [r7, #4]
    3970:	2147      	movs	r1, #71	; 0x47
    3972:	5c5b      	ldrb	r3, [r3, r1]
    3974:	b29b      	uxth	r3, r3
    3976:	18d3      	adds	r3, r2, r3
    3978:	b299      	uxth	r1, r3
    397a:	687b      	ldr	r3, [r7, #4]
    397c:	2270      	movs	r2, #112	; 0x70
    397e:	5299      	strh	r1, [r3, r2]
		break;
    3980:	e081      	b.n	3a86 <_ZN8knx_base9on_RXcharEc+0x266>
		case 5:   RXtargetType =   RXbuff[5] >> 7;
    3982:	687b      	ldr	r3, [r7, #4]
    3984:	2248      	movs	r2, #72	; 0x48
    3986:	5c9b      	ldrb	r3, [r3, r2]
    3988:	11db      	asrs	r3, r3, #7
    398a:	b2d9      	uxtb	r1, r3
    398c:	687b      	ldr	r3, [r7, #4]
    398e:	2272      	movs	r2, #114	; 0x72
    3990:	5499      	strb	r1, [r3, r2]
			ack();		
    3992:	687b      	ldr	r3, [r7, #4]
    3994:	0018      	movs	r0, r3
    3996:	4b67      	ldr	r3, [pc, #412]	; (3b34 <_ZN8knx_base9on_RXcharEc+0x314>)
    3998:	4798      	blx	r3
			RXrountingCNT = (  RXbuff[5] >> 4) & 0x07;
    399a:	687b      	ldr	r3, [r7, #4]
    399c:	2248      	movs	r2, #72	; 0x48
    399e:	5c9b      	ldrb	r3, [r3, r2]
    39a0:	111b      	asrs	r3, r3, #4
    39a2:	b2db      	uxtb	r3, r3
    39a4:	2207      	movs	r2, #7
    39a6:	4013      	ands	r3, r2
    39a8:	b2d9      	uxtb	r1, r3
    39aa:	687b      	ldr	r3, [r7, #4]
    39ac:	2273      	movs	r2, #115	; 0x73
    39ae:	5499      	strb	r1, [r3, r2]
			RXdataSize =    RXbuff[5] & 0x0F;
    39b0:	687b      	ldr	r3, [r7, #4]
    39b2:	2248      	movs	r2, #72	; 0x48
    39b4:	5c9b      	ldrb	r3, [r3, r2]
    39b6:	220f      	movs	r2, #15
    39b8:	4013      	ands	r3, r2
    39ba:	b2d9      	uxtb	r1, r3
    39bc:	687b      	ldr	r3, [r7, #4]
    39be:	2274      	movs	r2, #116	; 0x74
    39c0:	5499      	strb	r1, [r3, r2]
		break;
    39c2:	e060      	b.n	3a86 <_ZN8knx_base9on_RXcharEc+0x266>
		case 6:
			isRXControlPocket = RXbuff[6] >> 7; // if the msb is 1 frame is Control Pocket   
    39c4:	687b      	ldr	r3, [r7, #4]
    39c6:	2249      	movs	r2, #73	; 0x49
    39c8:	5c9b      	ldrb	r3, [r3, r2]
    39ca:	11db      	asrs	r3, r3, #7
    39cc:	1e5a      	subs	r2, r3, #1
    39ce:	4193      	sbcs	r3, r2
    39d0:	b2d9      	uxtb	r1, r3
    39d2:	687b      	ldr	r3, [r7, #4]
    39d4:	2276      	movs	r2, #118	; 0x76
    39d6:	5499      	strb	r1, [r3, r2]
			isRXNumbered =   RXbuff[6] >> 6 & 0x01;
    39d8:	687b      	ldr	r3, [r7, #4]
    39da:	2249      	movs	r2, #73	; 0x49
    39dc:	5c9b      	ldrb	r3, [r3, r2]
    39de:	001a      	movs	r2, r3
    39e0:	2340      	movs	r3, #64	; 0x40
    39e2:	4013      	ands	r3, r2
    39e4:	1e5a      	subs	r2, r3, #1
    39e6:	4193      	sbcs	r3, r2
    39e8:	b2d9      	uxtb	r1, r3
    39ea:	687b      	ldr	r3, [r7, #4]
    39ec:	2277      	movs	r2, #119	; 0x77
    39ee:	5499      	strb	r1, [r3, r2]
			RXsequence = RXbuff[6]>>2 & 0x0f;
    39f0:	687b      	ldr	r3, [r7, #4]
    39f2:	2249      	movs	r2, #73	; 0x49
    39f4:	5c9b      	ldrb	r3, [r3, r2]
    39f6:	109b      	asrs	r3, r3, #2
    39f8:	b2db      	uxtb	r3, r3
    39fa:	220f      	movs	r2, #15
    39fc:	4013      	ands	r3, r2
    39fe:	b2d9      	uxtb	r1, r3
    3a00:	687b      	ldr	r3, [r7, #4]
    3a02:	2278      	movs	r2, #120	; 0x78
    3a04:	5499      	strb	r1, [r3, r2]

		// There is a part we do not control yet:
		// For NDP or NCP case, 4 bit data sequence number knowledge for divided long data.
		  RxApciNible1 =   RXbuff[6] & 0x03;
    3a06:	687b      	ldr	r3, [r7, #4]
    3a08:	2249      	movs	r2, #73	; 0x49
    3a0a:	5c9b      	ldrb	r3, [r3, r2]
    3a0c:	2203      	movs	r2, #3
    3a0e:	4013      	ands	r3, r2
    3a10:	b2d9      	uxtb	r1, r3
    3a12:	687b      	ldr	r3, [r7, #4]
    3a14:	2298      	movs	r2, #152	; 0x98
    3a16:	5499      	strb	r1, [r3, r2]
		  RxApciNible1 =   RxApciNible1 << 2;
    3a18:	687b      	ldr	r3, [r7, #4]
    3a1a:	2298      	movs	r2, #152	; 0x98
    3a1c:	5c9b      	ldrb	r3, [r3, r2]
    3a1e:	009b      	lsls	r3, r3, #2
    3a20:	b2d9      	uxtb	r1, r3
    3a22:	687b      	ldr	r3, [r7, #4]
    3a24:	2298      	movs	r2, #152	; 0x98
    3a26:	5499      	strb	r1, [r3, r2]
		break;
    3a28:	e02d      	b.n	3a86 <_ZN8knx_base9on_RXcharEc+0x266>
		case 7:
		  RxApciNible1 +=   RXbuff[7] >> 6; // BURAYA 2 defa  giriyor ???
    3a2a:	687b      	ldr	r3, [r7, #4]
    3a2c:	2298      	movs	r2, #152	; 0x98
    3a2e:	5c9a      	ldrb	r2, [r3, r2]
    3a30:	687b      	ldr	r3, [r7, #4]
    3a32:	214a      	movs	r1, #74	; 0x4a
    3a34:	5c5b      	ldrb	r3, [r3, r1]
    3a36:	119b      	asrs	r3, r3, #6
    3a38:	b2db      	uxtb	r3, r3
    3a3a:	18d3      	adds	r3, r2, r3
    3a3c:	b2d9      	uxtb	r1, r3
    3a3e:	687b      	ldr	r3, [r7, #4]
    3a40:	2298      	movs	r2, #152	; 0x98
    3a42:	5499      	strb	r1, [r3, r2]
		  RXdataPtr = 0;
    3a44:	687b      	ldr	r3, [r7, #4]
    3a46:	2297      	movs	r2, #151	; 0x97
    3a48:	2100      	movs	r1, #0
    3a4a:	5499      	strb	r1, [r3, r2]
		  RXdata[  RXdataPtr] =   RXbuff[7] & 0x3F;
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	2297      	movs	r2, #151	; 0x97
    3a50:	5c9b      	ldrb	r3, [r3, r2]
    3a52:	0018      	movs	r0, r3
    3a54:	687b      	ldr	r3, [r7, #4]
    3a56:	224a      	movs	r2, #74	; 0x4a
    3a58:	5c9b      	ldrb	r3, [r3, r2]
    3a5a:	223f      	movs	r2, #63	; 0x3f
    3a5c:	4013      	ands	r3, r2
    3a5e:	b2d9      	uxtb	r1, r3
    3a60:	687b      	ldr	r3, [r7, #4]
    3a62:	2279      	movs	r2, #121	; 0x79
    3a64:	181b      	adds	r3, r3, r0
    3a66:	189b      	adds	r3, r3, r2
    3a68:	1c0a      	adds	r2, r1, #0
    3a6a:	701a      	strb	r2, [r3, #0]
		  RxApciNible2 =   RXdata[  RXdataPtr];
    3a6c:	687b      	ldr	r3, [r7, #4]
    3a6e:	2297      	movs	r2, #151	; 0x97
    3a70:	5c9b      	ldrb	r3, [r3, r2]
    3a72:	0019      	movs	r1, r3
    3a74:	687b      	ldr	r3, [r7, #4]
    3a76:	2279      	movs	r2, #121	; 0x79
    3a78:	185b      	adds	r3, r3, r1
    3a7a:	189b      	adds	r3, r3, r2
    3a7c:	7819      	ldrb	r1, [r3, #0]
    3a7e:	687b      	ldr	r3, [r7, #4]
    3a80:	2299      	movs	r2, #153	; 0x99
    3a82:	5499      	strb	r1, [r3, r2]
		break;
    3a84:	46c0      	nop			; (mov r8, r8)
		
	}
	
	if ((  RXptr > 7) && (  RXptr <   RXdataSize + 7)) // runs when data longer than 1 byte is received
    3a86:	687b      	ldr	r3, [r7, #4]
    3a88:	2242      	movs	r2, #66	; 0x42
    3a8a:	5c9b      	ldrb	r3, [r3, r2]
    3a8c:	2b07      	cmp	r3, #7
    3a8e:	dd24      	ble.n	3ada <_ZN8knx_base9on_RXcharEc+0x2ba>
    3a90:	687b      	ldr	r3, [r7, #4]
    3a92:	2242      	movs	r2, #66	; 0x42
    3a94:	5c9b      	ldrb	r3, [r3, r2]
    3a96:	0019      	movs	r1, r3
    3a98:	687b      	ldr	r3, [r7, #4]
    3a9a:	2274      	movs	r2, #116	; 0x74
    3a9c:	5c9b      	ldrb	r3, [r3, r2]
    3a9e:	3307      	adds	r3, #7
    3aa0:	4299      	cmp	r1, r3
    3aa2:	da1a      	bge.n	3ada <_ZN8knx_base9on_RXcharEc+0x2ba>
	{
		  RXdataPtr++;
    3aa4:	687b      	ldr	r3, [r7, #4]
    3aa6:	2297      	movs	r2, #151	; 0x97
    3aa8:	5c9b      	ldrb	r3, [r3, r2]
    3aaa:	3301      	adds	r3, #1
    3aac:	b2d9      	uxtb	r1, r3
    3aae:	687b      	ldr	r3, [r7, #4]
    3ab0:	2297      	movs	r2, #151	; 0x97
    3ab2:	5499      	strb	r1, [r3, r2]
		  RXdata[RXdataPtr] = RXbuff[RXptr];
    3ab4:	687b      	ldr	r3, [r7, #4]
    3ab6:	2297      	movs	r2, #151	; 0x97
    3ab8:	5c9b      	ldrb	r3, [r3, r2]
    3aba:	0018      	movs	r0, r3
    3abc:	687b      	ldr	r3, [r7, #4]
    3abe:	2242      	movs	r2, #66	; 0x42
    3ac0:	5c9b      	ldrb	r3, [r3, r2]
    3ac2:	0019      	movs	r1, r3
    3ac4:	687b      	ldr	r3, [r7, #4]
    3ac6:	2243      	movs	r2, #67	; 0x43
    3ac8:	185b      	adds	r3, r3, r1
    3aca:	189b      	adds	r3, r3, r2
    3acc:	7819      	ldrb	r1, [r3, #0]
    3ace:	687b      	ldr	r3, [r7, #4]
    3ad0:	2279      	movs	r2, #121	; 0x79
    3ad2:	181b      	adds	r3, r3, r0
    3ad4:	189b      	adds	r3, r3, r2
    3ad6:	1c0a      	adds	r2, r1, #0
    3ad8:	701a      	strb	r2, [r3, #0]
	}
	
	if ((  RXptr == (  RXdataSize + 7)) /*&& (  RXcrc == 0)*/) // CRC byte received
    3ada:	687b      	ldr	r3, [r7, #4]
    3adc:	2242      	movs	r2, #66	; 0x42
    3ade:	5c9b      	ldrb	r3, [r3, r2]
    3ae0:	0019      	movs	r1, r3
    3ae2:	687b      	ldr	r3, [r7, #4]
    3ae4:	2274      	movs	r2, #116	; 0x74
    3ae6:	5c9b      	ldrb	r3, [r3, r2]
    3ae8:	3307      	adds	r3, #7
    3aea:	4299      	cmp	r1, r3
    3aec:	d10c      	bne.n	3b08 <_ZN8knx_base9on_RXcharEc+0x2e8>
	{
		
		// frame is successfully received
		  RXencodedApci =   RXapciDecode();
    3aee:	687b      	ldr	r3, [r7, #4]
    3af0:	0018      	movs	r0, r3
    3af2:	4b11      	ldr	r3, [pc, #68]	; (3b38 <_ZN8knx_base9on_RXcharEc+0x318>)
    3af4:	4798      	blx	r3
    3af6:	0003      	movs	r3, r0
    3af8:	0019      	movs	r1, r3
    3afa:	687b      	ldr	r3, [r7, #4]
    3afc:	22a0      	movs	r2, #160	; 0xa0
    3afe:	5299      	strh	r1, [r3, r2]

		  onFrame();
    3b00:	687b      	ldr	r3, [r7, #4]
    3b02:	0018      	movs	r0, r3
    3b04:	4b0d      	ldr	r3, [pc, #52]	; (3b3c <_ZN8knx_base9on_RXcharEc+0x31c>)
    3b06:	4798      	blx	r3
	}
	  RXptr++;
    3b08:	687b      	ldr	r3, [r7, #4]
    3b0a:	2242      	movs	r2, #66	; 0x42
    3b0c:	5c9b      	ldrb	r3, [r3, r2]
    3b0e:	3301      	adds	r3, #1
    3b10:	b2d9      	uxtb	r1, r3
    3b12:	687b      	ldr	r3, [r7, #4]
    3b14:	2242      	movs	r2, #66	; 0x42
    3b16:	5499      	strb	r1, [r3, r2]
    3b18:	e002      	b.n	3b20 <_ZN8knx_base9on_RXcharEc+0x300>
		return;
    3b1a:	46c0      	nop			; (mov r8, r8)
    3b1c:	e000      	b.n	3b20 <_ZN8knx_base9on_RXcharEc+0x300>
		return;
    3b1e:	46c0      	nop			; (mov r8, r8)
}	
    3b20:	46bd      	mov	sp, r7
    3b22:	b002      	add	sp, #8
    3b24:	bd80      	pop	{r7, pc}
    3b26:	46c0      	nop			; (mov r8, r8)
    3b28:	00004875 	.word	0x00004875
    3b2c:	00004853 	.word	0x00004853
    3b30:	00004c94 	.word	0x00004c94
    3b34:	000037ff 	.word	0x000037ff
    3b38:	00003cd9 	.word	0x00003cd9
    3b3c:	00003b41 	.word	0x00003b41

00003b40 <_ZN8knx_base7onFrameEv>:

void knx_base::onFrame() // Enters here once the telegram receive is completed. How to act upon received telegram is decided here.
{
    3b40:	b580      	push	{r7, lr}
    3b42:	b084      	sub	sp, #16
    3b44:	af00      	add	r7, sp, #0
    3b46:	6078      	str	r0, [r7, #4]

	RXcrc = 0;
    3b48:	687b      	ldr	r3, [r7, #4]
    3b4a:	229b      	movs	r2, #155	; 0x9b
    3b4c:	2100      	movs	r1, #0
    3b4e:	5499      	strb	r1, [r3, r2]
	RXptr = 0;
    3b50:	687b      	ldr	r3, [r7, #4]
    3b52:	2242      	movs	r2, #66	; 0x42
    3b54:	2100      	movs	r1, #0
    3b56:	5499      	strb	r1, [r3, r2]
	if (!frameIsToMe()) return;
    3b58:	687b      	ldr	r3, [r7, #4]
    3b5a:	0018      	movs	r0, r3
    3b5c:	4b4d      	ldr	r3, [pc, #308]	; (3c94 <_ZN8knx_base7onFrameEv+0x154>)
    3b5e:	4798      	blx	r3
    3b60:	0003      	movs	r3, r0
    3b62:	001a      	movs	r2, r3
    3b64:	2301      	movs	r3, #1
    3b66:	4053      	eors	r3, r2
    3b68:	b2db      	uxtb	r3, r3
    3b6a:	2b00      	cmp	r3, #0
    3b6c:	d000      	beq.n	3b70 <_ZN8knx_base7onFrameEv+0x30>
    3b6e:	e087      	b.n	3c80 <_ZN8knx_base7onFrameEv+0x140>

	if (RXdataSize == 0)
    3b70:	687b      	ldr	r3, [r7, #4]
    3b72:	2274      	movs	r2, #116	; 0x74
    3b74:	5c9b      	ldrb	r3, [r3, r2]
    3b76:	2b00      	cmp	r3, #0
    3b78:	d11a      	bne.n	3bb0 <_ZN8knx_base7onFrameEv+0x70>
	{
		uint8_t x = RXbuff[6]&0x01;
    3b7a:	687b      	ldr	r3, [r7, #4]
    3b7c:	2249      	movs	r2, #73	; 0x49
    3b7e:	5c9a      	ldrb	r2, [r3, r2]
    3b80:	230f      	movs	r3, #15
    3b82:	18fb      	adds	r3, r7, r3
    3b84:	2101      	movs	r1, #1
    3b86:	400a      	ands	r2, r1
    3b88:	701a      	strb	r2, [r3, #0]

		if (x==0)
    3b8a:	230f      	movs	r3, #15
    3b8c:	18fb      	adds	r3, r7, r3
    3b8e:	781b      	ldrb	r3, [r3, #0]
    3b90:	2b00      	cmp	r3, #0
    3b92:	d104      	bne.n	3b9e <_ZN8knx_base7onFrameEv+0x5e>
		{
			connect();
    3b94:	687b      	ldr	r3, [r7, #4]
    3b96:	0018      	movs	r0, r3
    3b98:	4b3f      	ldr	r3, [pc, #252]	; (3c98 <_ZN8knx_base7onFrameEv+0x158>)
    3b9a:	4798      	blx	r3
    3b9c:	e008      	b.n	3bb0 <_ZN8knx_base7onFrameEv+0x70>
		}		
		else if(x==1) 
    3b9e:	230f      	movs	r3, #15
    3ba0:	18fb      	adds	r3, r7, r3
    3ba2:	781b      	ldrb	r3, [r3, #0]
    3ba4:	2b01      	cmp	r3, #1
    3ba6:	d103      	bne.n	3bb0 <_ZN8knx_base7onFrameEv+0x70>
			disconnect();
    3ba8:	687b      	ldr	r3, [r7, #4]
    3baa:	0018      	movs	r0, r3
    3bac:	4b3b      	ldr	r3, [pc, #236]	; (3c9c <_ZN8knx_base7onFrameEv+0x15c>)
    3bae:	4798      	blx	r3
		
		
	}
	
	switch(RXencodedApci)
    3bb0:	687b      	ldr	r3, [r7, #4]
    3bb2:	22a0      	movs	r2, #160	; 0xa0
    3bb4:	5a9b      	ldrh	r3, [r3, r2]
    3bb6:	2bc0      	cmp	r3, #192	; 0xc0
    3bb8:	d030      	beq.n	3c1c <_ZN8knx_base7onFrameEv+0xdc>
    3bba:	dc0f      	bgt.n	3bdc <_ZN8knx_base7onFrameEv+0x9c>
    3bbc:	2b08      	cmp	r3, #8
    3bbe:	d032      	beq.n	3c26 <_ZN8knx_base7onFrameEv+0xe6>
    3bc0:	dc05      	bgt.n	3bce <_ZN8knx_base7onFrameEv+0x8e>
    3bc2:	2b01      	cmp	r3, #1
    3bc4:	d100      	bne.n	3bc8 <_ZN8knx_base7onFrameEv+0x88>
    3bc6:	e05d      	b.n	3c84 <_ZN8knx_base7onFrameEv+0x144>
    3bc8:	2b02      	cmp	r3, #2
    3bca:	d04f      	beq.n	3c6c <_ZN8knx_base7onFrameEv+0x12c>
    3bcc:	e053      	b.n	3c76 <_ZN8knx_base7onFrameEv+0x136>
    3bce:	2b0c      	cmp	r3, #12
    3bd0:	d033      	beq.n	3c3a <_ZN8knx_base7onFrameEv+0xfa>
    3bd2:	2b0e      	cmp	r3, #14
    3bd4:	d036      	beq.n	3c44 <_ZN8knx_base7onFrameEv+0x104>
    3bd6:	2b0a      	cmp	r3, #10
    3bd8:	d02a      	beq.n	3c30 <_ZN8knx_base7onFrameEv+0xf0>
    3bda:	e04c      	b.n	3c76 <_ZN8knx_base7onFrameEv+0x136>
    3bdc:	22a0      	movs	r2, #160	; 0xa0
    3bde:	0052      	lsls	r2, r2, #1
    3be0:	4293      	cmp	r3, r2
    3be2:	d051      	beq.n	3c88 <_ZN8knx_base7onFrameEv+0x148>
    3be4:	22a0      	movs	r2, #160	; 0xa0
    3be6:	0052      	lsls	r2, r2, #1
    3be8:	4293      	cmp	r3, r2
    3bea:	dc08      	bgt.n	3bfe <_ZN8knx_base7onFrameEv+0xbe>
    3bec:	2280      	movs	r2, #128	; 0x80
    3bee:	0052      	lsls	r2, r2, #1
    3bf0:	4293      	cmp	r3, r2
    3bf2:	d00e      	beq.n	3c12 <_ZN8knx_base7onFrameEv+0xd2>
    3bf4:	228f      	movs	r2, #143	; 0x8f
    3bf6:	0052      	lsls	r2, r2, #1
    3bf8:	4293      	cmp	r3, r2
    3bfa:	d047      	beq.n	3c8c <_ZN8knx_base7onFrameEv+0x14c>
    3bfc:	e03b      	b.n	3c76 <_ZN8knx_base7onFrameEv+0x136>
    3bfe:	4a28      	ldr	r2, [pc, #160]	; (3ca0 <_ZN8knx_base7onFrameEv+0x160>)
    3c00:	4293      	cmp	r3, r2
    3c02:	d024      	beq.n	3c4e <_ZN8knx_base7onFrameEv+0x10e>
    3c04:	4a27      	ldr	r2, [pc, #156]	; (3ca4 <_ZN8knx_base7onFrameEv+0x164>)
    3c06:	4293      	cmp	r3, r2
    3c08:	d026      	beq.n	3c58 <_ZN8knx_base7onFrameEv+0x118>
    3c0a:	4a27      	ldr	r2, [pc, #156]	; (3ca8 <_ZN8knx_base7onFrameEv+0x168>)
    3c0c:	4293      	cmp	r3, r2
    3c0e:	d028      	beq.n	3c62 <_ZN8knx_base7onFrameEv+0x122>
    3c10:	e031      	b.n	3c76 <_ZN8knx_base7onFrameEv+0x136>
	{
		case 256: // A_IndividualAddress_Read-PDU - Broadcast
			individualAddReadres();
    3c12:	687b      	ldr	r3, [r7, #4]
    3c14:	0018      	movs	r0, r3
    3c16:	4b25      	ldr	r3, [pc, #148]	; (3cac <_ZN8knx_base7onFrameEv+0x16c>)
    3c18:	4798      	blx	r3
			break;
    3c1a:	e038      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 320: // A_IndividualAddress_Write-PDU
			break;
			
		case 192: // A_IndividualAddress_Reponse-PDU
			individualAddWriteres();
    3c1c:	687b      	ldr	r3, [r7, #4]
    3c1e:	0018      	movs	r0, r3
    3c20:	4b23      	ldr	r3, [pc, #140]	; (3cb0 <_ZN8knx_base7onFrameEv+0x170>)
    3c22:	4798      	blx	r3
			break;
    3c24:	e033      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 8: // A_Memory_Read-PDU - Point to Point
			memoryReadres();
    3c26:	687b      	ldr	r3, [r7, #4]
    3c28:	0018      	movs	r0, r3
    3c2a:	4b22      	ldr	r3, [pc, #136]	; (3cb4 <_ZN8knx_base7onFrameEv+0x174>)
    3c2c:	4798      	blx	r3
			break;
    3c2e:	e02e      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 10:  // A_Memory_Write-PDU - Point to Point
			memoryWriteres();
    3c30:	687b      	ldr	r3, [r7, #4]
    3c32:	0018      	movs	r0, r3
    3c34:	4b20      	ldr	r3, [pc, #128]	; (3cb8 <_ZN8knx_base7onFrameEv+0x178>)
    3c36:	4798      	blx	r3
			break;
    3c38:	e029      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 12: // A_DeviceDescriptor_Read-PDU - Point to Point
			deviceDescriptorReadres();
    3c3a:	687b      	ldr	r3, [r7, #4]
    3c3c:	0018      	movs	r0, r3
    3c3e:	4b1f      	ldr	r3, [pc, #124]	; (3cbc <_ZN8knx_base7onFrameEv+0x17c>)
    3c40:	4798      	blx	r3
			break;
    3c42:	e024      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 14: // A_Restart-PDU - Point to Point
			Restartres(); // deactivate programming mode
    3c44:	687b      	ldr	r3, [r7, #4]
    3c46:	0018      	movs	r0, r3
    3c48:	4b1d      	ldr	r3, [pc, #116]	; (3cc0 <_ZN8knx_base7onFrameEv+0x180>)
    3c4a:	4798      	blx	r3
			break;
    3c4c:	e01f      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 981: // A_PropertyValue_Read-PDU - Point to Point
			propertyValueReadres();
    3c4e:	687b      	ldr	r3, [r7, #4]
    3c50:	0018      	movs	r0, r3
    3c52:	4b1c      	ldr	r3, [pc, #112]	; (3cc4 <_ZN8knx_base7onFrameEv+0x184>)
    3c54:	4798      	blx	r3
			break;
    3c56:	e01a      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 983: // A_PropertyValue_Write-PDU - Point to Point
			propertyValueWriteres();
    3c58:	687b      	ldr	r3, [r7, #4]
    3c5a:	0018      	movs	r0, r3
    3c5c:	4b1a      	ldr	r3, [pc, #104]	; (3cc8 <_ZN8knx_base7onFrameEv+0x188>)
    3c5e:	4798      	blx	r3
			break;
    3c60:	e015      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			
		case 977: // A_Authorize_Request-PDU - Point to Point
			authorizeRequestres();
    3c62:	687b      	ldr	r3, [r7, #4]
    3c64:	0018      	movs	r0, r3
    3c66:	4b19      	ldr	r3, [pc, #100]	; (3ccc <_ZN8knx_base7onFrameEv+0x18c>)
    3c68:	4798      	blx	r3
			break;
    3c6a:	e010      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
		case 1: // Connect
			break;
		case 286: // Disconnect
			break;
		case 2: //A_GroupValue_Write-PDU 
			groupValueWriteres();
    3c6c:	687b      	ldr	r3, [r7, #4]
    3c6e:	0018      	movs	r0, r3
    3c70:	4b17      	ldr	r3, [pc, #92]	; (3cd0 <_ZN8knx_base7onFrameEv+0x190>)
    3c72:	4798      	blx	r3
			break;
    3c74:	e00b      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			knx.startTX(0xbc, 0x3030, 1, knx.TXsize, 1, 2, 2, dum_data);
			_delay_ms(5000);*/
		

		default:
			UnDocumented();
    3c76:	687b      	ldr	r3, [r7, #4]
    3c78:	0018      	movs	r0, r3
    3c7a:	4b16      	ldr	r3, [pc, #88]	; (3cd4 <_ZN8knx_base7onFrameEv+0x194>)
    3c7c:	4798      	blx	r3
    3c7e:	e006      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
	if (!frameIsToMe()) return;
    3c80:	46c0      	nop			; (mov r8, r8)
    3c82:	e004      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			break;
    3c84:	46c0      	nop			; (mov r8, r8)
    3c86:	e002      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			break;
    3c88:	46c0      	nop			; (mov r8, r8)
    3c8a:	e000      	b.n	3c8e <_ZN8knx_base7onFrameEv+0x14e>
			break;
    3c8c:	46c0      	nop			; (mov r8, r8)
	}
}
    3c8e:	46bd      	mov	sp, r7
    3c90:	b004      	add	sp, #16
    3c92:	bd80      	pop	{r7, pc}
    3c94:	00003e35 	.word	0x00003e35
    3c98:	00003de7 	.word	0x00003de7
    3c9c:	00003e01 	.word	0x00003e01
    3ca0:	000003d5 	.word	0x000003d5
    3ca4:	000003d7 	.word	0x000003d7
    3ca8:	000003d1 	.word	0x000003d1
    3cac:	00004189 	.word	0x00004189
    3cb0:	000041d1 	.word	0x000041d1
    3cb4:	00004251 	.word	0x00004251
    3cb8:	00004261 	.word	0x00004261
    3cbc:	000043ad 	.word	0x000043ad
    3cc0:	0000440d 	.word	0x0000440d
    3cc4:	00004425 	.word	0x00004425
    3cc8:	000045a5 	.word	0x000045a5
    3ccc:	00004671 	.word	0x00004671
    3cd0:	000046d9 	.word	0x000046d9
    3cd4:	00004703 	.word	0x00004703

00003cd8 <_ZN8knx_base12RXapciDecodeEv>:

uint16_t knx_base::RXapciDecode() // Here the Bibles are interpreted for the final evalution
{ 
    3cd8:	b580      	push	{r7, lr}
    3cda:	b082      	sub	sp, #8
    3cdc:	af00      	add	r7, sp, #0
    3cde:	6078      	str	r0, [r7, #4]
	
	if ( RxApciNible1 == 0x01 ||  RxApciNible1 == 0x02 ||  RxApciNible1 == 0x06 ||  RxApciNible1 == 0x08 ||  RxApciNible1 == 0x09 ||  RxApciNible1 == 0x0A || RxApciNible1 == 0x0C || RxApciNible1 == 0x0E)
    3ce0:	687b      	ldr	r3, [r7, #4]
    3ce2:	2298      	movs	r2, #152	; 0x98
    3ce4:	5c9b      	ldrb	r3, [r3, r2]
    3ce6:	2b01      	cmp	r3, #1
    3ce8:	d022      	beq.n	3d30 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3cea:	687b      	ldr	r3, [r7, #4]
    3cec:	2298      	movs	r2, #152	; 0x98
    3cee:	5c9b      	ldrb	r3, [r3, r2]
    3cf0:	2b02      	cmp	r3, #2
    3cf2:	d01d      	beq.n	3d30 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3cf4:	687b      	ldr	r3, [r7, #4]
    3cf6:	2298      	movs	r2, #152	; 0x98
    3cf8:	5c9b      	ldrb	r3, [r3, r2]
    3cfa:	2b06      	cmp	r3, #6
    3cfc:	d018      	beq.n	3d30 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3cfe:	687b      	ldr	r3, [r7, #4]
    3d00:	2298      	movs	r2, #152	; 0x98
    3d02:	5c9b      	ldrb	r3, [r3, r2]
    3d04:	2b08      	cmp	r3, #8
    3d06:	d013      	beq.n	3d30 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3d08:	687b      	ldr	r3, [r7, #4]
    3d0a:	2298      	movs	r2, #152	; 0x98
    3d0c:	5c9b      	ldrb	r3, [r3, r2]
    3d0e:	2b09      	cmp	r3, #9
    3d10:	d00e      	beq.n	3d30 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3d12:	687b      	ldr	r3, [r7, #4]
    3d14:	2298      	movs	r2, #152	; 0x98
    3d16:	5c9b      	ldrb	r3, [r3, r2]
    3d18:	2b0a      	cmp	r3, #10
    3d1a:	d009      	beq.n	3d30 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3d1c:	687b      	ldr	r3, [r7, #4]
    3d1e:	2298      	movs	r2, #152	; 0x98
    3d20:	5c9b      	ldrb	r3, [r3, r2]
    3d22:	2b0c      	cmp	r3, #12
    3d24:	d004      	beq.n	3d30 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3d26:	687b      	ldr	r3, [r7, #4]
    3d28:	2298      	movs	r2, #152	; 0x98
    3d2a:	5c9b      	ldrb	r3, [r3, r2]
    3d2c:	2b0e      	cmp	r3, #14
    3d2e:	d104      	bne.n	3d3a <_ZN8knx_base12RXapciDecodeEv+0x62>
	{
		return ( RxApciNible1);
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	2298      	movs	r2, #152	; 0x98
    3d34:	5c9b      	ldrb	r3, [r3, r2]
    3d36:	b29b      	uxth	r3, r3
    3d38:	e00b      	b.n	3d52 <_ZN8knx_base12RXapciDecodeEv+0x7a>
	}
	else return(( RxApciNible1 << 6) +  RxApciNible2);
    3d3a:	687b      	ldr	r3, [r7, #4]
    3d3c:	2298      	movs	r2, #152	; 0x98
    3d3e:	5c9b      	ldrb	r3, [r3, r2]
    3d40:	b29b      	uxth	r3, r3
    3d42:	019b      	lsls	r3, r3, #6
    3d44:	b29a      	uxth	r2, r3
    3d46:	687b      	ldr	r3, [r7, #4]
    3d48:	2199      	movs	r1, #153	; 0x99
    3d4a:	5c5b      	ldrb	r3, [r3, r1]
    3d4c:	b29b      	uxth	r3, r3
    3d4e:	18d3      	adds	r3, r2, r3
    3d50:	b29b      	uxth	r3, r3
	
}
    3d52:	0018      	movs	r0, r3
    3d54:	46bd      	mov	sp, r7
    3d56:	b002      	add	sp, #8
    3d58:	bd80      	pop	{r7, pc}
	...

00003d5c <_ZN8knx_base7startTXEhhh>:
			break;	
	}
}

void knx_base::startTX(uint8_t size, uint8_t tx_mode, uint8_t a_size)
{
    3d5c:	b590      	push	{r4, r7, lr}
    3d5e:	b083      	sub	sp, #12
    3d60:	af00      	add	r7, sp, #0
    3d62:	6078      	str	r0, [r7, #4]
    3d64:	000c      	movs	r4, r1
    3d66:	0010      	movs	r0, r2
    3d68:	0019      	movs	r1, r3
    3d6a:	1cfb      	adds	r3, r7, #3
    3d6c:	1c22      	adds	r2, r4, #0
    3d6e:	701a      	strb	r2, [r3, #0]
    3d70:	1cbb      	adds	r3, r7, #2
    3d72:	1c02      	adds	r2, r0, #0
    3d74:	701a      	strb	r2, [r3, #0]
    3d76:	1c7b      	adds	r3, r7, #1
    3d78:	1c0a      	adds	r2, r1, #0
    3d7a:	701a      	strb	r2, [r3, #0]
	TXended_status = 0;
    3d7c:	687a      	ldr	r2, [r7, #4]
    3d7e:	2326      	movs	r3, #38	; 0x26
    3d80:	33ff      	adds	r3, #255	; 0xff
    3d82:	2100      	movs	r1, #0
    3d84:	54d1      	strb	r1, [r2, r3]
	TXmode = tx_mode;
    3d86:	687a      	ldr	r2, [r7, #4]
    3d88:	1cb9      	adds	r1, r7, #2
    3d8a:	2324      	movs	r3, #36	; 0x24
    3d8c:	33ff      	adds	r3, #255	; 0xff
    3d8e:	7809      	ldrb	r1, [r1, #0]
    3d90:	54d1      	strb	r1, [r2, r3]
	TXptr = 0;
    3d92:	687b      	ldr	r3, [r7, #4]
    3d94:	22b2      	movs	r2, #178	; 0xb2
    3d96:	2100      	movs	r1, #0
    3d98:	5499      	strb	r1, [r3, r2]
	TXsize = size;
    3d9a:	687b      	ldr	r3, [r7, #4]
    3d9c:	1cfa      	adds	r2, r7, #3
    3d9e:	21b3      	movs	r1, #179	; 0xb3
    3da0:	7812      	ldrb	r2, [r2, #0]
    3da2:	545a      	strb	r2, [r3, r1]
	ack_size=a_size;
    3da4:	687a      	ldr	r2, [r7, #4]
    3da6:	1c79      	adds	r1, r7, #1
    3da8:	23aa      	movs	r3, #170	; 0xaa
    3daa:	005b      	lsls	r3, r3, #1
    3dac:	7809      	ldrb	r1, [r1, #0]
    3dae:	54d1      	strb	r1, [r2, r3]
	setTXbusy(1); //trasmit balyor
    3db0:	687b      	ldr	r3, [r7, #4]
    3db2:	2101      	movs	r1, #1
    3db4:	0018      	movs	r0, r3
    3db6:	4b05      	ldr	r3, [pc, #20]	; (3dcc <_ZN8knx_base7startTXEhhh+0x70>)
    3db8:	4798      	blx	r3
	TXwaitCnt = 20;
    3dba:	687a      	ldr	r2, [r7, #4]
    3dbc:	2392      	movs	r3, #146	; 0x92
    3dbe:	005b      	lsls	r3, r3, #1
    3dc0:	2114      	movs	r1, #20
    3dc2:	54d1      	strb	r1, [r2, r3]
	
}
    3dc4:	46c0      	nop			; (mov r8, r8)
    3dc6:	46bd      	mov	sp, r7
    3dc8:	b003      	add	sp, #12
    3dca:	bd90      	pop	{r4, r7, pc}
    3dcc:	00004853 	.word	0x00004853

00003dd0 <_ZN8knx_base6TXcharEc>:

void knx_base::TXchar(char c)
{
    3dd0:	b580      	push	{r7, lr}
    3dd2:	b082      	sub	sp, #8
    3dd4:	af00      	add	r7, sp, #0
    3dd6:	6078      	str	r0, [r7, #4]
    3dd8:	000a      	movs	r2, r1
    3dda:	1cfb      	adds	r3, r7, #3
    3ddc:	701a      	strb	r2, [r3, #0]
	
}
    3dde:	46c0      	nop			; (mov r8, r8)
    3de0:	46bd      	mov	sp, r7
    3de2:	b002      	add	sp, #8
    3de4:	bd80      	pop	{r7, pc}

00003de6 <_ZN8knx_base7connectEv>:

void knx_base::connect()
{
    3de6:	b580      	push	{r7, lr}
    3de8:	b082      	sub	sp, #8
    3dea:	af00      	add	r7, sp, #0
    3dec:	6078      	str	r0, [r7, #4]
	connected = true;
    3dee:	687b      	ldr	r3, [r7, #4]
    3df0:	2240      	movs	r2, #64	; 0x40
    3df2:	2101      	movs	r1, #1
    3df4:	5499      	strb	r1, [r3, r2]
	
}
    3df6:	46c0      	nop			; (mov r8, r8)
    3df8:	46bd      	mov	sp, r7
    3dfa:	b002      	add	sp, #8
    3dfc:	bd80      	pop	{r7, pc}
	...

00003e00 <_ZN8knx_base10disconnectEv>:
void knx_base::disconnect()
{
    3e00:	b590      	push	{r4, r7, lr}
    3e02:	b083      	sub	sp, #12
    3e04:	af00      	add	r7, sp, #0
    3e06:	6078      	str	r0, [r7, #4]
	connected = false;
    3e08:	687b      	ldr	r3, [r7, #4]
    3e0a:	2240      	movs	r2, #64	; 0x40
    3e0c:	2100      	movs	r1, #0
    3e0e:	5499      	strb	r1, [r3, r2]
	t_ack();
    3e10:	687b      	ldr	r3, [r7, #4]
    3e12:	0018      	movs	r0, r3
    3e14:	4b05      	ldr	r3, [pc, #20]	; (3e2c <_ZN8knx_base10disconnectEv+0x2c>)
    3e16:	4798      	blx	r3
	startTX(0, 3, 7);
    3e18:	6878      	ldr	r0, [r7, #4]
    3e1a:	2307      	movs	r3, #7
    3e1c:	2203      	movs	r2, #3
    3e1e:	2100      	movs	r1, #0
    3e20:	4c03      	ldr	r4, [pc, #12]	; (3e30 <_ZN8knx_base10disconnectEv+0x30>)
    3e22:	47a0      	blx	r4
}
    3e24:	46c0      	nop			; (mov r8, r8)
    3e26:	46bd      	mov	sp, r7
    3e28:	b003      	add	sp, #12
    3e2a:	bd90      	pop	{r4, r7, pc}
    3e2c:	00004713 	.word	0x00004713
    3e30:	00003d5d 	.word	0x00003d5d

00003e34 <_ZN8knx_base11frameIsToMeEv>:

bool knx_base::frameIsToMe()
{
    3e34:	b580      	push	{r7, lr}
    3e36:	b082      	sub	sp, #8
    3e38:	af00      	add	r7, sp, #0
    3e3a:	6078      	str	r0, [r7, #4]
	switch(RXtargetType)
    3e3c:	687b      	ldr	r3, [r7, #4]
    3e3e:	2272      	movs	r2, #114	; 0x72
    3e40:	5c9b      	ldrb	r3, [r3, r2]
    3e42:	2b00      	cmp	r3, #0
    3e44:	d002      	beq.n	3e4c <_ZN8knx_base11frameIsToMeEv+0x18>
    3e46:	2b01      	cmp	r3, #1
    3e48:	d009      	beq.n	3e5e <_ZN8knx_base11frameIsToMeEv+0x2a>
    3e4a:	e024      	b.n	3e96 <_ZN8knx_base11frameIsToMeEv+0x62>
	{
		case 0: 
			if (RXtargetAdd == actualIndAddr) return true; // Point to point connection
    3e4c:	687b      	ldr	r3, [r7, #4]
    3e4e:	2270      	movs	r2, #112	; 0x70
    3e50:	5a9a      	ldrh	r2, [r3, r2]
    3e52:	687b      	ldr	r3, [r7, #4]
    3e54:	8adb      	ldrh	r3, [r3, #22]
    3e56:	429a      	cmp	r2, r3
    3e58:	d11a      	bne.n	3e90 <_ZN8knx_base11frameIsToMeEv+0x5c>
    3e5a:	2301      	movs	r3, #1
    3e5c:	e01c      	b.n	3e98 <_ZN8knx_base11frameIsToMeEv+0x64>
			break;
		case 1:
			if (RXtargetAdd == 0) 
    3e5e:	687b      	ldr	r3, [r7, #4]
    3e60:	2270      	movs	r2, #112	; 0x70
    3e62:	5a9b      	ldrh	r3, [r3, r2]
    3e64:	2b00      	cmp	r3, #0
    3e66:	d101      	bne.n	3e6c <_ZN8knx_base11frameIsToMeEv+0x38>
			return true; // Broadcast 	
    3e68:	2301      	movs	r3, #1
    3e6a:	e015      	b.n	3e98 <_ZN8knx_base11frameIsToMeEv+0x64>
			if (GroupAddIsExistent(RXtargetAdd)!=-1) 
    3e6c:	687b      	ldr	r3, [r7, #4]
    3e6e:	681b      	ldr	r3, [r3, #0]
    3e70:	681b      	ldr	r3, [r3, #0]
    3e72:	687a      	ldr	r2, [r7, #4]
    3e74:	2170      	movs	r1, #112	; 0x70
    3e76:	5a51      	ldrh	r1, [r2, r1]
    3e78:	687a      	ldr	r2, [r7, #4]
    3e7a:	0010      	movs	r0, r2
    3e7c:	4798      	blx	r3
    3e7e:	0003      	movs	r3, r0
    3e80:	3301      	adds	r3, #1
    3e82:	1e5a      	subs	r2, r3, #1
    3e84:	4193      	sbcs	r3, r2
    3e86:	b2db      	uxtb	r3, r3
    3e88:	2b00      	cmp	r3, #0
    3e8a:	d003      	beq.n	3e94 <_ZN8knx_base11frameIsToMeEv+0x60>
			return true; // Multicast
    3e8c:	2301      	movs	r3, #1
    3e8e:	e003      	b.n	3e98 <_ZN8knx_base11frameIsToMeEv+0x64>
			break;
    3e90:	46c0      	nop			; (mov r8, r8)
    3e92:	e000      	b.n	3e96 <_ZN8knx_base11frameIsToMeEv+0x62>
			break;	
    3e94:	46c0      	nop			; (mov r8, r8)
	}
	
	return false;
    3e96:	2300      	movs	r3, #0
	
	
}
    3e98:	0018      	movs	r0, r3
    3e9a:	46bd      	mov	sp, r7
    3e9c:	b002      	add	sp, #8
    3e9e:	bd80      	pop	{r7, pc}

00003ea0 <_ZN8knx_base11TXbuff_initEhthhtPh>:



void knx_base::TXbuff_init(uint8_t control_field, uint16_t target, uint8_t target_type, uint8_t data_size, uint16_t apci, uint8_t *data)
{ 
    3ea0:	b590      	push	{r4, r7, lr}
    3ea2:	b087      	sub	sp, #28
    3ea4:	af00      	add	r7, sp, #0
    3ea6:	6078      	str	r0, [r7, #4]
    3ea8:	000c      	movs	r4, r1
    3eaa:	0010      	movs	r0, r2
    3eac:	0019      	movs	r1, r3
    3eae:	1cfb      	adds	r3, r7, #3
    3eb0:	1c22      	adds	r2, r4, #0
    3eb2:	701a      	strb	r2, [r3, #0]
    3eb4:	003b      	movs	r3, r7
    3eb6:	1c02      	adds	r2, r0, #0
    3eb8:	801a      	strh	r2, [r3, #0]
    3eba:	1cbb      	adds	r3, r7, #2
    3ebc:	1c0a      	adds	r2, r1, #0
    3ebe:	701a      	strb	r2, [r3, #0]
	TxApciNible1 = (apci >> 6);
    3ec0:	232c      	movs	r3, #44	; 0x2c
    3ec2:	18fb      	adds	r3, r7, r3
    3ec4:	881b      	ldrh	r3, [r3, #0]
    3ec6:	119b      	asrs	r3, r3, #6
    3ec8:	b2d9      	uxtb	r1, r3
    3eca:	687a      	ldr	r2, [r7, #4]
    3ecc:	238f      	movs	r3, #143	; 0x8f
    3ece:	005b      	lsls	r3, r3, #1
    3ed0:	54d1      	strb	r1, [r2, r3]
	bool shortApci=(TxApciNible1 == 0x01 ||  TxApciNible1 == 0x02 ||  TxApciNible1 == 0x06 ||  TxApciNible1 == 0x08 ||  TxApciNible1 == 0x09 ||  TxApciNible1 == 0x0A || TxApciNible1 == 0x0C || TxApciNible1 == 0x0E);
    3ed2:	687a      	ldr	r2, [r7, #4]
    3ed4:	238f      	movs	r3, #143	; 0x8f
    3ed6:	005b      	lsls	r3, r3, #1
    3ed8:	5cd3      	ldrb	r3, [r2, r3]
    3eda:	2b01      	cmp	r3, #1
    3edc:	d029      	beq.n	3f32 <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3ede:	687a      	ldr	r2, [r7, #4]
    3ee0:	238f      	movs	r3, #143	; 0x8f
    3ee2:	005b      	lsls	r3, r3, #1
    3ee4:	5cd3      	ldrb	r3, [r2, r3]
    3ee6:	2b02      	cmp	r3, #2
    3ee8:	d023      	beq.n	3f32 <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3eea:	687a      	ldr	r2, [r7, #4]
    3eec:	238f      	movs	r3, #143	; 0x8f
    3eee:	005b      	lsls	r3, r3, #1
    3ef0:	5cd3      	ldrb	r3, [r2, r3]
    3ef2:	2b06      	cmp	r3, #6
    3ef4:	d01d      	beq.n	3f32 <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3ef6:	687a      	ldr	r2, [r7, #4]
    3ef8:	238f      	movs	r3, #143	; 0x8f
    3efa:	005b      	lsls	r3, r3, #1
    3efc:	5cd3      	ldrb	r3, [r2, r3]
    3efe:	2b08      	cmp	r3, #8
    3f00:	d017      	beq.n	3f32 <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3f02:	687a      	ldr	r2, [r7, #4]
    3f04:	238f      	movs	r3, #143	; 0x8f
    3f06:	005b      	lsls	r3, r3, #1
    3f08:	5cd3      	ldrb	r3, [r2, r3]
    3f0a:	2b09      	cmp	r3, #9
    3f0c:	d011      	beq.n	3f32 <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3f0e:	687a      	ldr	r2, [r7, #4]
    3f10:	238f      	movs	r3, #143	; 0x8f
    3f12:	005b      	lsls	r3, r3, #1
    3f14:	5cd3      	ldrb	r3, [r2, r3]
    3f16:	2b0a      	cmp	r3, #10
    3f18:	d00b      	beq.n	3f32 <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3f1a:	687a      	ldr	r2, [r7, #4]
    3f1c:	238f      	movs	r3, #143	; 0x8f
    3f1e:	005b      	lsls	r3, r3, #1
    3f20:	5cd3      	ldrb	r3, [r2, r3]
    3f22:	2b0c      	cmp	r3, #12
    3f24:	d005      	beq.n	3f32 <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3f26:	687a      	ldr	r2, [r7, #4]
    3f28:	238f      	movs	r3, #143	; 0x8f
    3f2a:	005b      	lsls	r3, r3, #1
    3f2c:	5cd3      	ldrb	r3, [r2, r3]
    3f2e:	2b0e      	cmp	r3, #14
    3f30:	d101      	bne.n	3f36 <_ZN8knx_base11TXbuff_initEhthhtPh+0x96>
    3f32:	2201      	movs	r2, #1
    3f34:	e000      	b.n	3f38 <_ZN8knx_base11TXbuff_initEhthhtPh+0x98>
    3f36:	2200      	movs	r2, #0
    3f38:	230f      	movs	r3, #15
    3f3a:	18fb      	adds	r3, r7, r3
    3f3c:	701a      	strb	r2, [r3, #0]
	if (!shortApci) // Long Apci condition
    3f3e:	230f      	movs	r3, #15
    3f40:	18fb      	adds	r3, r7, r3
    3f42:	781b      	ldrb	r3, [r3, #0]
    3f44:	2201      	movs	r2, #1
    3f46:	4053      	eors	r3, r2
    3f48:	b2db      	uxtb	r3, r3
    3f4a:	2b00      	cmp	r3, #0
    3f4c:	d006      	beq.n	3f5c <_ZN8knx_base11TXbuff_initEhthhtPh+0xbc>
	{
		data_size++;
    3f4e:	2328      	movs	r3, #40	; 0x28
    3f50:	18fb      	adds	r3, r7, r3
    3f52:	781b      	ldrb	r3, [r3, #0]
    3f54:	2228      	movs	r2, #40	; 0x28
    3f56:	18ba      	adds	r2, r7, r2
    3f58:	3301      	adds	r3, #1
    3f5a:	7013      	strb	r3, [r2, #0]
	}
	
	*TXcontrolField = control_field;
    3f5c:	687b      	ldr	r3, [r7, #4]
    3f5e:	22a4      	movs	r2, #164	; 0xa4
    3f60:	589b      	ldr	r3, [r3, r2]
    3f62:	1cfa      	adds	r2, r7, #3
    3f64:	7812      	ldrb	r2, [r2, #0]
    3f66:	701a      	strb	r2, [r3, #0]
	
	uint8_t h = actualIndAddr>>8;
    3f68:	687b      	ldr	r3, [r7, #4]
    3f6a:	8adb      	ldrh	r3, [r3, #22]
    3f6c:	121a      	asrs	r2, r3, #8
    3f6e:	230e      	movs	r3, #14
    3f70:	18fb      	adds	r3, r7, r3
    3f72:	701a      	strb	r2, [r3, #0]
	uint8_t l = actualIndAddr&0x00ff;
    3f74:	687b      	ldr	r3, [r7, #4]
    3f76:	8ada      	ldrh	r2, [r3, #22]
    3f78:	230d      	movs	r3, #13
    3f7a:	18fb      	adds	r3, r7, r3
    3f7c:	701a      	strb	r2, [r3, #0]
	*TXsource = l*0x100+h;
    3f7e:	687b      	ldr	r3, [r7, #4]
    3f80:	22a8      	movs	r2, #168	; 0xa8
    3f82:	589b      	ldr	r3, [r3, r2]
    3f84:	220d      	movs	r2, #13
    3f86:	18ba      	adds	r2, r7, r2
    3f88:	7812      	ldrb	r2, [r2, #0]
    3f8a:	b292      	uxth	r2, r2
    3f8c:	0212      	lsls	r2, r2, #8
    3f8e:	b291      	uxth	r1, r2
    3f90:	220e      	movs	r2, #14
    3f92:	18ba      	adds	r2, r7, r2
    3f94:	7812      	ldrb	r2, [r2, #0]
    3f96:	b292      	uxth	r2, r2
    3f98:	188a      	adds	r2, r1, r2
    3f9a:	b292      	uxth	r2, r2
    3f9c:	801a      	strh	r2, [r3, #0]
	h = target>>8;
    3f9e:	003b      	movs	r3, r7
    3fa0:	881b      	ldrh	r3, [r3, #0]
    3fa2:	121a      	asrs	r2, r3, #8
    3fa4:	230e      	movs	r3, #14
    3fa6:	18fb      	adds	r3, r7, r3
    3fa8:	701a      	strb	r2, [r3, #0]

	l = target&0x00ff;
    3faa:	230d      	movs	r3, #13
    3fac:	18fb      	adds	r3, r7, r3
    3fae:	003a      	movs	r2, r7
    3fb0:	8812      	ldrh	r2, [r2, #0]
    3fb2:	701a      	strb	r2, [r3, #0]
	*TXtarget =  l*0x100+h;
    3fb4:	687b      	ldr	r3, [r7, #4]
    3fb6:	22ac      	movs	r2, #172	; 0xac
    3fb8:	589b      	ldr	r3, [r3, r2]
    3fba:	220d      	movs	r2, #13
    3fbc:	18ba      	adds	r2, r7, r2
    3fbe:	7812      	ldrb	r2, [r2, #0]
    3fc0:	b292      	uxth	r2, r2
    3fc2:	0212      	lsls	r2, r2, #8
    3fc4:	b291      	uxth	r1, r2
    3fc6:	220e      	movs	r2, #14
    3fc8:	18ba      	adds	r2, r7, r2
    3fca:	7812      	ldrb	r2, [r2, #0]
    3fcc:	b292      	uxth	r2, r2
    3fce:	188a      	adds	r2, r1, r2
    3fd0:	b292      	uxth	r2, r2
    3fd2:	801a      	strh	r2, [r3, #0]
	TXbuff[5] = 0x60; // Default routing counter
    3fd4:	687b      	ldr	r3, [r7, #4]
    3fd6:	22bb      	movs	r2, #187	; 0xbb
    3fd8:	2160      	movs	r1, #96	; 0x60
    3fda:	5499      	strb	r1, [r3, r2]
	TXbuff[5] |= (target_type == 1)? 128:0;
    3fdc:	687b      	ldr	r3, [r7, #4]
    3fde:	22bb      	movs	r2, #187	; 0xbb
    3fe0:	5c9b      	ldrb	r3, [r3, r2]
    3fe2:	b25a      	sxtb	r2, r3
    3fe4:	1cbb      	adds	r3, r7, #2
    3fe6:	781b      	ldrb	r3, [r3, #0]
    3fe8:	2b01      	cmp	r3, #1
    3fea:	d102      	bne.n	3ff2 <_ZN8knx_base11TXbuff_initEhthhtPh+0x152>
    3fec:	2380      	movs	r3, #128	; 0x80
    3fee:	425b      	negs	r3, r3
    3ff0:	e000      	b.n	3ff4 <_ZN8knx_base11TXbuff_initEhthhtPh+0x154>
    3ff2:	2300      	movs	r3, #0
    3ff4:	4313      	orrs	r3, r2
    3ff6:	b25b      	sxtb	r3, r3
    3ff8:	b2d9      	uxtb	r1, r3
    3ffa:	687b      	ldr	r3, [r7, #4]
    3ffc:	22bb      	movs	r2, #187	; 0xbb
    3ffe:	5499      	strb	r1, [r3, r2]
	TXbuff[5] |= data_size;
    4000:	687b      	ldr	r3, [r7, #4]
    4002:	22bb      	movs	r2, #187	; 0xbb
    4004:	5c9a      	ldrb	r2, [r3, r2]
    4006:	2328      	movs	r3, #40	; 0x28
    4008:	18fb      	adds	r3, r7, r3
    400a:	781b      	ldrb	r3, [r3, #0]
    400c:	4313      	orrs	r3, r2
    400e:	b2d9      	uxtb	r1, r3
    4010:	687b      	ldr	r3, [r7, #4]
    4012:	22bb      	movs	r2, #187	; 0xbb
    4014:	5499      	strb	r1, [r3, r2]
	TXbuff[6] = isRXControlPocket<<7;
    4016:	687b      	ldr	r3, [r7, #4]
    4018:	2276      	movs	r2, #118	; 0x76
    401a:	5c9b      	ldrb	r3, [r3, r2]
    401c:	01db      	lsls	r3, r3, #7
    401e:	b2d9      	uxtb	r1, r3
    4020:	687b      	ldr	r3, [r7, #4]
    4022:	22bc      	movs	r2, #188	; 0xbc
    4024:	5499      	strb	r1, [r3, r2]
	TXbuff[6] += isRXNumbered<<6;
    4026:	687b      	ldr	r3, [r7, #4]
    4028:	22bc      	movs	r2, #188	; 0xbc
    402a:	5c9a      	ldrb	r2, [r3, r2]
    402c:	687b      	ldr	r3, [r7, #4]
    402e:	2177      	movs	r1, #119	; 0x77
    4030:	5c5b      	ldrb	r3, [r3, r1]
    4032:	019b      	lsls	r3, r3, #6
    4034:	b2db      	uxtb	r3, r3
    4036:	18d3      	adds	r3, r2, r3
    4038:	b2d9      	uxtb	r1, r3
    403a:	687b      	ldr	r3, [r7, #4]
    403c:	22bc      	movs	r2, #188	; 0xbc
    403e:	5499      	strb	r1, [r3, r2]
	TXbuff[6] += RXsequence<<2;	
    4040:	687b      	ldr	r3, [r7, #4]
    4042:	22bc      	movs	r2, #188	; 0xbc
    4044:	5c9a      	ldrb	r2, [r3, r2]
    4046:	687b      	ldr	r3, [r7, #4]
    4048:	2178      	movs	r1, #120	; 0x78
    404a:	5c5b      	ldrb	r3, [r3, r1]
    404c:	009b      	lsls	r3, r3, #2
    404e:	b2db      	uxtb	r3, r3
    4050:	18d3      	adds	r3, r2, r3
    4052:	b2d9      	uxtb	r1, r3
    4054:	687b      	ldr	r3, [r7, #4]
    4056:	22bc      	movs	r2, #188	; 0xbc
    4058:	5499      	strb	r1, [r3, r2]
	
	TXbuff[6] |= apci>>8;
    405a:	687b      	ldr	r3, [r7, #4]
    405c:	22bc      	movs	r2, #188	; 0xbc
    405e:	5c9b      	ldrb	r3, [r3, r2]
    4060:	b25a      	sxtb	r2, r3
    4062:	232c      	movs	r3, #44	; 0x2c
    4064:	18fb      	adds	r3, r7, r3
    4066:	881b      	ldrh	r3, [r3, #0]
    4068:	121b      	asrs	r3, r3, #8
    406a:	b25b      	sxtb	r3, r3
    406c:	4313      	orrs	r3, r2
    406e:	b25b      	sxtb	r3, r3
    4070:	b2d9      	uxtb	r1, r3
    4072:	687b      	ldr	r3, [r7, #4]
    4074:	22bc      	movs	r2, #188	; 0xbc
    4076:	5499      	strb	r1, [r3, r2]
	TXbuff[7] = apci & 0x00ff;
    4078:	232c      	movs	r3, #44	; 0x2c
    407a:	18fb      	adds	r3, r7, r3
    407c:	881b      	ldrh	r3, [r3, #0]
    407e:	b2d9      	uxtb	r1, r3
    4080:	687b      	ldr	r3, [r7, #4]
    4082:	22bd      	movs	r2, #189	; 0xbd
    4084:	5499      	strb	r1, [r3, r2]
	TXsize = 7;
    4086:	687b      	ldr	r3, [r7, #4]
    4088:	22b3      	movs	r2, #179	; 0xb3
    408a:	2107      	movs	r1, #7
    408c:	5499      	strb	r1, [r3, r2]
	//if(data == NULL) return;
	
	
	
	
	uint8_t shift = 8;
    408e:	2317      	movs	r3, #23
    4090:	18fb      	adds	r3, r7, r3
    4092:	2208      	movs	r2, #8
    4094:	701a      	strb	r2, [r3, #0]
	uint8_t data_ptr = 0;
    4096:	2316      	movs	r3, #22
    4098:	18fb      	adds	r3, r7, r3
    409a:	2200      	movs	r2, #0
    409c:	701a      	strb	r2, [r3, #0]
	if(shortApci)
    409e:	230f      	movs	r3, #15
    40a0:	18fb      	adds	r3, r7, r3
    40a2:	781b      	ldrb	r3, [r3, #0]
    40a4:	2b00      	cmp	r3, #0
    40a6:	d01e      	beq.n	40e6 <_ZN8knx_base11TXbuff_initEhthhtPh+0x246>
	{
		if (data!=NULL)
    40a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    40aa:	2b00      	cmp	r3, #0
    40ac:	d00d      	beq.n	40ca <_ZN8knx_base11TXbuff_initEhthhtPh+0x22a>
		{
			TXbuff[7] |= data[0]&0x3f;//data[0] & 0xc0;
    40ae:	687b      	ldr	r3, [r7, #4]
    40b0:	22bd      	movs	r2, #189	; 0xbd
    40b2:	5c9a      	ldrb	r2, [r3, r2]
    40b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    40b6:	781b      	ldrb	r3, [r3, #0]
    40b8:	213f      	movs	r1, #63	; 0x3f
    40ba:	400b      	ands	r3, r1
    40bc:	b2db      	uxtb	r3, r3
    40be:	4313      	orrs	r3, r2
    40c0:	b2d9      	uxtb	r1, r3
    40c2:	687b      	ldr	r3, [r7, #4]
    40c4:	22bd      	movs	r2, #189	; 0xbd
    40c6:	5499      	strb	r1, [r3, r2]
    40c8:	e005      	b.n	40d6 <_ZN8knx_base11TXbuff_initEhthhtPh+0x236>
		}
		else
		{
			TXbuff[7] |= 0&0x3f;//data[0] & 0xc0;
    40ca:	687b      	ldr	r3, [r7, #4]
    40cc:	22bd      	movs	r2, #189	; 0xbd
    40ce:	5c99      	ldrb	r1, [r3, r2]
    40d0:	687b      	ldr	r3, [r7, #4]
    40d2:	22bd      	movs	r2, #189	; 0xbd
    40d4:	5499      	strb	r1, [r3, r2]
		}
		
		data_ptr = 1;
    40d6:	2316      	movs	r3, #22
    40d8:	18fb      	adds	r3, r7, r3
    40da:	2201      	movs	r2, #1
    40dc:	701a      	strb	r2, [r3, #0]
		shift = 7;
    40de:	2317      	movs	r3, #23
    40e0:	18fb      	adds	r3, r7, r3
    40e2:	2207      	movs	r2, #7
    40e4:	701a      	strb	r2, [r3, #0]
		
	} 
	for (int i=data_ptr; i<data_size; i++)
    40e6:	2316      	movs	r3, #22
    40e8:	18fb      	adds	r3, r7, r3
    40ea:	781b      	ldrb	r3, [r3, #0]
    40ec:	613b      	str	r3, [r7, #16]
    40ee:	2328      	movs	r3, #40	; 0x28
    40f0:	18fb      	adds	r3, r7, r3
    40f2:	781a      	ldrb	r2, [r3, #0]
    40f4:	693b      	ldr	r3, [r7, #16]
    40f6:	429a      	cmp	r2, r3
    40f8:	dd2c      	ble.n	4154 <_ZN8knx_base11TXbuff_initEhthhtPh+0x2b4>
	{
		if (data!=NULL)
    40fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    40fc:	2b00      	cmp	r3, #0
    40fe:	d011      	beq.n	4124 <_ZN8knx_base11TXbuff_initEhthhtPh+0x284>
		{
			TXbuff[data_ptr+shift] =  data[i];
    4100:	2316      	movs	r3, #22
    4102:	18fb      	adds	r3, r7, r3
    4104:	781a      	ldrb	r2, [r3, #0]
    4106:	2317      	movs	r3, #23
    4108:	18fb      	adds	r3, r7, r3
    410a:	781b      	ldrb	r3, [r3, #0]
    410c:	18d3      	adds	r3, r2, r3
    410e:	693a      	ldr	r2, [r7, #16]
    4110:	6b39      	ldr	r1, [r7, #48]	; 0x30
    4112:	188a      	adds	r2, r1, r2
    4114:	7810      	ldrb	r0, [r2, #0]
    4116:	687a      	ldr	r2, [r7, #4]
    4118:	21b6      	movs	r1, #182	; 0xb6
    411a:	18d3      	adds	r3, r2, r3
    411c:	185b      	adds	r3, r3, r1
    411e:	1c02      	adds	r2, r0, #0
    4120:	701a      	strb	r2, [r3, #0]
    4122:	e00c      	b.n	413e <_ZN8knx_base11TXbuff_initEhthhtPh+0x29e>
		}
		else
		{
			TXbuff[data_ptr+shift] =  0;
    4124:	2316      	movs	r3, #22
    4126:	18fb      	adds	r3, r7, r3
    4128:	781a      	ldrb	r2, [r3, #0]
    412a:	2317      	movs	r3, #23
    412c:	18fb      	adds	r3, r7, r3
    412e:	781b      	ldrb	r3, [r3, #0]
    4130:	18d3      	adds	r3, r2, r3
    4132:	687a      	ldr	r2, [r7, #4]
    4134:	21b6      	movs	r1, #182	; 0xb6
    4136:	18d3      	adds	r3, r2, r3
    4138:	185b      	adds	r3, r3, r1
    413a:	2200      	movs	r2, #0
    413c:	701a      	strb	r2, [r3, #0]
			
		}
		
		data_ptr++;
    413e:	2316      	movs	r3, #22
    4140:	18fb      	adds	r3, r7, r3
    4142:	781a      	ldrb	r2, [r3, #0]
    4144:	2316      	movs	r3, #22
    4146:	18fb      	adds	r3, r7, r3
    4148:	3201      	adds	r2, #1
    414a:	701a      	strb	r2, [r3, #0]
	for (int i=data_ptr; i<data_size; i++)
    414c:	693b      	ldr	r3, [r7, #16]
    414e:	3301      	adds	r3, #1
    4150:	613b      	str	r3, [r7, #16]
    4152:	e7cc      	b.n	40ee <_ZN8knx_base11TXbuff_initEhthhtPh+0x24e>
		
	}
		
	if (shortApci)
    4154:	230f      	movs	r3, #15
    4156:	18fb      	adds	r3, r7, r3
    4158:	781b      	ldrb	r3, [r3, #0]
    415a:	2b00      	cmp	r3, #0
    415c:	d008      	beq.n	4170 <_ZN8knx_base11TXbuff_initEhthhtPh+0x2d0>
	{
		TXsize = data_size+7;
    415e:	2328      	movs	r3, #40	; 0x28
    4160:	18fb      	adds	r3, r7, r3
    4162:	781b      	ldrb	r3, [r3, #0]
    4164:	3307      	adds	r3, #7
    4166:	b2d9      	uxtb	r1, r3
    4168:	687b      	ldr	r3, [r7, #4]
    416a:	22b3      	movs	r2, #179	; 0xb3
    416c:	5499      	strb	r1, [r3, r2]
	}
	else TXsize = data_size+7;
	
}
    416e:	e007      	b.n	4180 <_ZN8knx_base11TXbuff_initEhthhtPh+0x2e0>
	else TXsize = data_size+7;
    4170:	2328      	movs	r3, #40	; 0x28
    4172:	18fb      	adds	r3, r7, r3
    4174:	781b      	ldrb	r3, [r3, #0]
    4176:	3307      	adds	r3, #7
    4178:	b2d9      	uxtb	r1, r3
    417a:	687b      	ldr	r3, [r7, #4]
    417c:	22b3      	movs	r2, #179	; 0xb3
    417e:	5499      	strb	r1, [r3, r2]
}
    4180:	46c0      	nop			; (mov r8, r8)
    4182:	46bd      	mov	sp, r7
    4184:	b007      	add	sp, #28
    4186:	bd90      	pop	{r4, r7, pc}

00004188 <_ZN8knx_base20individualAddReadresEv>:

//-------START apci services-----------//
void knx_base::individualAddReadres() // When address read received
{
    4188:	b590      	push	{r4, r7, lr}
    418a:	b087      	sub	sp, #28
    418c:	af04      	add	r7, sp, #16
    418e:	6078      	str	r0, [r7, #4]
	if (progMode == true)
    4190:	687b      	ldr	r3, [r7, #4]
    4192:	2241      	movs	r2, #65	; 0x41
    4194:	5c9b      	ldrb	r3, [r3, r2]
    4196:	2b00      	cmp	r3, #0
    4198:	d012      	beq.n	41c0 <_ZN8knx_base20individualAddReadresEv+0x38>
	{
		TXbuff_init(0xbc, 0, 1, 0, 320, NULL); // Broadcast communication
    419a:	6878      	ldr	r0, [r7, #4]
    419c:	2300      	movs	r3, #0
    419e:	9302      	str	r3, [sp, #8]
    41a0:	23a0      	movs	r3, #160	; 0xa0
    41a2:	005b      	lsls	r3, r3, #1
    41a4:	9301      	str	r3, [sp, #4]
    41a6:	2300      	movs	r3, #0
    41a8:	9300      	str	r3, [sp, #0]
    41aa:	2301      	movs	r3, #1
    41ac:	2200      	movs	r2, #0
    41ae:	21bc      	movs	r1, #188	; 0xbc
    41b0:	4c05      	ldr	r4, [pc, #20]	; (41c8 <_ZN8knx_base20individualAddReadresEv+0x40>)
    41b2:	47a0      	blx	r4
		startTX(8,0, 0);
    41b4:	6878      	ldr	r0, [r7, #4]
    41b6:	2300      	movs	r3, #0
    41b8:	2200      	movs	r2, #0
    41ba:	2108      	movs	r1, #8
    41bc:	4c03      	ldr	r4, [pc, #12]	; (41cc <_ZN8knx_base20individualAddReadresEv+0x44>)
    41be:	47a0      	blx	r4
	}

}
    41c0:	46c0      	nop			; (mov r8, r8)
    41c2:	46bd      	mov	sp, r7
    41c4:	b003      	add	sp, #12
    41c6:	bd90      	pop	{r4, r7, pc}
    41c8:	00003ea1 	.word	0x00003ea1
    41cc:	00003d5d 	.word	0x00003d5d

000041d0 <_ZN8knx_base21individualAddWriteresEv>:

void knx_base::individualAddWriteres() // Gets the new individual address and writes it into the EEPROM address reserved for it
{
    41d0:	b580      	push	{r7, lr}
    41d2:	b082      	sub	sp, #8
    41d4:	af00      	add	r7, sp, #0
    41d6:	6078      	str	r0, [r7, #4]
	if (progMode == true)
    41d8:	687b      	ldr	r3, [r7, #4]
    41da:	2241      	movs	r2, #65	; 0x41
    41dc:	5c9b      	ldrb	r3, [r3, r2]
    41de:	2b00      	cmp	r3, #0
    41e0:	d030      	beq.n	4244 <_ZN8knx_base21individualAddWriteresEv+0x74>
	{
		indAddress.Value = RXbuff[8];
    41e2:	687b      	ldr	r3, [r7, #4]
    41e4:	224b      	movs	r2, #75	; 0x4b
    41e6:	5c9b      	ldrb	r3, [r3, r2]
    41e8:	b29a      	uxth	r2, r3
    41ea:	687b      	ldr	r3, [r7, #4]
    41ec:	829a      	strh	r2, [r3, #20]
		indAddress.Value = indAddress.Value << 8;
    41ee:	687b      	ldr	r3, [r7, #4]
    41f0:	8a9b      	ldrh	r3, [r3, #20]
    41f2:	021b      	lsls	r3, r3, #8
    41f4:	b29a      	uxth	r2, r3
    41f6:	687b      	ldr	r3, [r7, #4]
    41f8:	829a      	strh	r2, [r3, #20]
		indAddress.Value += RXbuff[9];
    41fa:	687b      	ldr	r3, [r7, #4]
    41fc:	8a9a      	ldrh	r2, [r3, #20]
    41fe:	687b      	ldr	r3, [r7, #4]
    4200:	214c      	movs	r1, #76	; 0x4c
    4202:	5c5b      	ldrb	r3, [r3, r1]
    4204:	b29b      	uxth	r3, r3
    4206:	18d3      	adds	r3, r2, r3
    4208:	b29a      	uxth	r2, r3
    420a:	687b      	ldr	r3, [r7, #4]
    420c:	829a      	strh	r2, [r3, #20]
		setIndAddress(indAddress.Value);
    420e:	687b      	ldr	r3, [r7, #4]
    4210:	681b      	ldr	r3, [r3, #0]
    4212:	3320      	adds	r3, #32
    4214:	681b      	ldr	r3, [r3, #0]
    4216:	687a      	ldr	r2, [r7, #4]
    4218:	8a91      	ldrh	r1, [r2, #20]
    421a:	687a      	ldr	r2, [r7, #4]
    421c:	0010      	movs	r0, r2
    421e:	4798      	blx	r3
		actualIndAddr = getIndAddress();
    4220:	687b      	ldr	r3, [r7, #4]
    4222:	681b      	ldr	r3, [r3, #0]
    4224:	3324      	adds	r3, #36	; 0x24
    4226:	681b      	ldr	r3, [r3, #0]
    4228:	687a      	ldr	r2, [r7, #4]
    422a:	0010      	movs	r0, r2
    422c:	4798      	blx	r3
    422e:	0003      	movs	r3, r0
    4230:	001a      	movs	r2, r3
    4232:	687b      	ldr	r3, [r7, #4]
    4234:	82da      	strh	r2, [r3, #22]
		setChipAddress(actualIndAddr);	// to write address to the transceiver
    4236:	687b      	ldr	r3, [r7, #4]
    4238:	8ada      	ldrh	r2, [r3, #22]
    423a:	687b      	ldr	r3, [r7, #4]
    423c:	0011      	movs	r1, r2
    423e:	0018      	movs	r0, r3
    4240:	4b02      	ldr	r3, [pc, #8]	; (424c <_ZN8knx_base21individualAddWriteresEv+0x7c>)
    4242:	4798      	blx	r3
	}
	

}
    4244:	46c0      	nop			; (mov r8, r8)
    4246:	46bd      	mov	sp, r7
    4248:	b002      	add	sp, #8
    424a:	bd80      	pop	{r7, pc}
    424c:	0000379b 	.word	0x0000379b

00004250 <_ZN8knx_base13memoryReadresEv>:

void knx_base::memoryReadres() // Response to memRead and probably memWrite
{
    4250:	b580      	push	{r7, lr}
    4252:	b082      	sub	sp, #8
    4254:	af00      	add	r7, sp, #0
    4256:	6078      	str	r0, [r7, #4]
	//we look at the receive read address and response with information for that address.	
}
    4258:	46c0      	nop			; (mov r8, r8)
    425a:	46bd      	mov	sp, r7
    425c:	b002      	add	sp, #8
    425e:	bd80      	pop	{r7, pc}

00004260 <_ZN8knx_base14memoryWriteresEv>:

void knx_base::memoryWriteres() // Common function is to retreive the tables (Parameter, Address, Association, Flags)
{
    4260:	b5b0      	push	{r4, r5, r7, lr}
    4262:	b08e      	sub	sp, #56	; 0x38
    4264:	af04      	add	r7, sp, #16
    4266:	6078      	str	r0, [r7, #4]
	t_ack();
    4268:	687b      	ldr	r3, [r7, #4]
    426a:	0018      	movs	r0, r3
    426c:	4b4c      	ldr	r3, [pc, #304]	; (43a0 <_ZN8knx_base14memoryWriteresEv+0x140>)
    426e:	4798      	blx	r3

	uint8_t number = RXbuff[7]&0x3F; // extracts number of data bytes after address info
    4270:	687b      	ldr	r3, [r7, #4]
    4272:	224a      	movs	r2, #74	; 0x4a
    4274:	5c9b      	ldrb	r3, [r3, r2]
    4276:	223f      	movs	r2, #63	; 0x3f
    4278:	4013      	ands	r3, r2
    427a:	b2da      	uxtb	r2, r3
    427c:	2321      	movs	r3, #33	; 0x21
    427e:	18fb      	adds	r3, r7, r3
    4280:	701a      	strb	r2, [r3, #0]
	uint16_t address = RXbuff[8];
    4282:	687b      	ldr	r3, [r7, #4]
    4284:	224b      	movs	r2, #75	; 0x4b
    4286:	5c9a      	ldrb	r2, [r3, r2]
    4288:	2322      	movs	r3, #34	; 0x22
    428a:	18fb      	adds	r3, r7, r3
    428c:	801a      	strh	r2, [r3, #0]
	address = address<<8;
    428e:	2322      	movs	r3, #34	; 0x22
    4290:	18fb      	adds	r3, r7, r3
    4292:	2222      	movs	r2, #34	; 0x22
    4294:	18ba      	adds	r2, r7, r2
    4296:	8812      	ldrh	r2, [r2, #0]
    4298:	0212      	lsls	r2, r2, #8
    429a:	801a      	strh	r2, [r3, #0]
	address +=RXbuff[9];
    429c:	687b      	ldr	r3, [r7, #4]
    429e:	224c      	movs	r2, #76	; 0x4c
    42a0:	5c9b      	ldrb	r3, [r3, r2]
    42a2:	b299      	uxth	r1, r3
    42a4:	2322      	movs	r3, #34	; 0x22
    42a6:	18fb      	adds	r3, r7, r3
    42a8:	2222      	movs	r2, #34	; 0x22
    42aa:	18ba      	adds	r2, r7, r2
    42ac:	8812      	ldrh	r2, [r2, #0]
    42ae:	188a      	adds	r2, r1, r2
    42b0:	801a      	strh	r2, [r3, #0]
	uint8_t data[20]; //Temporary data buff to write on eeprom
	
	for (int i = 0; i<(number); i++)
    42b2:	2300      	movs	r3, #0
    42b4:	627b      	str	r3, [r7, #36]	; 0x24
    42b6:	2321      	movs	r3, #33	; 0x21
    42b8:	18fb      	adds	r3, r7, r3
    42ba:	781b      	ldrb	r3, [r3, #0]
    42bc:	001a      	movs	r2, r3
    42be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    42c0:	429a      	cmp	r2, r3
    42c2:	dd10      	ble.n	42e6 <_ZN8knx_base14memoryWriteresEv+0x86>
	{
		data[i] = RXbuff[10+i];
    42c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    42c6:	330a      	adds	r3, #10
    42c8:	687a      	ldr	r2, [r7, #4]
    42ca:	2143      	movs	r1, #67	; 0x43
    42cc:	18d3      	adds	r3, r2, r3
    42ce:	185b      	adds	r3, r3, r1
    42d0:	7819      	ldrb	r1, [r3, #0]
    42d2:	230c      	movs	r3, #12
    42d4:	18fa      	adds	r2, r7, r3
    42d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    42d8:	18d3      	adds	r3, r2, r3
    42da:	1c0a      	adds	r2, r1, #0
    42dc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i<(number); i++)
    42de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    42e0:	3301      	adds	r3, #1
    42e2:	627b      	str	r3, [r7, #36]	; 0x24
    42e4:	e7e7      	b.n	42b6 <_ZN8knx_base14memoryWriteresEv+0x56>
	}
	
	writeToMemory(address, data, number);
    42e6:	687b      	ldr	r3, [r7, #4]
    42e8:	681b      	ldr	r3, [r3, #0]
    42ea:	332c      	adds	r3, #44	; 0x2c
    42ec:	681c      	ldr	r4, [r3, #0]
    42ee:	2321      	movs	r3, #33	; 0x21
    42f0:	18fb      	adds	r3, r7, r3
    42f2:	781b      	ldrb	r3, [r3, #0]
    42f4:	b29d      	uxth	r5, r3
    42f6:	230c      	movs	r3, #12
    42f8:	18fa      	adds	r2, r7, r3
    42fa:	2322      	movs	r3, #34	; 0x22
    42fc:	18fb      	adds	r3, r7, r3
    42fe:	8819      	ldrh	r1, [r3, #0]
    4300:	6878      	ldr	r0, [r7, #4]
    4302:	002b      	movs	r3, r5
    4304:	47a0      	blx	r4
	
	TXbuff_init(0xbc, RXsrcAdd, 0, (number+3), 576, NULL);
    4306:	687b      	ldr	r3, [r7, #4]
    4308:	226e      	movs	r2, #110	; 0x6e
    430a:	5a99      	ldrh	r1, [r3, r2]
    430c:	2321      	movs	r3, #33	; 0x21
    430e:	18fb      	adds	r3, r7, r3
    4310:	781b      	ldrb	r3, [r3, #0]
    4312:	3303      	adds	r3, #3
    4314:	b2db      	uxtb	r3, r3
    4316:	6878      	ldr	r0, [r7, #4]
    4318:	2200      	movs	r2, #0
    431a:	9202      	str	r2, [sp, #8]
    431c:	2290      	movs	r2, #144	; 0x90
    431e:	0092      	lsls	r2, r2, #2
    4320:	9201      	str	r2, [sp, #4]
    4322:	9300      	str	r3, [sp, #0]
    4324:	2300      	movs	r3, #0
    4326:	000a      	movs	r2, r1
    4328:	21bc      	movs	r1, #188	; 0xbc
    432a:	4c1e      	ldr	r4, [pc, #120]	; (43a4 <_ZN8knx_base14memoryWriteresEv+0x144>)
    432c:	47a0      	blx	r4
	TXbuff[7] += number;
    432e:	687b      	ldr	r3, [r7, #4]
    4330:	22bd      	movs	r2, #189	; 0xbd
    4332:	5c9a      	ldrb	r2, [r3, r2]
    4334:	2321      	movs	r3, #33	; 0x21
    4336:	18fb      	adds	r3, r7, r3
    4338:	781b      	ldrb	r3, [r3, #0]
    433a:	18d3      	adds	r3, r2, r3
    433c:	b2d9      	uxtb	r1, r3
    433e:	687b      	ldr	r3, [r7, #4]
    4340:	22bd      	movs	r2, #189	; 0xbd
    4342:	5499      	strb	r1, [r3, r2]
	TXbuff[8] = RXbuff[8]; 
    4344:	687b      	ldr	r3, [r7, #4]
    4346:	224b      	movs	r2, #75	; 0x4b
    4348:	5c99      	ldrb	r1, [r3, r2]
    434a:	687b      	ldr	r3, [r7, #4]
    434c:	22be      	movs	r2, #190	; 0xbe
    434e:	5499      	strb	r1, [r3, r2]
	TXbuff[9] = RXbuff[9];
    4350:	687b      	ldr	r3, [r7, #4]
    4352:	224c      	movs	r2, #76	; 0x4c
    4354:	5c99      	ldrb	r1, [r3, r2]
    4356:	687b      	ldr	r3, [r7, #4]
    4358:	22bf      	movs	r2, #191	; 0xbf
    435a:	5499      	strb	r1, [r3, r2]
	
	readFromMemory(address, &TXbuff[10], number);
    435c:	687b      	ldr	r3, [r7, #4]
    435e:	681b      	ldr	r3, [r3, #0]
    4360:	3330      	adds	r3, #48	; 0x30
    4362:	681c      	ldr	r4, [r3, #0]
    4364:	687b      	ldr	r3, [r7, #4]
    4366:	33c0      	adds	r3, #192	; 0xc0
    4368:	001a      	movs	r2, r3
    436a:	2321      	movs	r3, #33	; 0x21
    436c:	18fb      	adds	r3, r7, r3
    436e:	781b      	ldrb	r3, [r3, #0]
    4370:	b29d      	uxth	r5, r3
    4372:	2322      	movs	r3, #34	; 0x22
    4374:	18fb      	adds	r3, r7, r3
    4376:	8819      	ldrh	r1, [r3, #0]
    4378:	6878      	ldr	r0, [r7, #4]
    437a:	002b      	movs	r3, r5
    437c:	47a0      	blx	r4
	
	TXbuff[0]=0xb0;
    437e:	687b      	ldr	r3, [r7, #4]
    4380:	22b6      	movs	r2, #182	; 0xb6
    4382:	21b0      	movs	r1, #176	; 0xb0
    4384:	5499      	strb	r1, [r3, r2]
	startTX(TXsize, 4, 7);
    4386:	687b      	ldr	r3, [r7, #4]
    4388:	22b3      	movs	r2, #179	; 0xb3
    438a:	5c99      	ldrb	r1, [r3, r2]
    438c:	6878      	ldr	r0, [r7, #4]
    438e:	2307      	movs	r3, #7
    4390:	2204      	movs	r2, #4
    4392:	4c05      	ldr	r4, [pc, #20]	; (43a8 <_ZN8knx_base14memoryWriteresEv+0x148>)
    4394:	47a0      	blx	r4

}
    4396:	46c0      	nop			; (mov r8, r8)
    4398:	46bd      	mov	sp, r7
    439a:	b00a      	add	sp, #40	; 0x28
    439c:	bdb0      	pop	{r4, r5, r7, pc}
    439e:	46c0      	nop			; (mov r8, r8)
    43a0:	00004713 	.word	0x00004713
    43a4:	00003ea1 	.word	0x00003ea1
    43a8:	00003d5d 	.word	0x00003d5d

000043ac <_ZN8knx_base23deviceDescriptorReadresEv>:

void knx_base::deviceDescriptorReadres() // ??
{
    43ac:	b590      	push	{r4, r7, lr}
    43ae:	b087      	sub	sp, #28
    43b0:	af04      	add	r7, sp, #16
    43b2:	6078      	str	r0, [r7, #4]
	if (connected)
    43b4:	687b      	ldr	r3, [r7, #4]
    43b6:	2240      	movs	r2, #64	; 0x40
    43b8:	5c9b      	ldrb	r3, [r3, r2]
    43ba:	2b00      	cmp	r3, #0
    43bc:	d01b      	beq.n	43f6 <_ZN8knx_base23deviceDescriptorReadresEv+0x4a>
	{

		TXbuff_init(0xbc, RXsrcAdd, 0, 2, 832, mask_version); // Apci is for DeviceDescriptorResponse
    43be:	687b      	ldr	r3, [r7, #4]
    43c0:	226e      	movs	r2, #110	; 0x6e
    43c2:	5a9a      	ldrh	r2, [r3, r2]
    43c4:	687b      	ldr	r3, [r7, #4]
    43c6:	3318      	adds	r3, #24
    43c8:	6878      	ldr	r0, [r7, #4]
    43ca:	9302      	str	r3, [sp, #8]
    43cc:	23d0      	movs	r3, #208	; 0xd0
    43ce:	009b      	lsls	r3, r3, #2
    43d0:	9301      	str	r3, [sp, #4]
    43d2:	2302      	movs	r3, #2
    43d4:	9300      	str	r3, [sp, #0]
    43d6:	2300      	movs	r3, #0
    43d8:	21bc      	movs	r1, #188	; 0xbc
    43da:	4c09      	ldr	r4, [pc, #36]	; (4400 <_ZN8knx_base23deviceDescriptorReadresEv+0x54>)
    43dc:	47a0      	blx	r4
		t_ack();
    43de:	687b      	ldr	r3, [r7, #4]
    43e0:	0018      	movs	r0, r3
    43e2:	4b08      	ldr	r3, [pc, #32]	; (4404 <_ZN8knx_base23deviceDescriptorReadresEv+0x58>)
    43e4:	4798      	blx	r3
		startTX(TXsize, 4, 7);
    43e6:	687b      	ldr	r3, [r7, #4]
    43e8:	22b3      	movs	r2, #179	; 0xb3
    43ea:	5c99      	ldrb	r1, [r3, r2]
    43ec:	6878      	ldr	r0, [r7, #4]
    43ee:	2307      	movs	r3, #7
    43f0:	2204      	movs	r2, #4
    43f2:	4c05      	ldr	r4, [pc, #20]	; (4408 <_ZN8knx_base23deviceDescriptorReadresEv+0x5c>)
    43f4:	47a0      	blx	r4
	}
	
		/*TXbuff_init//(uint8_t control_field, uint16_t target, uint8_t target_type, uint8_t data_size, uint8_t pocket_type, uint16_t apci, void *data)*/
	
}
    43f6:	46c0      	nop			; (mov r8, r8)
    43f8:	46bd      	mov	sp, r7
    43fa:	b003      	add	sp, #12
    43fc:	bd90      	pop	{r4, r7, pc}
    43fe:	46c0      	nop			; (mov r8, r8)
    4400:	00003ea1 	.word	0x00003ea1
    4404:	00004713 	.word	0x00004713
    4408:	00003d5d 	.word	0x00003d5d

0000440c <_ZN8knx_base10RestartresEv>:

void knx_base::Restartres() // Deactivates programming mode
{
    440c:	b580      	push	{r7, lr}
    440e:	b082      	sub	sp, #8
    4410:	af00      	add	r7, sp, #0
    4412:	6078      	str	r0, [r7, #4]
	progMode=false;
    4414:	687b      	ldr	r3, [r7, #4]
    4416:	2241      	movs	r2, #65	; 0x41
    4418:	2100      	movs	r1, #0
    441a:	5499      	strb	r1, [r3, r2]
}
    441c:	46c0      	nop			; (mov r8, r8)
    441e:	46bd      	mov	sp, r7
    4420:	b002      	add	sp, #8
    4422:	bd80      	pop	{r7, pc}

00004424 <_ZN8knx_base20propertyValueReadresEv>:

void knx_base::propertyValueReadres() // Load state machine and device related info flow during download
{
    4424:	b590      	push	{r4, r7, lr}
    4426:	b087      	sub	sp, #28
    4428:	af04      	add	r7, sp, #16
    442a:	6078      	str	r0, [r7, #4]
	if (connected)
    442c:	687b      	ldr	r3, [r7, #4]
    442e:	2240      	movs	r2, #64	; 0x40
    4430:	5c9b      	ldrb	r3, [r3, r2]
    4432:	2b00      	cmp	r3, #0
    4434:	d100      	bne.n	4438 <_ZN8knx_base20propertyValueReadresEv+0x14>
    4436:	e0a4      	b.n	4582 <_ZN8knx_base20propertyValueReadresEv+0x15e>
	{
		switch(RXbuff[9]) //Deciding for the PID (serialno, manufacturer id, HWtype, Loadcontrol)
    4438:	687b      	ldr	r3, [r7, #4]
    443a:	224c      	movs	r2, #76	; 0x4c
    443c:	5c9b      	ldrb	r3, [r3, r2]
    443e:	2b0c      	cmp	r3, #12
    4440:	d047      	beq.n	44d2 <_ZN8knx_base20propertyValueReadresEv+0xae>
    4442:	dc04      	bgt.n	444e <_ZN8knx_base20propertyValueReadresEv+0x2a>
    4444:	2b05      	cmp	r3, #5
    4446:	d008      	beq.n	445a <_ZN8knx_base20propertyValueReadresEv+0x36>
    4448:	2b0b      	cmp	r3, #11
    444a:	d026      	beq.n	449a <_ZN8knx_base20propertyValueReadresEv+0x76>
				t_ack();
				startTX(TXsize, 4, 7);
				break;				
		
			default:
				break;	
    444c:	e099      	b.n	4582 <_ZN8knx_base20propertyValueReadresEv+0x15e>
		switch(RXbuff[9]) //Deciding for the PID (serialno, manufacturer id, HWtype, Loadcontrol)
    444e:	2b0e      	cmp	r3, #14
    4450:	d100      	bne.n	4454 <_ZN8knx_base20propertyValueReadresEv+0x30>
    4452:	e076      	b.n	4542 <_ZN8knx_base20propertyValueReadresEv+0x11e>
    4454:	2b4e      	cmp	r3, #78	; 0x4e
    4456:	d058      	beq.n	450a <_ZN8knx_base20propertyValueReadresEv+0xe6>
				break;	
    4458:	e093      	b.n	4582 <_ZN8knx_base20propertyValueReadresEv+0x15e>
				load_control();
    445a:	687b      	ldr	r3, [r7, #4]
    445c:	0018      	movs	r0, r3
    445e:	4b4b      	ldr	r3, [pc, #300]	; (458c <_ZN8knx_base20propertyValueReadresEv+0x168>)
    4460:	4798      	blx	r3
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, load_state); 
    4462:	687b      	ldr	r3, [r7, #4]
    4464:	226e      	movs	r2, #110	; 0x6e
    4466:	5a9a      	ldrh	r2, [r3, r2]
    4468:	687b      	ldr	r3, [r7, #4]
    446a:	3304      	adds	r3, #4
    446c:	6878      	ldr	r0, [r7, #4]
    446e:	9302      	str	r3, [sp, #8]
    4470:	4b47      	ldr	r3, [pc, #284]	; (4590 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    4472:	9301      	str	r3, [sp, #4]
    4474:	2305      	movs	r3, #5
    4476:	9300      	str	r3, [sp, #0]
    4478:	2300      	movs	r3, #0
    447a:	21bc      	movs	r1, #188	; 0xbc
    447c:	4c45      	ldr	r4, [pc, #276]	; (4594 <_ZN8knx_base20propertyValueReadresEv+0x170>)
    447e:	47a0      	blx	r4
				t_ack();
    4480:	687b      	ldr	r3, [r7, #4]
    4482:	0018      	movs	r0, r3
    4484:	4b44      	ldr	r3, [pc, #272]	; (4598 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    4486:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    4488:	687b      	ldr	r3, [r7, #4]
    448a:	22b3      	movs	r2, #179	; 0xb3
    448c:	5c99      	ldrb	r1, [r3, r2]
    448e:	6878      	ldr	r0, [r7, #4]
    4490:	2307      	movs	r3, #7
    4492:	2204      	movs	r2, #4
    4494:	4c41      	ldr	r4, [pc, #260]	; (459c <_ZN8knx_base20propertyValueReadresEv+0x178>)
    4496:	47a0      	blx	r4
				break;
    4498:	e073      	b.n	4582 <_ZN8knx_base20propertyValueReadresEv+0x15e>
				TXbuff_init(0xbc, RXsrcAdd, 0, 10, 982, serial_no);
    449a:	687b      	ldr	r3, [r7, #4]
    449c:	226e      	movs	r2, #110	; 0x6e
    449e:	5a9a      	ldrh	r2, [r3, r2]
    44a0:	687b      	ldr	r3, [r7, #4]
    44a2:	331b      	adds	r3, #27
    44a4:	6878      	ldr	r0, [r7, #4]
    44a6:	9302      	str	r3, [sp, #8]
    44a8:	4b39      	ldr	r3, [pc, #228]	; (4590 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    44aa:	9301      	str	r3, [sp, #4]
    44ac:	230a      	movs	r3, #10
    44ae:	9300      	str	r3, [sp, #0]
    44b0:	2300      	movs	r3, #0
    44b2:	21bc      	movs	r1, #188	; 0xbc
    44b4:	4c37      	ldr	r4, [pc, #220]	; (4594 <_ZN8knx_base20propertyValueReadresEv+0x170>)
    44b6:	47a0      	blx	r4
				t_ack();
    44b8:	687b      	ldr	r3, [r7, #4]
    44ba:	0018      	movs	r0, r3
    44bc:	4b36      	ldr	r3, [pc, #216]	; (4598 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    44be:	4798      	blx	r3
				startTX(TXsize, 4, 7);			
    44c0:	687b      	ldr	r3, [r7, #4]
    44c2:	22b3      	movs	r2, #179	; 0xb3
    44c4:	5c99      	ldrb	r1, [r3, r2]
    44c6:	6878      	ldr	r0, [r7, #4]
    44c8:	2307      	movs	r3, #7
    44ca:	2204      	movs	r2, #4
    44cc:	4c33      	ldr	r4, [pc, #204]	; (459c <_ZN8knx_base20propertyValueReadresEv+0x178>)
    44ce:	47a0      	blx	r4
				break;
    44d0:	e057      	b.n	4582 <_ZN8knx_base20propertyValueReadresEv+0x15e>
				TXbuff_init(0xbc, RXsrcAdd, 0, 6, 982, manufacturer_id); 
    44d2:	687b      	ldr	r3, [r7, #4]
    44d4:	226e      	movs	r2, #110	; 0x6e
    44d6:	5a9a      	ldrh	r2, [r3, r2]
    44d8:	687b      	ldr	r3, [r7, #4]
    44da:	3325      	adds	r3, #37	; 0x25
    44dc:	6878      	ldr	r0, [r7, #4]
    44de:	9302      	str	r3, [sp, #8]
    44e0:	4b2b      	ldr	r3, [pc, #172]	; (4590 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    44e2:	9301      	str	r3, [sp, #4]
    44e4:	2306      	movs	r3, #6
    44e6:	9300      	str	r3, [sp, #0]
    44e8:	2300      	movs	r3, #0
    44ea:	21bc      	movs	r1, #188	; 0xbc
    44ec:	4c29      	ldr	r4, [pc, #164]	; (4594 <_ZN8knx_base20propertyValueReadresEv+0x170>)
    44ee:	47a0      	blx	r4
				t_ack();
    44f0:	687b      	ldr	r3, [r7, #4]
    44f2:	0018      	movs	r0, r3
    44f4:	4b28      	ldr	r3, [pc, #160]	; (4598 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    44f6:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    44f8:	687b      	ldr	r3, [r7, #4]
    44fa:	22b3      	movs	r2, #179	; 0xb3
    44fc:	5c99      	ldrb	r1, [r3, r2]
    44fe:	6878      	ldr	r0, [r7, #4]
    4500:	2307      	movs	r3, #7
    4502:	2204      	movs	r2, #4
    4504:	4c25      	ldr	r4, [pc, #148]	; (459c <_ZN8knx_base20propertyValueReadresEv+0x178>)
    4506:	47a0      	blx	r4
				break;
    4508:	e03b      	b.n	4582 <_ZN8knx_base20propertyValueReadresEv+0x15e>
				TXbuff_init(0xbc, RXsrcAdd, 0, 10, 982, hardware_type); 
    450a:	687b      	ldr	r3, [r7, #4]
    450c:	226e      	movs	r2, #110	; 0x6e
    450e:	5a9a      	ldrh	r2, [r3, r2]
    4510:	687b      	ldr	r3, [r7, #4]
    4512:	332b      	adds	r3, #43	; 0x2b
    4514:	6878      	ldr	r0, [r7, #4]
    4516:	9302      	str	r3, [sp, #8]
    4518:	4b1d      	ldr	r3, [pc, #116]	; (4590 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    451a:	9301      	str	r3, [sp, #4]
    451c:	230a      	movs	r3, #10
    451e:	9300      	str	r3, [sp, #0]
    4520:	2300      	movs	r3, #0
    4522:	21bc      	movs	r1, #188	; 0xbc
    4524:	4c1b      	ldr	r4, [pc, #108]	; (4594 <_ZN8knx_base20propertyValueReadresEv+0x170>)
    4526:	47a0      	blx	r4
				t_ack();
    4528:	687b      	ldr	r3, [r7, #4]
    452a:	0018      	movs	r0, r3
    452c:	4b1a      	ldr	r3, [pc, #104]	; (4598 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    452e:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    4530:	687b      	ldr	r3, [r7, #4]
    4532:	22b3      	movs	r2, #179	; 0xb3
    4534:	5c99      	ldrb	r1, [r3, r2]
    4536:	6878      	ldr	r0, [r7, #4]
    4538:	2307      	movs	r3, #7
    453a:	2204      	movs	r2, #4
    453c:	4c17      	ldr	r4, [pc, #92]	; (459c <_ZN8knx_base20propertyValueReadresEv+0x178>)
    453e:	47a0      	blx	r4
				break;
    4540:	e01f      	b.n	4582 <_ZN8knx_base20propertyValueReadresEv+0x15e>
				device_control();
    4542:	687b      	ldr	r3, [r7, #4]
    4544:	0018      	movs	r0, r3
    4546:	4b16      	ldr	r3, [pc, #88]	; (45a0 <_ZN8knx_base20propertyValueReadresEv+0x17c>)
    4548:	4798      	blx	r3
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, device_state); 
    454a:	687b      	ldr	r3, [r7, #4]
    454c:	226e      	movs	r2, #110	; 0x6e
    454e:	5a9a      	ldrh	r2, [r3, r2]
    4550:	687b      	ldr	r3, [r7, #4]
    4552:	3309      	adds	r3, #9
    4554:	6878      	ldr	r0, [r7, #4]
    4556:	9302      	str	r3, [sp, #8]
    4558:	4b0d      	ldr	r3, [pc, #52]	; (4590 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    455a:	9301      	str	r3, [sp, #4]
    455c:	2305      	movs	r3, #5
    455e:	9300      	str	r3, [sp, #0]
    4560:	2300      	movs	r3, #0
    4562:	21bc      	movs	r1, #188	; 0xbc
    4564:	4c0b      	ldr	r4, [pc, #44]	; (4594 <_ZN8knx_base20propertyValueReadresEv+0x170>)
    4566:	47a0      	blx	r4
				t_ack();
    4568:	687b      	ldr	r3, [r7, #4]
    456a:	0018      	movs	r0, r3
    456c:	4b0a      	ldr	r3, [pc, #40]	; (4598 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    456e:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    4570:	687b      	ldr	r3, [r7, #4]
    4572:	22b3      	movs	r2, #179	; 0xb3
    4574:	5c99      	ldrb	r1, [r3, r2]
    4576:	6878      	ldr	r0, [r7, #4]
    4578:	2307      	movs	r3, #7
    457a:	2204      	movs	r2, #4
    457c:	4c07      	ldr	r4, [pc, #28]	; (459c <_ZN8knx_base20propertyValueReadresEv+0x178>)
    457e:	47a0      	blx	r4
				break;				
    4580:	46c0      	nop			; (mov r8, r8)
		}	
	}
}
    4582:	46c0      	nop			; (mov r8, r8)
    4584:	46bd      	mov	sp, r7
    4586:	b003      	add	sp, #12
    4588:	bd90      	pop	{r4, r7, pc}
    458a:	46c0      	nop			; (mov r8, r8)
    458c:	000047bf 	.word	0x000047bf
    4590:	000003d6 	.word	0x000003d6
    4594:	00003ea1 	.word	0x00003ea1
    4598:	00004713 	.word	0x00004713
    459c:	00003d5d 	.word	0x00003d5d
    45a0:	00004827 	.word	0x00004827

000045a4 <_ZN8knx_base21propertyValueWriteresEv>:
	
void knx_base::propertyValueWriteres() // ??
{
    45a4:	b590      	push	{r4, r7, lr}
    45a6:	b087      	sub	sp, #28
    45a8:	af04      	add	r7, sp, #16
    45aa:	6078      	str	r0, [r7, #4]
	if (connected)
    45ac:	687b      	ldr	r3, [r7, #4]
    45ae:	2240      	movs	r2, #64	; 0x40
    45b0:	5c9b      	ldrb	r3, [r3, r2]
    45b2:	2b00      	cmp	r3, #0
    45b4:	d04c      	beq.n	4650 <_ZN8knx_base21propertyValueWriteresEv+0xac>
	{
		switch(RXbuff[9]) //Deciding for the PID (serialno, manufacturer id, HWtype, Loadcontrol)
    45b6:	687b      	ldr	r3, [r7, #4]
    45b8:	224c      	movs	r2, #76	; 0x4c
    45ba:	5c9b      	ldrb	r3, [r3, r2]
    45bc:	2b05      	cmp	r3, #5
    45be:	d002      	beq.n	45c6 <_ZN8knx_base21propertyValueWriteresEv+0x22>
    45c0:	2b0e      	cmp	r3, #14
    45c2:	d020      	beq.n	4606 <_ZN8knx_base21propertyValueWriteresEv+0x62>
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, device_state); 
				t_ack();
				startTX(TXsize, 4, 7);
				break;
			default:
				break;	
    45c4:	e044      	b.n	4650 <_ZN8knx_base21propertyValueWriteresEv+0xac>
				load_control();
    45c6:	687b      	ldr	r3, [r7, #4]
    45c8:	0018      	movs	r0, r3
    45ca:	4b23      	ldr	r3, [pc, #140]	; (4658 <_ZN8knx_base21propertyValueWriteresEv+0xb4>)
    45cc:	4798      	blx	r3
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, load_state); 
    45ce:	687b      	ldr	r3, [r7, #4]
    45d0:	226e      	movs	r2, #110	; 0x6e
    45d2:	5a9a      	ldrh	r2, [r3, r2]
    45d4:	687b      	ldr	r3, [r7, #4]
    45d6:	3304      	adds	r3, #4
    45d8:	6878      	ldr	r0, [r7, #4]
    45da:	9302      	str	r3, [sp, #8]
    45dc:	4b1f      	ldr	r3, [pc, #124]	; (465c <_ZN8knx_base21propertyValueWriteresEv+0xb8>)
    45de:	9301      	str	r3, [sp, #4]
    45e0:	2305      	movs	r3, #5
    45e2:	9300      	str	r3, [sp, #0]
    45e4:	2300      	movs	r3, #0
    45e6:	21bc      	movs	r1, #188	; 0xbc
    45e8:	4c1d      	ldr	r4, [pc, #116]	; (4660 <_ZN8knx_base21propertyValueWriteresEv+0xbc>)
    45ea:	47a0      	blx	r4
				t_ack();
    45ec:	687b      	ldr	r3, [r7, #4]
    45ee:	0018      	movs	r0, r3
    45f0:	4b1c      	ldr	r3, [pc, #112]	; (4664 <_ZN8knx_base21propertyValueWriteresEv+0xc0>)
    45f2:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    45f4:	687b      	ldr	r3, [r7, #4]
    45f6:	22b3      	movs	r2, #179	; 0xb3
    45f8:	5c99      	ldrb	r1, [r3, r2]
    45fa:	6878      	ldr	r0, [r7, #4]
    45fc:	2307      	movs	r3, #7
    45fe:	2204      	movs	r2, #4
    4600:	4c19      	ldr	r4, [pc, #100]	; (4668 <_ZN8knx_base21propertyValueWriteresEv+0xc4>)
    4602:	47a0      	blx	r4
				break;			
    4604:	e024      	b.n	4650 <_ZN8knx_base21propertyValueWriteresEv+0xac>
				device_control();
    4606:	687b      	ldr	r3, [r7, #4]
    4608:	0018      	movs	r0, r3
    460a:	4b18      	ldr	r3, [pc, #96]	; (466c <_ZN8knx_base21propertyValueWriteresEv+0xc8>)
    460c:	4798      	blx	r3
				device_state[4] = RXbuff[12];
    460e:	687b      	ldr	r3, [r7, #4]
    4610:	224f      	movs	r2, #79	; 0x4f
    4612:	5c9a      	ldrb	r2, [r3, r2]
    4614:	687b      	ldr	r3, [r7, #4]
    4616:	735a      	strb	r2, [r3, #13]
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, device_state); 
    4618:	687b      	ldr	r3, [r7, #4]
    461a:	226e      	movs	r2, #110	; 0x6e
    461c:	5a9a      	ldrh	r2, [r3, r2]
    461e:	687b      	ldr	r3, [r7, #4]
    4620:	3309      	adds	r3, #9
    4622:	6878      	ldr	r0, [r7, #4]
    4624:	9302      	str	r3, [sp, #8]
    4626:	4b0d      	ldr	r3, [pc, #52]	; (465c <_ZN8knx_base21propertyValueWriteresEv+0xb8>)
    4628:	9301      	str	r3, [sp, #4]
    462a:	2305      	movs	r3, #5
    462c:	9300      	str	r3, [sp, #0]
    462e:	2300      	movs	r3, #0
    4630:	21bc      	movs	r1, #188	; 0xbc
    4632:	4c0b      	ldr	r4, [pc, #44]	; (4660 <_ZN8knx_base21propertyValueWriteresEv+0xbc>)
    4634:	47a0      	blx	r4
				t_ack();
    4636:	687b      	ldr	r3, [r7, #4]
    4638:	0018      	movs	r0, r3
    463a:	4b0a      	ldr	r3, [pc, #40]	; (4664 <_ZN8knx_base21propertyValueWriteresEv+0xc0>)
    463c:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    463e:	687b      	ldr	r3, [r7, #4]
    4640:	22b3      	movs	r2, #179	; 0xb3
    4642:	5c99      	ldrb	r1, [r3, r2]
    4644:	6878      	ldr	r0, [r7, #4]
    4646:	2307      	movs	r3, #7
    4648:	2204      	movs	r2, #4
    464a:	4c07      	ldr	r4, [pc, #28]	; (4668 <_ZN8knx_base21propertyValueWriteresEv+0xc4>)
    464c:	47a0      	blx	r4
				break;
    464e:	46c0      	nop			; (mov r8, r8)
		}	
	}
	
}
    4650:	46c0      	nop			; (mov r8, r8)
    4652:	46bd      	mov	sp, r7
    4654:	b003      	add	sp, #12
    4656:	bd90      	pop	{r4, r7, pc}
    4658:	000047bf 	.word	0x000047bf
    465c:	000003d6 	.word	0x000003d6
    4660:	00003ea1 	.word	0x00003ea1
    4664:	00004713 	.word	0x00004713
    4668:	00003d5d 	.word	0x00003d5d
    466c:	00004827 	.word	0x00004827

00004670 <_ZN8knx_base19authorizeRequestresEv>:

void knx_base::authorizeRequestres() // ??
{
    4670:	b590      	push	{r4, r7, lr}
    4672:	b089      	sub	sp, #36	; 0x24
    4674:	af04      	add	r7, sp, #16
    4676:	6078      	str	r0, [r7, #4]
	if (connected)
    4678:	687b      	ldr	r3, [r7, #4]
    467a:	2240      	movs	r2, #64	; 0x40
    467c:	5c9b      	ldrb	r3, [r3, r2]
    467e:	2b00      	cmp	r3, #0
    4680:	d01e      	beq.n	46c0 <_ZN8knx_base19authorizeRequestresEv+0x50>
	{
		t_ack();
    4682:	687b      	ldr	r3, [r7, #4]
    4684:	0018      	movs	r0, r3
    4686:	4b10      	ldr	r3, [pc, #64]	; (46c8 <_ZN8knx_base19authorizeRequestresEv+0x58>)
    4688:	4798      	blx	r3
		uint8_t data_ser[1] = {0x00};
    468a:	230c      	movs	r3, #12
    468c:	18fb      	adds	r3, r7, r3
    468e:	2200      	movs	r2, #0
    4690:	701a      	strb	r2, [r3, #0]
		TXbuff_init(0xbc, RXsrcAdd, 0, 1, 978, data_ser);
    4692:	687b      	ldr	r3, [r7, #4]
    4694:	226e      	movs	r2, #110	; 0x6e
    4696:	5a9a      	ldrh	r2, [r3, r2]
    4698:	6878      	ldr	r0, [r7, #4]
    469a:	230c      	movs	r3, #12
    469c:	18fb      	adds	r3, r7, r3
    469e:	9302      	str	r3, [sp, #8]
    46a0:	4b0a      	ldr	r3, [pc, #40]	; (46cc <_ZN8knx_base19authorizeRequestresEv+0x5c>)
    46a2:	9301      	str	r3, [sp, #4]
    46a4:	2301      	movs	r3, #1
    46a6:	9300      	str	r3, [sp, #0]
    46a8:	2300      	movs	r3, #0
    46aa:	21bc      	movs	r1, #188	; 0xbc
    46ac:	4c08      	ldr	r4, [pc, #32]	; (46d0 <_ZN8knx_base19authorizeRequestresEv+0x60>)
    46ae:	47a0      	blx	r4
		startTX(TXsize, 4, 7);
    46b0:	687b      	ldr	r3, [r7, #4]
    46b2:	22b3      	movs	r2, #179	; 0xb3
    46b4:	5c99      	ldrb	r1, [r3, r2]
    46b6:	6878      	ldr	r0, [r7, #4]
    46b8:	2307      	movs	r3, #7
    46ba:	2204      	movs	r2, #4
    46bc:	4c05      	ldr	r4, [pc, #20]	; (46d4 <_ZN8knx_base19authorizeRequestresEv+0x64>)
    46be:	47a0      	blx	r4
	}
}
    46c0:	46c0      	nop			; (mov r8, r8)
    46c2:	46bd      	mov	sp, r7
    46c4:	b005      	add	sp, #20
    46c6:	bd90      	pop	{r4, r7, pc}
    46c8:	00004713 	.word	0x00004713
    46cc:	000003d2 	.word	0x000003d2
    46d0:	00003ea1 	.word	0x00003ea1
    46d4:	00003d5d 	.word	0x00003d5d

000046d8 <_ZN8knx_base18groupValueWriteresEv>:

void knx_base::groupValueWriteres() // 
{
    46d8:	b590      	push	{r4, r7, lr}
    46da:	b083      	sub	sp, #12
    46dc:	af00      	add	r7, sp, #0
    46de:	6078      	str	r0, [r7, #4]
	writeObjects(RXtargetAdd, RXdata,NULL);
    46e0:	687b      	ldr	r3, [r7, #4]
    46e2:	681b      	ldr	r3, [r3, #0]
    46e4:	3308      	adds	r3, #8
    46e6:	681c      	ldr	r4, [r3, #0]
    46e8:	687b      	ldr	r3, [r7, #4]
    46ea:	2270      	movs	r2, #112	; 0x70
    46ec:	5a99      	ldrh	r1, [r3, r2]
    46ee:	687b      	ldr	r3, [r7, #4]
    46f0:	3379      	adds	r3, #121	; 0x79
    46f2:	001a      	movs	r2, r3
    46f4:	6878      	ldr	r0, [r7, #4]
    46f6:	2300      	movs	r3, #0
    46f8:	47a0      	blx	r4
}
    46fa:	46c0      	nop			; (mov r8, r8)
    46fc:	46bd      	mov	sp, r7
    46fe:	b003      	add	sp, #12
    4700:	bd90      	pop	{r4, r7, pc}

00004702 <_ZN8knx_base12UnDocumentedEv>:

void knx_base::UnDocumented() // ??
{
    4702:	b580      	push	{r7, lr}
    4704:	b082      	sub	sp, #8
    4706:	af00      	add	r7, sp, #0
    4708:	6078      	str	r0, [r7, #4]

}
    470a:	46c0      	nop			; (mov r8, r8)
    470c:	46bd      	mov	sp, r7
    470e:	b002      	add	sp, #8
    4710:	bd80      	pop	{r7, pc}

00004712 <_ZN8knx_base5t_ackEv>:

//------------END apci service------------//

//-----------Transport Layer Services----------//
void knx_base::t_ack()
{
    4712:	b580      	push	{r7, lr}
    4714:	b082      	sub	sp, #8
    4716:	af00      	add	r7, sp, #0
    4718:	6078      	str	r0, [r7, #4]
	ack_buff[0]= 0xbc;
    471a:	687a      	ldr	r2, [r7, #4]
    471c:	2396      	movs	r3, #150	; 0x96
    471e:	005b      	lsls	r3, r3, #1
    4720:	21bc      	movs	r1, #188	; 0xbc
    4722:	54d1      	strb	r1, [r2, r3]
	ack_buff[1]= RXbuff[3];
    4724:	687b      	ldr	r3, [r7, #4]
    4726:	2246      	movs	r2, #70	; 0x46
    4728:	5c99      	ldrb	r1, [r3, r2]
    472a:	687a      	ldr	r2, [r7, #4]
    472c:	232e      	movs	r3, #46	; 0x2e
    472e:	33ff      	adds	r3, #255	; 0xff
    4730:	54d1      	strb	r1, [r2, r3]
	ack_buff[2]= RXbuff[4];
    4732:	687b      	ldr	r3, [r7, #4]
    4734:	2247      	movs	r2, #71	; 0x47
    4736:	5c99      	ldrb	r1, [r3, r2]
    4738:	687a      	ldr	r2, [r7, #4]
    473a:	2397      	movs	r3, #151	; 0x97
    473c:	005b      	lsls	r3, r3, #1
    473e:	54d1      	strb	r1, [r2, r3]
	ack_buff[3]= RXbuff[1];
    4740:	687b      	ldr	r3, [r7, #4]
    4742:	2244      	movs	r2, #68	; 0x44
    4744:	5c99      	ldrb	r1, [r3, r2]
    4746:	687a      	ldr	r2, [r7, #4]
    4748:	2330      	movs	r3, #48	; 0x30
    474a:	33ff      	adds	r3, #255	; 0xff
    474c:	54d1      	strb	r1, [r2, r3]
	ack_buff[4]= RXbuff[2];
    474e:	687b      	ldr	r3, [r7, #4]
    4750:	2245      	movs	r2, #69	; 0x45
    4752:	5c99      	ldrb	r1, [r3, r2]
    4754:	687a      	ldr	r2, [r7, #4]
    4756:	2398      	movs	r3, #152	; 0x98
    4758:	005b      	lsls	r3, r3, #1
    475a:	54d1      	strb	r1, [r2, r3]
	ack_buff[5]=0x60;	
    475c:	687a      	ldr	r2, [r7, #4]
    475e:	2332      	movs	r3, #50	; 0x32
    4760:	33ff      	adds	r3, #255	; 0xff
    4762:	2160      	movs	r1, #96	; 0x60
    4764:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] = 1<<7;
    4766:	687a      	ldr	r2, [r7, #4]
    4768:	2399      	movs	r3, #153	; 0x99
    476a:	005b      	lsls	r3, r3, #1
    476c:	2180      	movs	r1, #128	; 0x80
    476e:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] += 1<<6;
    4770:	687a      	ldr	r2, [r7, #4]
    4772:	2399      	movs	r3, #153	; 0x99
    4774:	005b      	lsls	r3, r3, #1
    4776:	5cd3      	ldrb	r3, [r2, r3]
    4778:	3340      	adds	r3, #64	; 0x40
    477a:	b2d9      	uxtb	r1, r3
    477c:	687a      	ldr	r2, [r7, #4]
    477e:	2399      	movs	r3, #153	; 0x99
    4780:	005b      	lsls	r3, r3, #1
    4782:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] += RXsequence<<2;
    4784:	687a      	ldr	r2, [r7, #4]
    4786:	2399      	movs	r3, #153	; 0x99
    4788:	005b      	lsls	r3, r3, #1
    478a:	5cd2      	ldrb	r2, [r2, r3]
    478c:	687b      	ldr	r3, [r7, #4]
    478e:	2178      	movs	r1, #120	; 0x78
    4790:	5c5b      	ldrb	r3, [r3, r1]
    4792:	009b      	lsls	r3, r3, #2
    4794:	b2db      	uxtb	r3, r3
    4796:	18d3      	adds	r3, r2, r3
    4798:	b2d9      	uxtb	r1, r3
    479a:	687a      	ldr	r2, [r7, #4]
    479c:	2399      	movs	r3, #153	; 0x99
    479e:	005b      	lsls	r3, r3, #1
    47a0:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] += 2;
    47a2:	687a      	ldr	r2, [r7, #4]
    47a4:	2399      	movs	r3, #153	; 0x99
    47a6:	005b      	lsls	r3, r3, #1
    47a8:	5cd3      	ldrb	r3, [r2, r3]
    47aa:	3302      	adds	r3, #2
    47ac:	b2d9      	uxtb	r1, r3
    47ae:	687a      	ldr	r2, [r7, #4]
    47b0:	2399      	movs	r3, #153	; 0x99
    47b2:	005b      	lsls	r3, r3, #1
    47b4:	54d1      	strb	r1, [r2, r3]
}
    47b6:	46c0      	nop			; (mov r8, r8)
    47b8:	46bd      	mov	sp, r7
    47ba:	b002      	add	sp, #8
    47bc:	bd80      	pop	{r7, pc}

000047be <_ZN8knx_base12load_controlEv>:

void knx_base::load_control()
{
    47be:	b580      	push	{r7, lr}
    47c0:	b082      	sub	sp, #8
    47c2:	af00      	add	r7, sp, #0
    47c4:	6078      	str	r0, [r7, #4]
		load_state[0] = RXbuff[8];
    47c6:	687b      	ldr	r3, [r7, #4]
    47c8:	224b      	movs	r2, #75	; 0x4b
    47ca:	5c9a      	ldrb	r2, [r3, r2]
    47cc:	687b      	ldr	r3, [r7, #4]
    47ce:	711a      	strb	r2, [r3, #4]
		load_state[1] = 5;
    47d0:	687b      	ldr	r3, [r7, #4]
    47d2:	2205      	movs	r2, #5
    47d4:	715a      	strb	r2, [r3, #5]
		load_state[2] = 0x10;
    47d6:	687b      	ldr	r3, [r7, #4]
    47d8:	2210      	movs	r2, #16
    47da:	719a      	strb	r2, [r3, #6]
		load_state[3] = 0x01;	
    47dc:	687b      	ldr	r3, [r7, #4]
    47de:	2201      	movs	r2, #1
    47e0:	71da      	strb	r2, [r3, #7]
		switch(RXbuff[12])
    47e2:	687b      	ldr	r3, [r7, #4]
    47e4:	224f      	movs	r2, #79	; 0x4f
    47e6:	5c9b      	ldrb	r3, [r3, r2]
    47e8:	2b02      	cmp	r3, #2
    47ea:	d014      	beq.n	4816 <_ZN8knx_base12load_controlEv+0x58>
    47ec:	dc02      	bgt.n	47f4 <_ZN8knx_base12load_controlEv+0x36>
    47ee:	2b01      	cmp	r3, #1
    47f0:	d009      	beq.n	4806 <_ZN8knx_base12load_controlEv+0x48>
			case 2: // Load Complete
				load_state[4] = 0x01;
			break;						
		}
	
}
    47f2:	e014      	b.n	481e <_ZN8knx_base12load_controlEv+0x60>
		switch(RXbuff[12])
    47f4:	2b03      	cmp	r3, #3
    47f6:	d00a      	beq.n	480e <_ZN8knx_base12load_controlEv+0x50>
    47f8:	2b04      	cmp	r3, #4
    47fa:	d000      	beq.n	47fe <_ZN8knx_base12load_controlEv+0x40>
}
    47fc:	e00f      	b.n	481e <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x00;
    47fe:	687b      	ldr	r3, [r7, #4]
    4800:	2200      	movs	r2, #0
    4802:	721a      	strb	r2, [r3, #8]
				break;
    4804:	e00b      	b.n	481e <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x02;
    4806:	687b      	ldr	r3, [r7, #4]
    4808:	2202      	movs	r2, #2
    480a:	721a      	strb	r2, [r3, #8]
				break;
    480c:	e007      	b.n	481e <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x02;
    480e:	687b      	ldr	r3, [r7, #4]
    4810:	2202      	movs	r2, #2
    4812:	721a      	strb	r2, [r3, #8]
			break;
    4814:	e003      	b.n	481e <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x01;
    4816:	687b      	ldr	r3, [r7, #4]
    4818:	2201      	movs	r2, #1
    481a:	721a      	strb	r2, [r3, #8]
			break;						
    481c:	46c0      	nop			; (mov r8, r8)
}
    481e:	46c0      	nop			; (mov r8, r8)
    4820:	46bd      	mov	sp, r7
    4822:	b002      	add	sp, #8
    4824:	bd80      	pop	{r7, pc}

00004826 <_ZN8knx_base14device_controlEv>:


void knx_base::device_control()
{
    4826:	b580      	push	{r7, lr}
    4828:	b082      	sub	sp, #8
    482a:	af00      	add	r7, sp, #0
    482c:	6078      	str	r0, [r7, #4]
		device_state[0] = RXbuff[8];
    482e:	687b      	ldr	r3, [r7, #4]
    4830:	224b      	movs	r2, #75	; 0x4b
    4832:	5c9a      	ldrb	r2, [r3, r2]
    4834:	687b      	ldr	r3, [r7, #4]
    4836:	725a      	strb	r2, [r3, #9]
		device_state[1] = 14;
    4838:	687b      	ldr	r3, [r7, #4]
    483a:	220e      	movs	r2, #14
    483c:	729a      	strb	r2, [r3, #10]
		device_state[2] = 0x10;
    483e:	687b      	ldr	r3, [r7, #4]
    4840:	2210      	movs	r2, #16
    4842:	72da      	strb	r2, [r3, #11]
		device_state[3] = 0x01;		
    4844:	687b      	ldr	r3, [r7, #4]
    4846:	2201      	movs	r2, #1
    4848:	731a      	strb	r2, [r3, #12]
}
    484a:	46c0      	nop			; (mov r8, r8)
    484c:	46bd      	mov	sp, r7
    484e:	b002      	add	sp, #8
    4850:	bd80      	pop	{r7, pc}

00004852 <_ZN8knx_base9setTXbusyEh>:

void knx_base::setTXbusy(uint8_t value)
{
    4852:	b580      	push	{r7, lr}
    4854:	b082      	sub	sp, #8
    4856:	af00      	add	r7, sp, #0
    4858:	6078      	str	r0, [r7, #4]
    485a:	000a      	movs	r2, r1
    485c:	1cfb      	adds	r3, r7, #3
    485e:	701a      	strb	r2, [r3, #0]
	TXended_status = value;
    4860:	687a      	ldr	r2, [r7, #4]
    4862:	1cf9      	adds	r1, r7, #3
    4864:	2326      	movs	r3, #38	; 0x26
    4866:	33ff      	adds	r3, #255	; 0xff
    4868:	7809      	ldrb	r1, [r1, #0]
    486a:	54d1      	strb	r1, [r2, r3]
}
    486c:	46c0      	nop			; (mov r8, r8)
    486e:	46bd      	mov	sp, r7
    4870:	b002      	add	sp, #8
    4872:	bd80      	pop	{r7, pc}

00004874 <_ZN8knx_base9getTXbusyEv>:

uint8_t knx_base::getTXbusy()
{
    4874:	b580      	push	{r7, lr}
    4876:	b082      	sub	sp, #8
    4878:	af00      	add	r7, sp, #0
    487a:	6078      	str	r0, [r7, #4]
	return TXended_status;
    487c:	687a      	ldr	r2, [r7, #4]
    487e:	2326      	movs	r3, #38	; 0x26
    4880:	33ff      	adds	r3, #255	; 0xff
    4882:	5cd3      	ldrb	r3, [r2, r3]
}
    4884:	0018      	movs	r0, r3
    4886:	46bd      	mov	sp, r7
    4888:	b002      	add	sp, #8
    488a:	bd80      	pop	{r7, pc}

0000488c <_ZN8knx_base13setIndAddressEt>:
}

//----------- END Transport Layer Services----------//

void knx_base::setIndAddress(uint16_t addr)
{
    488c:	b580      	push	{r7, lr}
    488e:	b082      	sub	sp, #8
    4890:	af00      	add	r7, sp, #0
    4892:	6078      	str	r0, [r7, #4]
    4894:	000a      	movs	r2, r1
    4896:	1cbb      	adds	r3, r7, #2
    4898:	801a      	strh	r2, [r3, #0]
	
}
    489a:	46c0      	nop			; (mov r8, r8)
    489c:	46bd      	mov	sp, r7
    489e:	b002      	add	sp, #8
    48a0:	bd80      	pop	{r7, pc}

000048a2 <_ZN8knx_base13getIndAddressEv>:
	
uint16_t knx_base::getIndAddress(){
    48a2:	b580      	push	{r7, lr}
    48a4:	b082      	sub	sp, #8
    48a6:	af00      	add	r7, sp, #0
    48a8:	6078      	str	r0, [r7, #4]
	return 0;
    48aa:	2300      	movs	r3, #0
}
    48ac:	0018      	movs	r0, r3
    48ae:	46bd      	mov	sp, r7
    48b0:	b002      	add	sp, #8
    48b2:	bd80      	pop	{r7, pc}

000048b4 <_ZN6indAddC1Ev>:
	

indAdd::indAdd(){
    48b4:	b580      	push	{r7, lr}
    48b6:	b082      	sub	sp, #8
    48b8:	af00      	add	r7, sp, #0
    48ba:	6078      	str	r0, [r7, #4]

}
    48bc:	687b      	ldr	r3, [r7, #4]
    48be:	0018      	movs	r0, r3
    48c0:	46bd      	mov	sp, r7
    48c2:	b002      	add	sp, #8
    48c4:	bd80      	pop	{r7, pc}

000048c6 <_ZN8knx_base13writeToMemoryEtPvt>:
uint8_t indAdd::no(){
	return(Value&0x00FF);
}

void knx_base::writeToMemory(uint16_t startAdd, void *buffer, uint16_t size)
{
    48c6:	b580      	push	{r7, lr}
    48c8:	b084      	sub	sp, #16
    48ca:	af00      	add	r7, sp, #0
    48cc:	60f8      	str	r0, [r7, #12]
    48ce:	0008      	movs	r0, r1
    48d0:	607a      	str	r2, [r7, #4]
    48d2:	0019      	movs	r1, r3
    48d4:	230a      	movs	r3, #10
    48d6:	18fb      	adds	r3, r7, r3
    48d8:	1c02      	adds	r2, r0, #0
    48da:	801a      	strh	r2, [r3, #0]
    48dc:	2308      	movs	r3, #8
    48de:	18fb      	adds	r3, r7, r3
    48e0:	1c0a      	adds	r2, r1, #0
    48e2:	801a      	strh	r2, [r3, #0]
	
}
    48e4:	46c0      	nop			; (mov r8, r8)
    48e6:	46bd      	mov	sp, r7
    48e8:	b004      	add	sp, #16
    48ea:	bd80      	pop	{r7, pc}

000048ec <_ZN8knx_base14readFromMemoryEtPvt>:
void knx_base::readFromMemory(uint16_t startAdd, void *buffer, uint16_t size)
{
    48ec:	b580      	push	{r7, lr}
    48ee:	b084      	sub	sp, #16
    48f0:	af00      	add	r7, sp, #0
    48f2:	60f8      	str	r0, [r7, #12]
    48f4:	0008      	movs	r0, r1
    48f6:	607a      	str	r2, [r7, #4]
    48f8:	0019      	movs	r1, r3
    48fa:	230a      	movs	r3, #10
    48fc:	18fb      	adds	r3, r7, r3
    48fe:	1c02      	adds	r2, r0, #0
    4900:	801a      	strh	r2, [r3, #0]
    4902:	2308      	movs	r3, #8
    4904:	18fb      	adds	r3, r7, r3
    4906:	1c0a      	adds	r2, r1, #0
    4908:	801a      	strh	r2, [r3, #0]
	
}
    490a:	46c0      	nop			; (mov r8, r8)
    490c:	46bd      	mov	sp, r7
    490e:	b004      	add	sp, #16
    4910:	bd80      	pop	{r7, pc}

00004912 <_ZN8knx_base18GroupAddIsExistentEt>:
int knx_base::GroupAddIsExistent(uint16_t group_add){
    4912:	b580      	push	{r7, lr}
    4914:	b082      	sub	sp, #8
    4916:	af00      	add	r7, sp, #0
    4918:	6078      	str	r0, [r7, #4]
    491a:	000a      	movs	r2, r1
    491c:	1cbb      	adds	r3, r7, #2
    491e:	801a      	strh	r2, [r3, #0]
	return false;
    4920:	2300      	movs	r3, #0
	
}
    4922:	0018      	movs	r0, r3
    4924:	46bd      	mov	sp, r7
    4926:	b002      	add	sp, #8
    4928:	bd80      	pop	{r7, pc}

0000492a <_ZN8knx_base12writeObjectsEtPhP14knx_ObjectBase>:

void knx_base::writeObjects(uint16_t group_address, uint8_t* value,knx_ObjectBase* source)
{
    492a:	b580      	push	{r7, lr}
    492c:	b084      	sub	sp, #16
    492e:	af00      	add	r7, sp, #0
    4930:	60f8      	str	r0, [r7, #12]
    4932:	607a      	str	r2, [r7, #4]
    4934:	603b      	str	r3, [r7, #0]
    4936:	230a      	movs	r3, #10
    4938:	18fb      	adds	r3, r7, r3
    493a:	1c0a      	adds	r2, r1, #0
    493c:	801a      	strh	r2, [r3, #0]
	
	
}
    493e:	46c0      	nop			; (mov r8, r8)
    4940:	46bd      	mov	sp, r7
    4942:	b004      	add	sp, #16
    4944:	bd80      	pop	{r7, pc}

00004946 <_ZN8knx_base9getObjectEi>:

knx_ObjectBase* knx_base::getObject(int index){
    4946:	b580      	push	{r7, lr}
    4948:	b082      	sub	sp, #8
    494a:	af00      	add	r7, sp, #0
    494c:	6078      	str	r0, [r7, #4]
    494e:	6039      	str	r1, [r7, #0]
	return NULL;
    4950:	2300      	movs	r3, #0
}
    4952:	0018      	movs	r0, r3
    4954:	46bd      	mov	sp, r7
    4956:	b002      	add	sp, #8
    4958:	bd80      	pop	{r7, pc}

0000495a <_ZN8knx_base25getFirstGroupAddressofObjEh>:


uint16_t knx_base::getFirstGroupAddressofObj(uint8_t object_index)
{
    495a:	b580      	push	{r7, lr}
    495c:	b082      	sub	sp, #8
    495e:	af00      	add	r7, sp, #0
    4960:	6078      	str	r0, [r7, #4]
    4962:	000a      	movs	r2, r1
    4964:	1cfb      	adds	r3, r7, #3
    4966:	701a      	strb	r2, [r3, #0]
	return 0;
    4968:	2300      	movs	r3, #0
	
}
    496a:	0018      	movs	r0, r3
    496c:	46bd      	mov	sp, r7
    496e:	b002      	add	sp, #8
    4970:	bd80      	pop	{r7, pc}
	...

00004974 <__libc_init_array>:
    4974:	b570      	push	{r4, r5, r6, lr}
    4976:	4e0d      	ldr	r6, [pc, #52]	; (49ac <__libc_init_array+0x38>)
    4978:	4d0d      	ldr	r5, [pc, #52]	; (49b0 <__libc_init_array+0x3c>)
    497a:	2400      	movs	r4, #0
    497c:	1bad      	subs	r5, r5, r6
    497e:	10ad      	asrs	r5, r5, #2
    4980:	d005      	beq.n	498e <__libc_init_array+0x1a>
    4982:	00a3      	lsls	r3, r4, #2
    4984:	58f3      	ldr	r3, [r6, r3]
    4986:	3401      	adds	r4, #1
    4988:	4798      	blx	r3
    498a:	42a5      	cmp	r5, r4
    498c:	d1f9      	bne.n	4982 <__libc_init_array+0xe>
    498e:	f000 f9b1 	bl	4cf4 <_init>
    4992:	4e08      	ldr	r6, [pc, #32]	; (49b4 <__libc_init_array+0x40>)
    4994:	4d08      	ldr	r5, [pc, #32]	; (49b8 <__libc_init_array+0x44>)
    4996:	2400      	movs	r4, #0
    4998:	1bad      	subs	r5, r5, r6
    499a:	10ad      	asrs	r5, r5, #2
    499c:	d005      	beq.n	49aa <__libc_init_array+0x36>
    499e:	00a3      	lsls	r3, r4, #2
    49a0:	58f3      	ldr	r3, [r6, r3]
    49a2:	3401      	adds	r4, #1
    49a4:	4798      	blx	r3
    49a6:	42a5      	cmp	r5, r4
    49a8:	d1f9      	bne.n	499e <__libc_init_array+0x2a>
    49aa:	bd70      	pop	{r4, r5, r6, pc}
    49ac:	00004d00 	.word	0x00004d00
    49b0:	00004d00 	.word	0x00004d00
    49b4:	00004d00 	.word	0x00004d00
    49b8:	00004d0c 	.word	0x00004d0c

000049bc <register_fini>:
    49bc:	4b03      	ldr	r3, [pc, #12]	; (49cc <register_fini+0x10>)
    49be:	b510      	push	{r4, lr}
    49c0:	2b00      	cmp	r3, #0
    49c2:	d002      	beq.n	49ca <register_fini+0xe>
    49c4:	4802      	ldr	r0, [pc, #8]	; (49d0 <register_fini+0x14>)
    49c6:	f000 f805 	bl	49d4 <atexit>
    49ca:	bd10      	pop	{r4, pc}
    49cc:	00000000 	.word	0x00000000
    49d0:	000049e5 	.word	0x000049e5

000049d4 <atexit>:
    49d4:	b510      	push	{r4, lr}
    49d6:	0001      	movs	r1, r0
    49d8:	2300      	movs	r3, #0
    49da:	2200      	movs	r2, #0
    49dc:	2000      	movs	r0, #0
    49de:	f000 f81f 	bl	4a20 <__register_exitproc>
    49e2:	bd10      	pop	{r4, pc}

000049e4 <__libc_fini_array>:
    49e4:	b570      	push	{r4, r5, r6, lr}
    49e6:	4b09      	ldr	r3, [pc, #36]	; (4a0c <__libc_fini_array+0x28>)
    49e8:	4c09      	ldr	r4, [pc, #36]	; (4a10 <__libc_fini_array+0x2c>)
    49ea:	1ae4      	subs	r4, r4, r3
    49ec:	10a4      	asrs	r4, r4, #2
    49ee:	d009      	beq.n	4a04 <__libc_fini_array+0x20>
    49f0:	4a08      	ldr	r2, [pc, #32]	; (4a14 <__libc_fini_array+0x30>)
    49f2:	18a5      	adds	r5, r4, r2
    49f4:	00ad      	lsls	r5, r5, #2
    49f6:	18ed      	adds	r5, r5, r3
    49f8:	682b      	ldr	r3, [r5, #0]
    49fa:	3c01      	subs	r4, #1
    49fc:	4798      	blx	r3
    49fe:	3d04      	subs	r5, #4
    4a00:	2c00      	cmp	r4, #0
    4a02:	d1f9      	bne.n	49f8 <__libc_fini_array+0x14>
    4a04:	f000 f982 	bl	4d0c <_fini>
    4a08:	bd70      	pop	{r4, r5, r6, pc}
    4a0a:	46c0      	nop			; (mov r8, r8)
    4a0c:	00004d18 	.word	0x00004d18
    4a10:	00004d1c 	.word	0x00004d1c
    4a14:	3fffffff 	.word	0x3fffffff

00004a18 <__retarget_lock_acquire_recursive>:
    4a18:	4770      	bx	lr
    4a1a:	46c0      	nop			; (mov r8, r8)

00004a1c <__retarget_lock_release_recursive>:
    4a1c:	4770      	bx	lr
    4a1e:	46c0      	nop			; (mov r8, r8)

00004a20 <__register_exitproc>:
    4a20:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a22:	464e      	mov	r6, r9
    4a24:	4645      	mov	r5, r8
    4a26:	46de      	mov	lr, fp
    4a28:	4657      	mov	r7, sl
    4a2a:	b5e0      	push	{r5, r6, r7, lr}
    4a2c:	4d36      	ldr	r5, [pc, #216]	; (4b08 <__register_exitproc+0xe8>)
    4a2e:	b083      	sub	sp, #12
    4a30:	0006      	movs	r6, r0
    4a32:	6828      	ldr	r0, [r5, #0]
    4a34:	4698      	mov	r8, r3
    4a36:	000f      	movs	r7, r1
    4a38:	4691      	mov	r9, r2
    4a3a:	f7ff ffed 	bl	4a18 <__retarget_lock_acquire_recursive>
    4a3e:	4b33      	ldr	r3, [pc, #204]	; (4b0c <__register_exitproc+0xec>)
    4a40:	681c      	ldr	r4, [r3, #0]
    4a42:	23a4      	movs	r3, #164	; 0xa4
    4a44:	005b      	lsls	r3, r3, #1
    4a46:	58e0      	ldr	r0, [r4, r3]
    4a48:	2800      	cmp	r0, #0
    4a4a:	d052      	beq.n	4af2 <__register_exitproc+0xd2>
    4a4c:	6843      	ldr	r3, [r0, #4]
    4a4e:	2b1f      	cmp	r3, #31
    4a50:	dc13      	bgt.n	4a7a <__register_exitproc+0x5a>
    4a52:	1c5a      	adds	r2, r3, #1
    4a54:	9201      	str	r2, [sp, #4]
    4a56:	2e00      	cmp	r6, #0
    4a58:	d128      	bne.n	4aac <__register_exitproc+0x8c>
    4a5a:	9a01      	ldr	r2, [sp, #4]
    4a5c:	3302      	adds	r3, #2
    4a5e:	009b      	lsls	r3, r3, #2
    4a60:	6042      	str	r2, [r0, #4]
    4a62:	501f      	str	r7, [r3, r0]
    4a64:	6828      	ldr	r0, [r5, #0]
    4a66:	f7ff ffd9 	bl	4a1c <__retarget_lock_release_recursive>
    4a6a:	2000      	movs	r0, #0
    4a6c:	b003      	add	sp, #12
    4a6e:	bc3c      	pop	{r2, r3, r4, r5}
    4a70:	4690      	mov	r8, r2
    4a72:	4699      	mov	r9, r3
    4a74:	46a2      	mov	sl, r4
    4a76:	46ab      	mov	fp, r5
    4a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a7a:	4b25      	ldr	r3, [pc, #148]	; (4b10 <__register_exitproc+0xf0>)
    4a7c:	2b00      	cmp	r3, #0
    4a7e:	d03d      	beq.n	4afc <__register_exitproc+0xdc>
    4a80:	20c8      	movs	r0, #200	; 0xc8
    4a82:	0040      	lsls	r0, r0, #1
    4a84:	e000      	b.n	4a88 <__register_exitproc+0x68>
    4a86:	bf00      	nop
    4a88:	2800      	cmp	r0, #0
    4a8a:	d037      	beq.n	4afc <__register_exitproc+0xdc>
    4a8c:	22a4      	movs	r2, #164	; 0xa4
    4a8e:	2300      	movs	r3, #0
    4a90:	0052      	lsls	r2, r2, #1
    4a92:	58a1      	ldr	r1, [r4, r2]
    4a94:	6043      	str	r3, [r0, #4]
    4a96:	6001      	str	r1, [r0, #0]
    4a98:	50a0      	str	r0, [r4, r2]
    4a9a:	3240      	adds	r2, #64	; 0x40
    4a9c:	5083      	str	r3, [r0, r2]
    4a9e:	3204      	adds	r2, #4
    4aa0:	5083      	str	r3, [r0, r2]
    4aa2:	3301      	adds	r3, #1
    4aa4:	9301      	str	r3, [sp, #4]
    4aa6:	2300      	movs	r3, #0
    4aa8:	2e00      	cmp	r6, #0
    4aaa:	d0d6      	beq.n	4a5a <__register_exitproc+0x3a>
    4aac:	009a      	lsls	r2, r3, #2
    4aae:	4692      	mov	sl, r2
    4ab0:	4482      	add	sl, r0
    4ab2:	464a      	mov	r2, r9
    4ab4:	2188      	movs	r1, #136	; 0x88
    4ab6:	4654      	mov	r4, sl
    4ab8:	5062      	str	r2, [r4, r1]
    4aba:	22c4      	movs	r2, #196	; 0xc4
    4abc:	0052      	lsls	r2, r2, #1
    4abe:	4691      	mov	r9, r2
    4ac0:	4481      	add	r9, r0
    4ac2:	464a      	mov	r2, r9
    4ac4:	3987      	subs	r1, #135	; 0x87
    4ac6:	4099      	lsls	r1, r3
    4ac8:	6812      	ldr	r2, [r2, #0]
    4aca:	468b      	mov	fp, r1
    4acc:	430a      	orrs	r2, r1
    4ace:	4694      	mov	ip, r2
    4ad0:	464a      	mov	r2, r9
    4ad2:	4661      	mov	r1, ip
    4ad4:	6011      	str	r1, [r2, #0]
    4ad6:	2284      	movs	r2, #132	; 0x84
    4ad8:	4641      	mov	r1, r8
    4ada:	0052      	lsls	r2, r2, #1
    4adc:	50a1      	str	r1, [r4, r2]
    4ade:	2e02      	cmp	r6, #2
    4ae0:	d1bb      	bne.n	4a5a <__register_exitproc+0x3a>
    4ae2:	0002      	movs	r2, r0
    4ae4:	465c      	mov	r4, fp
    4ae6:	328d      	adds	r2, #141	; 0x8d
    4ae8:	32ff      	adds	r2, #255	; 0xff
    4aea:	6811      	ldr	r1, [r2, #0]
    4aec:	430c      	orrs	r4, r1
    4aee:	6014      	str	r4, [r2, #0]
    4af0:	e7b3      	b.n	4a5a <__register_exitproc+0x3a>
    4af2:	0020      	movs	r0, r4
    4af4:	304d      	adds	r0, #77	; 0x4d
    4af6:	30ff      	adds	r0, #255	; 0xff
    4af8:	50e0      	str	r0, [r4, r3]
    4afa:	e7a7      	b.n	4a4c <__register_exitproc+0x2c>
    4afc:	6828      	ldr	r0, [r5, #0]
    4afe:	f7ff ff8d 	bl	4a1c <__retarget_lock_release_recursive>
    4b02:	2001      	movs	r0, #1
    4b04:	4240      	negs	r0, r0
    4b06:	e7b1      	b.n	4a6c <__register_exitproc+0x4c>
    4b08:	20000450 	.word	0x20000450
    4b0c:	00004cf0 	.word	0x00004cf0
    4b10:	00000000 	.word	0x00000000
    4b14:	682f2e2e 	.word	0x682f2e2e
    4b18:	702f6c70 	.word	0x702f6c70
    4b1c:	2f74726f 	.word	0x2f74726f
    4b20:	5f6c7068 	.word	0x5f6c7068
    4b24:	6f697067 	.word	0x6f697067
    4b28:	7361625f 	.word	0x7361625f
    4b2c:	00682e65 	.word	0x00682e65
    4b30:	682f2e2e 	.word	0x682f2e2e
    4b34:	702f6c70 	.word	0x702f6c70
    4b38:	70682f6d 	.word	0x70682f6d
    4b3c:	6d705f6c 	.word	0x6d705f6c
    4b40:	7361625f 	.word	0x7361625f
    4b44:	00682e65 	.word	0x00682e65
    4b48:	682f2e2e 	.word	0x682f2e2e
    4b4c:	732f6c61 	.word	0x732f6c61
    4b50:	682f6372 	.word	0x682f6372
    4b54:	665f6c61 	.word	0x665f6c61
    4b58:	6873616c 	.word	0x6873616c
    4b5c:	0000632e 	.word	0x0000632e
    4b60:	682f2e2e 	.word	0x682f2e2e
    4b64:	732f6c61 	.word	0x732f6c61
    4b68:	682f6372 	.word	0x682f6372
    4b6c:	695f6c61 	.word	0x695f6c61
    4b70:	00632e6f 	.word	0x00632e6f
    4b74:	682f2e2e 	.word	0x682f2e2e
    4b78:	732f6c61 	.word	0x732f6c61
    4b7c:	682f6372 	.word	0x682f6372
    4b80:	745f6c61 	.word	0x745f6c61
    4b84:	72656d69 	.word	0x72656d69
    4b88:	0000632e 	.word	0x0000632e
    4b8c:	682f2e2e 	.word	0x682f2e2e
    4b90:	732f6c61 	.word	0x732f6c61
    4b94:	682f6372 	.word	0x682f6372
    4b98:	755f6c61 	.word	0x755f6c61
    4b9c:	74726173 	.word	0x74726173
    4ba0:	7973615f 	.word	0x7973615f
    4ba4:	632e636e 	.word	0x632e636e
    4ba8:	00000000 	.word	0x00000000
    4bac:	682f2e2e 	.word	0x682f2e2e
    4bb0:	752f6c61 	.word	0x752f6c61
    4bb4:	736c6974 	.word	0x736c6974
    4bb8:	6372732f 	.word	0x6372732f
    4bbc:	6974752f 	.word	0x6974752f
    4bc0:	6c5f736c 	.word	0x6c5f736c
    4bc4:	2e747369 	.word	0x2e747369
    4bc8:	00000063 	.word	0x00000063
    4bcc:	682f2e2e 	.word	0x682f2e2e
    4bd0:	752f6c61 	.word	0x752f6c61
    4bd4:	736c6974 	.word	0x736c6974
    4bd8:	6372732f 	.word	0x6372732f
    4bdc:	6974752f 	.word	0x6974752f
    4be0:	725f736c 	.word	0x725f736c
    4be4:	62676e69 	.word	0x62676e69
    4be8:	65666675 	.word	0x65666675
    4bec:	00632e72 	.word	0x00632e72
    4bf0:	682f2e2e 	.word	0x682f2e2e
    4bf4:	6e2f6c70 	.word	0x6e2f6c70
    4bf8:	74636d76 	.word	0x74636d76
    4bfc:	682f6c72 	.word	0x682f6c72
    4c00:	6e5f6c70 	.word	0x6e5f6c70
    4c04:	74636d76 	.word	0x74636d76
    4c08:	632e6c72 	.word	0x632e6c72
    4c0c:	00000000 	.word	0x00000000
    4c10:	682f2e2e 	.word	0x682f2e2e
    4c14:	722f6c70 	.word	0x722f6c70
    4c18:	682f6374 	.word	0x682f6374
    4c1c:	725f6c70 	.word	0x725f6c70
    4c20:	632e6374 	.word	0x632e6374
    4c24:	00000000 	.word	0x00000000
    4c28:	682f2e2e 	.word	0x682f2e2e
    4c2c:	732f6c70 	.word	0x732f6c70
    4c30:	6f637265 	.word	0x6f637265
    4c34:	70682f6d 	.word	0x70682f6d
    4c38:	65735f6c 	.word	0x65735f6c
    4c3c:	6d6f6372 	.word	0x6d6f6372
    4c40:	0000632e 	.word	0x0000632e

00004c44 <sercomspi_regs>:
	...

00004c58 <_ZTV9atmel_knx>:
	...
    4c60:	00004913 0000495b 0000492b 00004947     .I..[I..+I..GI..
    4c70:	0000376b 0000377b 0000378b 00003dd1     k7..{7...7...=..
    4c80:	0000488d 000048a3 00003755 000048c7     .H...H..U7...H..
    4c90:	0000339d 00003922 00003a86 00003942     .3.."9...:..B9..
    4ca0:	00003a86 00003962 00003982 000039c4     .:..b9...9...9..
    4cb0:	00003a2a                                *:..

00004cb4 <_ZTV8knx_base>:
	...
    4cbc:	00004913 0000495b 0000492b 00004947     .I..[I..+I..GI..
    4ccc:	0000376b 0000377b 0000378b 00003dd1     k7..{7...7...=..
    4cdc:	0000488d 000048a3 00003755 000048c7     .H...H..U7...H..
    4cec:	000048ed                                .H..

00004cf0 <_global_impure_ptr>:
    4cf0:	20000028                                (.. 

00004cf4 <_init>:
    4cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4cf6:	46c0      	nop			; (mov r8, r8)
    4cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4cfa:	bc08      	pop	{r3}
    4cfc:	469e      	mov	lr, r3
    4cfe:	4770      	bx	lr

00004d00 <__init_array_start>:
    4d00:	000049bd 	.word	0x000049bd

00004d04 <__frame_dummy_init_array_entry>:
    4d04:	000000dd 00003709                       .....7..

00004d0c <_fini>:
    4d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d0e:	46c0      	nop			; (mov r8, r8)
    4d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4d12:	bc08      	pop	{r3}
    4d14:	469e      	mov	lr, r3
    4d16:	4770      	bx	lr

00004d18 <__fini_array_start>:
    4d18:	000000b5 	.word	0x000000b5
