
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[V2] mm/thp/migration: switch from flush_tlb_range to flush_pmd_tlb_range - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [V2] mm/thp/migration: switch from flush_tlb_range to flush_pmd_tlb_range</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=1141">Aneesh Kumar K.V</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Feb. 10, 2016, 3:35 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1455118510-15031-1-git-send-email-aneesh.kumar@linux.vnet.ibm.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/8272781/mbox/"
   >mbox</a>
|
   <a href="/patch/8272781/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/8272781/">/patch/8272781/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork2.web.kernel.org (Postfix) with ESMTP id 22DE1BEEE5
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 10 Feb 2016 15:35:33 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id 67584200DC
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 10 Feb 2016 15:35:32 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 2F96D20376
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 10 Feb 2016 15:35:31 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752303AbcBJPf2 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 10 Feb 2016 10:35:28 -0500
Received: from e17.ny.us.ibm.com ([129.33.205.207]:51399 &quot;EHLO
	e17.ny.us.ibm.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751514AbcBJPf0 (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 10 Feb 2016 10:35:26 -0500
Received: from localhost
	by e17.ny.us.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use
	Only! Violators will be prosecuted
	for &lt;linux-kernel@vger.kernel.org&gt; from
	&lt;aneesh.kumar@linux.vnet.ibm.com&gt;; Wed, 10 Feb 2016 10:35:25 -0500
Received: from d01dlp02.pok.ibm.com (9.56.250.167)
	by e17.ny.us.ibm.com (146.89.104.204) with IBM ESMTP SMTP Gateway:
	Authorized Use Only! Violators will be prosecuted; 
	Wed, 10 Feb 2016 10:35:24 -0500
X-IBM-Helo: d01dlp02.pok.ibm.com
X-IBM-MailFrom: aneesh.kumar@linux.vnet.ibm.com
X-IBM-RcptTo: linux-kernel@vger.kernel.org
Received: from b01cxnp22034.gho.pok.ibm.com (b01cxnp22034.gho.pok.ibm.com
	[9.57.198.24])
	by d01dlp02.pok.ibm.com (Postfix) with ESMTP id 4EEB46E803C
	for &lt;linux-kernel@vger.kernel.org&gt;;
	Wed, 10 Feb 2016 10:22:15 -0500 (EST)
Received: from d01av05.pok.ibm.com (d01av05.pok.ibm.com [9.56.224.195])
	by b01cxnp22034.gho.pok.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP
	id u1AFZNvV23396408
	for &lt;linux-kernel@vger.kernel.org&gt;; Wed, 10 Feb 2016 15:35:23 GMT
Received: from d01av05.pok.ibm.com (localhost [127.0.0.1])
	by d01av05.pok.ibm.com (8.14.4/8.14.4/NCO v10.0 AVout) with ESMTP id
	u1AFW6Aa031163
	for &lt;linux-kernel@vger.kernel.org&gt;; Wed, 10 Feb 2016 10:32:07 -0500
Received: from kernel.stglabs.ibm.com (kernel.stglabs.ibm.com [9.114.214.19])
	by d01av05.pok.ibm.com (8.14.4/8.14.4/NCO v10.0 AVin) with ESMTP id
	u1AFW6vf031153; Wed, 10 Feb 2016 10:32:06 -0500
Received: from skywalker.in.ibm.com (unknown [9.84.218.3])
	by kernel.stglabs.ibm.com (Postfix) with ESMTP id 7E63524005B;
	Wed, 10 Feb 2016 07:35:18 -0800 (PST)
From: &quot;Aneesh Kumar K.V&quot; &lt;aneesh.kumar@linux.vnet.ibm.com&gt;
To: akpm@linux-foundation.org, Mel Gorman &lt;mgorman@techsingularity.net&gt;,
	&quot;Kirill A. Shutemov&quot; &lt;kirill.shutemov@linux.intel.com&gt;,
	Vineet Gupta &lt;Vineet.Gupta1@synopsys.com&gt;
Cc: linux-mm@kvack.org, linux-kernel@vger.kernel.org,
	&quot;Aneesh Kumar K.V&quot; &lt;aneesh.kumar@linux.vnet.ibm.com&gt;
Subject: [PATCH V2] mm/thp/migration: switch from flush_tlb_range to
	flush_pmd_tlb_range
Date: Wed, 10 Feb 2016 21:05:10 +0530
Message-Id: &lt;1455118510-15031-1-git-send-email-aneesh.kumar@linux.vnet.ibm.com&gt;
X-Mailer: git-send-email 2.5.0
X-TM-AS-MML: disable
X-Content-Scanned: Fidelis XPS MAILER
x-cbid: 16021015-0041-0000-0000-00000340714F
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=1141">Aneesh Kumar K.V</a> - Feb. 10, 2016, 3:35 p.m.</div>
<pre class="content">
We remove one instace of flush_tlb_range here. That was added by
f714f4f20e59ea6eea264a86b9a51fd51b88fc54 (&quot;mm: numa: call MMU notifiers
on THP migration&quot;). But the pmdp_huge_clear_flush_notify should have
done the require flush for us. Hence remove the extra flush.
<span class="signed-off-by">
Signed-off-by: Aneesh Kumar K.V &lt;aneesh.kumar@linux.vnet.ibm.com&gt;</span>
---
Changes from V1:
* fix build error

 include/asm-generic/pgtable.h | 17 +++++++++++++++++
 mm/migrate.c                  |  8 +++++---
 mm/pgtable-generic.c          | 14 --------------
 3 files changed, 22 insertions(+), 17 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=1141">Aneesh Kumar K.V</a> - Feb. 10, 2016, 4:14 p.m.</div>
<pre class="content">
&quot;Aneesh Kumar K.V&quot; &lt;aneesh.kumar@linux.vnet.ibm.com&gt; writes:
<span class="quote">
&gt; We remove one instace of flush_tlb_range here. That was added by</span>
<span class="quote">&gt; f714f4f20e59ea6eea264a86b9a51fd51b88fc54 (&quot;mm: numa: call MMU notifiers</span>
<span class="quote">&gt; on THP migration&quot;). But the pmdp_huge_clear_flush_notify should have</span>
<span class="quote">&gt; done the require flush for us. Hence remove the extra flush.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Signed-off-by: Aneesh Kumar K.V &lt;aneesh.kumar@linux.vnet.ibm.com&gt;</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt; Changes from V1:</span>
<span class="quote">&gt; * fix build error</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;  include/asm-generic/pgtable.h | 17 +++++++++++++++++</span>
<span class="quote">&gt;  mm/migrate.c                  |  8 +++++---</span>
<span class="quote">&gt;  mm/pgtable-generic.c          | 14 --------------</span>
<span class="quote">&gt;  3 files changed, 22 insertions(+), 17 deletions(-)</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; diff --git a/include/asm-generic/pgtable.h b/include/asm-generic/pgtable.h</span>
<span class="quote">&gt; index c370b261c720..9401f4819891 100644</span>
<span class="quote">&gt; --- a/include/asm-generic/pgtable.h</span>
<span class="quote">&gt; +++ b/include/asm-generic/pgtable.h</span>
<span class="quote">&gt; @@ -783,6 +783,23 @@ static inline int pmd_clear_huge(pmd_t *pmd)</span>
<span class="quote">&gt;  }</span>
<span class="quote">&gt;  #endif	/* CONFIG_HAVE_ARCH_HUGE_VMAP */</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; +#ifndef __HAVE_ARCH_FLUSH_PMD_TLB_RANGE</span>
<span class="quote">&gt; +#ifdef CONFIG_TRANSPARENT_HUGEPAGE</span>
<span class="quote">&gt; +/*</span>
<span class="quote">&gt; + * ARCHes with special requirements for evicting THP backing TLB entries can</span>
<span class="quote">&gt; + * implement this. Otherwise also, it can help optimize normal TLB flush in</span>
<span class="quote">&gt; + * THP regime. stock flush_tlb_range() typically has optimization to nuke the</span>
<span class="quote">&gt; + * entire TLB TLB if flush span is greater than a threshold, which will</span>
<span class="quote">&gt; + * likely be true for a single huge page. Thus a single thp flush will</span>
<span class="quote">&gt; + * invalidate the entire TLB which is not desitable.</span>
<span class="quote">&gt; + * e.g. see arch/arc: flush_pmd_tlb_range</span>
<span class="quote">&gt; + */</span>
<span class="quote">&gt; +#define flush_pmd_tlb_range(vma, addr, end)	flush_tlb_range(vma, addr, end)</span>
<span class="quote">&gt; +#else</span>
<span class="quote">&gt; +#define flush_pmd_tlb_range(vma, addr, end)	BUILD_BUG()</span>
<span class="quote">&gt; +#endif</span>
<span class="quote">&gt; +#endif</span>
<span class="quote">&gt; +</span>
<span class="quote">&gt;  #endif /* !__ASSEMBLY__ */</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;  #ifndef io_remap_pfn_range</span>
<span class="quote">&gt; diff --git a/mm/migrate.c b/mm/migrate.c</span>
<span class="quote">&gt; index b1034f9c77e7..c079c115d038 100644</span>
<span class="quote">&gt; --- a/mm/migrate.c</span>
<span class="quote">&gt; +++ b/mm/migrate.c</span>
<span class="quote">&gt; @@ -1767,7 +1767,10 @@ int migrate_misplaced_transhuge_page(struct mm_struct *mm,</span>
<span class="quote">&gt;  		put_page(new_page);</span>
<span class="quote">&gt;  		goto out_fail;</span>
<span class="quote">&gt;  	}</span>
<span class="quote">&gt; -</span>
<span class="quote">&gt; +	/*</span>
<span class="quote">&gt; +	 * We are not sure a pending tlb flush here is for a huge page</span>
<span class="quote">&gt; +	 * mapping or not. Hence use the tlb range variant</span>
<span class="quote">&gt; +	 */</span>
<span class="quote">&gt;  	if (mm_tlb_flush_pending(mm))</span>
<span class="quote">&gt;  		flush_tlb_range(vma, mmun_start, mmun_end);</span>
<span class="quote">&gt;</span>

I was thinking we should be able to switch this flush_pmd_tlb_range. But
Kirill was not sure when we discussed this last time. Can we have a
pending tlb flush with PAGE_SIZE page translation, when we are parallely
trying to handle a autonuma fault on that ?
<span class="quote">

&gt; @@ -1823,12 +1826,11 @@ fail_putback:</span>
<span class="quote">&gt;  	page_add_anon_rmap(new_page, vma, mmun_start, true);</span>
<span class="quote">&gt;  	pmdp_huge_clear_flush_notify(vma, mmun_start, pmd);</span>
<span class="quote">&gt;  	set_pmd_at(mm, mmun_start, pmd, entry);</span>
<span class="quote">&gt; -	flush_tlb_range(vma, mmun_start, mmun_end);</span>
<span class="quote">&gt;  	update_mmu_cache_pmd(vma, address, &amp;entry);</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;  	if (page_count(page) != 2) {</span>
<span class="quote">&gt;  		set_pmd_at(mm, mmun_start, pmd, orig_entry);</span>
<span class="quote">&gt; -		flush_tlb_range(vma, mmun_start, mmun_end);</span>
<span class="quote">&gt; +		flush_pmd_tlb_range(vma, mmun_start, mmun_end);</span>
<span class="quote">&gt;  		mmu_notifier_invalidate_range(mm, mmun_start, mmun_end);</span>
<span class="quote">&gt;  		update_mmu_cache_pmd(vma, address, &amp;entry);</span>
<span class="quote">&gt;  		page_remove_rmap(new_page, true);</span>
<span class="quote">&gt; diff --git a/mm/pgtable-generic.c b/mm/pgtable-generic.c</span>
<span class="quote">&gt; index 9d4767698a1c..3c9c78400300 100644</span>
<span class="quote">&gt; --- a/mm/pgtable-generic.c</span>
<span class="quote">&gt; +++ b/mm/pgtable-generic.c</span>
<span class="quote">&gt; @@ -84,20 +84,6 @@ pte_t ptep_clear_flush(struct vm_area_struct *vma, unsigned long address,</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;  #ifdef CONFIG_TRANSPARENT_HUGEPAGE</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; -#ifndef __HAVE_ARCH_FLUSH_PMD_TLB_RANGE</span>
<span class="quote">&gt; -</span>
<span class="quote">&gt; -/*</span>
<span class="quote">&gt; - * ARCHes with special requirements for evicting THP backing TLB entries can</span>
<span class="quote">&gt; - * implement this. Otherwise also, it can help optimize normal TLB flush in</span>
<span class="quote">&gt; - * THP regime. stock flush_tlb_range() typically has optimization to nuke the</span>
<span class="quote">&gt; - * entire TLB TLB if flush span is greater than a threshhold, which will</span>
<span class="quote">&gt; - * likely be true for a single huge page. Thus a single thp flush will</span>
<span class="quote">&gt; - * invalidate the entire TLB which is not desitable.</span>
<span class="quote">&gt; - * e.g. see arch/arc: flush_pmd_tlb_range</span>
<span class="quote">&gt; - */</span>
<span class="quote">&gt; -#define flush_pmd_tlb_range(vma, addr, end)	flush_tlb_range(vma, addr, end)</span>
<span class="quote">&gt; -#endif</span>
<span class="quote">&gt; -</span>
<span class="quote">&gt;  #ifndef __HAVE_ARCH_PMDP_SET_ACCESS_FLAGS</span>
<span class="quote">&gt;  int pmdp_set_access_flags(struct vm_area_struct *vma,</span>
<span class="quote">&gt;  			  unsigned long address, pmd_t *pmdp,</span>
<span class="quote">&gt; -- </span>
<span class="quote">&gt; 2.5.0</span>

-aneesh
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/include/asm-generic/pgtable.h b/include/asm-generic/pgtable.h</span>
<span class="p_header">index c370b261c720..9401f4819891 100644</span>
<span class="p_header">--- a/include/asm-generic/pgtable.h</span>
<span class="p_header">+++ b/include/asm-generic/pgtable.h</span>
<span class="p_chunk">@@ -783,6 +783,23 @@</span> <span class="p_context"> static inline int pmd_clear_huge(pmd_t *pmd)</span>
 }
 #endif	/* CONFIG_HAVE_ARCH_HUGE_VMAP */
 
<span class="p_add">+#ifndef __HAVE_ARCH_FLUSH_PMD_TLB_RANGE</span>
<span class="p_add">+#ifdef CONFIG_TRANSPARENT_HUGEPAGE</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * ARCHes with special requirements for evicting THP backing TLB entries can</span>
<span class="p_add">+ * implement this. Otherwise also, it can help optimize normal TLB flush in</span>
<span class="p_add">+ * THP regime. stock flush_tlb_range() typically has optimization to nuke the</span>
<span class="p_add">+ * entire TLB TLB if flush span is greater than a threshold, which will</span>
<span class="p_add">+ * likely be true for a single huge page. Thus a single thp flush will</span>
<span class="p_add">+ * invalidate the entire TLB which is not desitable.</span>
<span class="p_add">+ * e.g. see arch/arc: flush_pmd_tlb_range</span>
<span class="p_add">+ */</span>
<span class="p_add">+#define flush_pmd_tlb_range(vma, addr, end)	flush_tlb_range(vma, addr, end)</span>
<span class="p_add">+#else</span>
<span class="p_add">+#define flush_pmd_tlb_range(vma, addr, end)	BUILD_BUG()</span>
<span class="p_add">+#endif</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 #endif /* !__ASSEMBLY__ */
 
 #ifndef io_remap_pfn_range
<span class="p_header">diff --git a/mm/migrate.c b/mm/migrate.c</span>
<span class="p_header">index b1034f9c77e7..c079c115d038 100644</span>
<span class="p_header">--- a/mm/migrate.c</span>
<span class="p_header">+++ b/mm/migrate.c</span>
<span class="p_chunk">@@ -1767,7 +1767,10 @@</span> <span class="p_context"> int migrate_misplaced_transhuge_page(struct mm_struct *mm,</span>
 		put_page(new_page);
 		goto out_fail;
 	}
<span class="p_del">-</span>
<span class="p_add">+	/*</span>
<span class="p_add">+	 * We are not sure a pending tlb flush here is for a huge page</span>
<span class="p_add">+	 * mapping or not. Hence use the tlb range variant</span>
<span class="p_add">+	 */</span>
 	if (mm_tlb_flush_pending(mm))
 		flush_tlb_range(vma, mmun_start, mmun_end);
 
<span class="p_chunk">@@ -1823,12 +1826,11 @@</span> <span class="p_context"> fail_putback:</span>
 	page_add_anon_rmap(new_page, vma, mmun_start, true);
 	pmdp_huge_clear_flush_notify(vma, mmun_start, pmd);
 	set_pmd_at(mm, mmun_start, pmd, entry);
<span class="p_del">-	flush_tlb_range(vma, mmun_start, mmun_end);</span>
 	update_mmu_cache_pmd(vma, address, &amp;entry);
 
 	if (page_count(page) != 2) {
 		set_pmd_at(mm, mmun_start, pmd, orig_entry);
<span class="p_del">-		flush_tlb_range(vma, mmun_start, mmun_end);</span>
<span class="p_add">+		flush_pmd_tlb_range(vma, mmun_start, mmun_end);</span>
 		mmu_notifier_invalidate_range(mm, mmun_start, mmun_end);
 		update_mmu_cache_pmd(vma, address, &amp;entry);
 		page_remove_rmap(new_page, true);
<span class="p_header">diff --git a/mm/pgtable-generic.c b/mm/pgtable-generic.c</span>
<span class="p_header">index 9d4767698a1c..3c9c78400300 100644</span>
<span class="p_header">--- a/mm/pgtable-generic.c</span>
<span class="p_header">+++ b/mm/pgtable-generic.c</span>
<span class="p_chunk">@@ -84,20 +84,6 @@</span> <span class="p_context"> pte_t ptep_clear_flush(struct vm_area_struct *vma, unsigned long address,</span>
 
 #ifdef CONFIG_TRANSPARENT_HUGEPAGE
 
<span class="p_del">-#ifndef __HAVE_ARCH_FLUSH_PMD_TLB_RANGE</span>
<span class="p_del">-</span>
<span class="p_del">-/*</span>
<span class="p_del">- * ARCHes with special requirements for evicting THP backing TLB entries can</span>
<span class="p_del">- * implement this. Otherwise also, it can help optimize normal TLB flush in</span>
<span class="p_del">- * THP regime. stock flush_tlb_range() typically has optimization to nuke the</span>
<span class="p_del">- * entire TLB TLB if flush span is greater than a threshhold, which will</span>
<span class="p_del">- * likely be true for a single huge page. Thus a single thp flush will</span>
<span class="p_del">- * invalidate the entire TLB which is not desitable.</span>
<span class="p_del">- * e.g. see arch/arc: flush_pmd_tlb_range</span>
<span class="p_del">- */</span>
<span class="p_del">-#define flush_pmd_tlb_range(vma, addr, end)	flush_tlb_range(vma, addr, end)</span>
<span class="p_del">-#endif</span>
<span class="p_del">-</span>
 #ifndef __HAVE_ARCH_PMDP_SET_ACCESS_FLAGS
 int pmdp_set_access_flags(struct vm_area_struct *vma,
 			  unsigned long address, pmd_t *pmdp,

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



