(S (NP (PRP We)) (VP (VBP describe) (NP (NP (DT the) (JJ hardwired) (NN implementation)) (PP (IN of) (NP (NP (NN algorithms)) (PP (IN for) (NP (NP (NNP Monte) (NNP Carlo) (NNS simulations)) (PP (IN of) (NP (NP (DT a) (JJ large) (NN class)) (PP (IN of) (NP (NN spin) (NNS models))))))))))) (. .))
(S (S (NP (PRP We)) (VP (VBP have) (VP (VBN implemented) (NP (DT these) (NNS algorithms)) (PP (IN as) (NP (NNP VHDL) (NNS codes)))))) (CC and) (S (NP (PRP we)) (VP (VBP have) (VP (VBN mapped) (NP (PRP them)) (PP (IN onto) (NP (NP (DT a) (VBN dedicated) (NN processor)) (VP (VBN based) (PP (IN on) (NP (DT a) (JJ large) (NNP FPGA) (NN device))))))))) (. .))
(S (S (NP (NP (DT The) (JJ measured) (NN performance)) (PP (IN on) (NP (CD one) (JJ such) (NN processor)))) (VP (VBZ is) (ADJP (JJ comparable) (PP (TO to) (NP (NNP O) (PRN (-LRB- -LRB-) (CD 100) (-RRB- -RRB-)) (ADJP (RB carefully) (VBN programmed)) (JJ high-end) (NNS PCs)))))) (: :) (S (NP (PRP it)) (VP (VBZ turns) (PRT (RP out)) (S (VP (TO to) (VP (VB be) (ADJP (RB even) (RBR better)) (PP (IN for) (NP (DT some) (VBN selected) (NN spin) (NNS models)))))))) (. .))
(S (NP (PRP We)) (VP (VBP describe) (ADVP (RB here)) (NP (NP (NNS codes)) (SBAR (WHNP (IN that)) (S (NP (PRP we)) (VP (VBP are) (ADVP (RB currently)) (VP (VBG executing) (PP (IN on) (NP (DT the) (NNP IANUS) (ADJP (RB massively) (VBD parallel)) (JJ FPGA-based) (NN system))))))))) (. .))
