--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.600 ns
From           : data_in[14]
To             : control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_1|Q_out
From Clock     : --
To Clock       : SYS_CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 26.400 ns
From           : reg_out_unit:inst9|regs_dir_out:regs_dir_out_my|Reg_out_dir:Reg_out_0|Q[3]
To             : data_6_2[6]
From Clock     : data_in[12]
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 17.600 ns
From           : data_in[11]
To             : strob_out_to_reg[13]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 8.200 ns
From           : data_in[3]
To             : reg_out_unit:inst9|separate_regs_out:separate_regs_out_my|Reg_out:Reg_out_3|Q[3]
From Clock     : --
To Clock       : data_in[11]
Failed Paths   : 0

Type           : Clock Setup: 'SYS_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 166.67 MHz ( period = 6.000 ns )
From           : control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_2|Q_out
To             : control_logic_unit:inst|delay_3:delay_3_my|d_trig:d_trig_3|Q_out
From Clock     : SYS_CLK
To Clock       : SYS_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

