Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 13:33:33 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -datasheet -max_paths 10 -file alinx_ax7203_timing.rpt
| Design       : alinx_ax7203
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (108)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (108)
---------------------------------
 There are 108 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                22045        0.036        0.000                      0                22045        0.264        0.000                       0                  8913  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk200_p                          {0.000 2.500}        5.000           200.000         
  builder_crg_pll_fb              {0.000 2.500}        5.000           200.000         
  main_crg_clkout0                {0.000 10.000}       20.000          50.000          
  main_crg_clkout1                {0.000 2.500}        5.000           200.000         
  main_crg_clkout2                {1.250 3.750}        5.000           200.000         
  main_crg_clkout3                {0.000 2.500}        5.000           200.000         
eth_rx_clk                        {0.000 4.000}        8.000           125.000         
  builder_liteethphyrgmii_pll_fb  {0.000 4.000}        8.000           125.000         
  main_ethphy_clkout0             {0.000 4.000}        8.000           125.000         
  main_ethphy_clkout1             {2.000 6.000}        8.000           125.000         
eth_tx_clk                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                                3.932        0.000                      0                    7        0.178        0.000                      0                    7        1.100        0.000                       0                    10  
  builder_crg_pll_fb                                                                                                                                                                3.751        0.000                       0                     2  
  main_crg_clkout0                      1.385        0.000                      0                15671        0.036        0.000                      0                15671        8.870        0.000                       0                  6055  
  main_crg_clkout1                                                                                                                                                                  3.408        0.000                       0                   128  
  main_crg_clkout2                                                                                                                                                                  3.408        0.000                       0                     6  
  main_crg_clkout3                      1.368        0.000                      0                   14        0.159        0.000                      0                   14        0.264        0.000                       0                    11  
eth_rx_clk                              0.232        0.000                      0                 5993        0.068        0.000                      0                 5993        2.000        0.000                       0                  2536  
  builder_liteethphyrgmii_pll_fb                                                                                                                                                    6.751        0.000                       0                     2  
  main_ethphy_clkout0                                                                                                                                                               6.408        0.000                       0                     2  
  main_ethphy_clkout1                                                                                                                                                               6.408        0.000                       0                     3  
eth_tx_clk                              1.361        0.000                      0                  360        0.154        0.000                      0                  360        3.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        3.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.433ns (45.012%)  route 0.529ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 8.943 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.472     4.188    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDCE (Prop_fdce_C_Q)         0.433     4.621 r  FDCE/Q
                         net (fo=1, routed)           0.529     5.150    builder_crg_reset0
    SLICE_X145Y150       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.362     8.943    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_1/C
                         clock pessimism              0.221     9.164    
                         clock uncertainty           -0.035     9.129    
    SLICE_X145Y150       FDCE (Setup_fdce_C_D)       -0.047     9.082    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.379ns (41.151%)  route 0.542ns (58.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 8.943 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.472     4.188    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.379     4.567 r  FDCE_3/Q
                         net (fo=1, routed)           0.542     5.109    builder_crg_reset3
    SLICE_X145Y150       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.362     8.943    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_4/C
                         clock pessimism              0.245     9.188    
                         clock uncertainty           -0.035     9.153    
    SLICE_X145Y150       FDCE (Setup_fdce_C_D)       -0.039     9.114    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.379ns (41.466%)  route 0.535ns (58.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 8.943 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.472     4.188    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.379     4.567 r  FDCE_2/Q
                         net (fo=1, routed)           0.535     5.102    builder_crg_reset2
    SLICE_X145Y150       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.362     8.943    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_3/C
                         clock pessimism              0.245     9.188    
                         clock uncertainty           -0.035     9.153    
    SLICE_X145Y150       FDCE (Setup_fdce_C_D)       -0.042     9.111    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.970%)  route 0.289ns (42.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 8.943 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.472     4.188    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDCE (Prop_fdce_C_Q)         0.398     4.586 r  FDCE_5/Q
                         net (fo=1, routed)           0.289     4.875    builder_crg_reset5
    SLICE_X144Y150       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.362     8.943    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_6/C
                         clock pessimism              0.245     9.188    
                         clock uncertainty           -0.035     9.153    
    SLICE_X144Y150       FDCE (Setup_fdce_C_D)       -0.154     8.999    FDCE_6
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.433ns (52.289%)  route 0.395ns (47.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 8.943 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.472     4.188    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDCE (Prop_fdce_C_Q)         0.433     4.621 r  FDCE_6/Q
                         net (fo=1, routed)           0.395     5.016    builder_crg_reset6
    SLICE_X144Y150       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.362     8.943    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_7/C
                         clock pessimism              0.245     9.188    
                         clock uncertainty           -0.035     9.153    
    SLICE_X144Y150       FDCE (Setup_fdce_C_D)       -0.012     9.141    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.379ns (48.834%)  route 0.397ns (51.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 8.943 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.472     4.188    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.379     4.567 r  FDCE_1/Q
                         net (fo=1, routed)           0.397     4.964    builder_crg_reset1
    SLICE_X145Y150       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.362     8.943    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_2/C
                         clock pessimism              0.245     9.188    
                         clock uncertainty           -0.035     9.153    
    SLICE_X145Y150       FDCE (Setup_fdce_C_D)       -0.059     9.094    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.379ns (59.644%)  route 0.256ns (40.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 8.943 - 5.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.472     4.188    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.379     4.567 r  FDCE_4/Q
                         net (fo=1, routed)           0.256     4.823    builder_crg_reset4
    SLICE_X144Y150       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.362     8.943    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_5/C
                         clock pessimism              0.221     9.164    
                         clock uncertainty           -0.035     9.129    
    SLICE_X144Y150       FDCE (Setup_fdce_C_D)       -0.004     9.125    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                  4.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.619     1.681    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.141     1.822 r  FDCE_4/Q
                         net (fo=1, routed)           0.110     1.933    builder_crg_reset4
    SLICE_X144Y150       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.045    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.350     1.694    
    SLICE_X144Y150       FDCE (Hold_fdce_C_D)         0.060     1.754    FDCE_5
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.619     1.681    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.141     1.822 r  FDCE_1/Q
                         net (fo=1, routed)           0.167     1.990    builder_crg_reset1
    SLICE_X145Y150       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.045    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.363     1.681    
    SLICE_X145Y150       FDCE (Hold_fdce_C_D)         0.066     1.747    FDCE_2
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.619     1.681    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDCE (Prop_fdce_C_Q)         0.148     1.829 r  FDCE_5/Q
                         net (fo=1, routed)           0.116     1.945    builder_crg_reset5
    SLICE_X144Y150       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.045    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.363     1.681    
    SLICE_X144Y150       FDCE (Hold_fdce_C_D)        -0.001     1.680    FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.619     1.681    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDCE (Prop_fdce_C_Q)         0.164     1.845 r  FDCE_6/Q
                         net (fo=1, routed)           0.167     2.013    builder_crg_reset6
    SLICE_X144Y150       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.045    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.363     1.681    
    SLICE_X144Y150       FDCE (Hold_fdce_C_D)         0.063     1.744    FDCE_7
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.529%)  route 0.245ns (63.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.619     1.681    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.141     1.822 r  FDCE_2/Q
                         net (fo=1, routed)           0.245     2.067    builder_crg_reset2
    SLICE_X145Y150       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.045    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.363     1.681    
    SLICE_X145Y150       FDCE (Hold_fdce_C_D)         0.070     1.751    FDCE_3
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.247%)  route 0.248ns (63.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.619     1.681    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDCE (Prop_fdce_C_Q)         0.141     1.822 r  FDCE_3/Q
                         net (fo=1, routed)           0.248     2.070    builder_crg_reset3
    SLICE_X145Y150       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.045    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.363     1.681    
    SLICE_X145Y150       FDCE (Hold_fdce_C_D)         0.072     1.753    FDCE_4
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.299%)  route 0.243ns (59.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.619     1.681    main_crg_clkin
    SLICE_X144Y150       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDCE (Prop_fdce_C_Q)         0.164     1.845 r  FDCE/Q
                         net (fo=1, routed)           0.243     2.088    builder_crg_reset0
    SLICE_X145Y150       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.890     2.045    main_crg_clkin
    SLICE_X145Y150       FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.350     1.694    
    SLICE_X145Y150       FDCE (Hold_fdce_C_D)         0.070     1.764    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6   IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X144Y150  FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X145Y150  FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X145Y150  FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X145Y150  FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X145Y150  FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X144Y150  FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X144Y150  FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X144Y150  FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X144Y150  FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X144Y150  FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X144Y150  FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X144Y150  FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X145Y150  FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_crg_pll_fb
  To Clock:  builder_crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_crg_pll_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.955ns
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.379     7.761 r  FDPE/Q
                         net (fo=1, routed)           0.144     7.906    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X135Y194       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     4.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     4.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     6.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484     7.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.649 r  BUFG/O
                         net (fo=6053, routed)        1.306     8.955    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.427     9.382    
                         clock uncertainty           -0.059     9.323    
    SLICE_X135Y194       FDPE (Setup_fdpe_C_D)       -0.032     9.291    FDPE_1
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_dat0_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 0.611ns (5.671%)  route 10.164ns (94.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.966ns = ( 26.966 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 f  FDPE_1/Q
                         net (fo=1633, routed)        9.732    17.463    etherbone_rst
    SLICE_X103Y173       LUT1 (Prop_lut1_I0_O)        0.263    17.726 r  rom_dat0_reg_1_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.432    18.157    rom_dat0_reg_1_ENARDEN_cooolgate_en_sig_2
    RAMB36_X6Y34         RAMB36E1                                     r  rom_dat0_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.317    26.966    sys_clk
    RAMB36_X6Y34         RAMB36E1                                     r  rom_dat0_reg_1/CLKARDCLK
                         clock pessimism              0.383    27.349    
                         clock uncertainty           -0.059    27.290    
    RAMB36_X6Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    26.741    rom_dat0_reg_1
  -------------------------------------------------------------------
                         required time                         26.741    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_dat0_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.909ns  (logic 0.590ns (5.409%)  route 10.319ns (94.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns = ( 26.968 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 f  FDPE_1/Q
                         net (fo=1633, routed)        9.732    17.463    etherbone_rst
    SLICE_X103Y173       LUT1 (Prop_lut1_I0_O)        0.242    17.705 r  rom_dat0_reg_3_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.587    18.291    rom_dat0_reg_3_ENARDEN_cooolgate_en_sig_4
    RAMB36_X6Y35         RAMB36E1                                     r  rom_dat0_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.319    26.968    sys_clk
    RAMB36_X6Y35         RAMB36E1                                     r  rom_dat0_reg_3/CLKARDCLK
                         clock pessimism              0.383    27.351    
                         clock uncertainty           -0.059    27.292    
    RAMB36_X6Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    26.905    rom_dat0_reg_3
  -------------------------------------------------------------------
                         required time                         26.905    
                         arrival time                         -18.291    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_dat0_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.636ns  (logic 0.590ns (5.547%)  route 10.046ns (94.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.972ns = ( 26.972 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 f  FDPE_1/Q
                         net (fo=1633, routed)        9.771    17.501    etherbone_rst
    SLICE_X103Y167       LUT1 (Prop_lut1_I0_O)        0.242    17.743 r  rom_dat0_reg_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.275    18.018    rom_dat0_reg_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X6Y33         RAMB36E1                                     r  rom_dat0_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.323    26.972    sys_clk
    RAMB36_X6Y33         RAMB36E1                                     r  rom_dat0_reg_0/CLKARDCLK
                         clock pessimism              0.383    27.355    
                         clock uncertainty           -0.059    27.296    
    RAMB36_X6Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    26.909    rom_dat0_reg_0
  -------------------------------------------------------------------
                         required time                         26.909    
                         arrival time                         -18.018    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             9.069ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_dat0_reg_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 0.590ns (5.632%)  route 9.886ns (94.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.057ns = ( 27.057 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 f  FDPE_1/Q
                         net (fo=1633, routed)        9.610    17.341    etherbone_rst
    SLICE_X140Y132       LUT1 (Prop_lut1_I0_O)        0.242    17.583 r  rom_dat0_reg_7_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.275    17.858    rom_dat0_reg_7_ENARDEN_cooolgate_en_sig_8
    RAMB36_X7Y26         RAMB36E1                                     r  rom_dat0_reg_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.407    27.057    sys_clk
    RAMB36_X7Y26         RAMB36E1                                     r  rom_dat0_reg_7/CLKARDCLK
                         clock pessimism              0.317    27.374    
                         clock uncertainty           -0.059    27.314    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    26.927    rom_dat0_reg_7
  -------------------------------------------------------------------
                         required time                         26.927    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                  9.069    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_dat0_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 0.590ns (5.676%)  route 9.805ns (94.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.051ns = ( 27.051 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 f  FDPE_1/Q
                         net (fo=1633, routed)        9.530    17.260    etherbone_rst
    SLICE_X140Y127       LUT1 (Prop_lut1_I0_O)        0.242    17.502 r  rom_dat0_reg_6_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.275    17.778    rom_dat0_reg_6_ENARDEN_cooolgate_en_sig_7
    RAMB36_X7Y25         RAMB36E1                                     r  rom_dat0_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.401    27.051    sys_clk
    RAMB36_X7Y25         RAMB36E1                                     r  rom_dat0_reg_6/CLKARDCLK
                         clock pessimism              0.317    27.368    
                         clock uncertainty           -0.059    27.308    
    RAMB36_X7Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    26.921    rom_dat0_reg_6
  -------------------------------------------------------------------
                         required time                         26.921    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                  9.143    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 0.590ns (5.773%)  route 9.630ns (94.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.964ns = ( 26.964 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 r  FDPE_1/Q
                         net (fo=1633, routed)        8.857    16.587    VexRiscv/dataCache_1/etherbone_rst
    SLICE_X135Y138       LUT4 (Prop_lut4_I3_O)        0.242    16.829 r  VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1/O
                         net (fo=8, routed)           0.774    17.603    VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0
    SLICE_X133Y135       FDRE                                         r  VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.315    26.964    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_2
    SLICE_X133Y135       FDRE                                         r  VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]/C
                         clock pessimism              0.317    27.281    
                         clock uncertainty           -0.059    27.222    
    SLICE_X133Y135       FDRE (Setup_fdre_C_R)       -0.352    26.870    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         26.870    
                         arrival time                         -17.603    
  -------------------------------------------------------------------
                         slack                                  9.267    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VexRiscv/dataCache_1/stageB_flusher_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 0.590ns (5.773%)  route 9.630ns (94.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.964ns = ( 26.964 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 r  FDPE_1/Q
                         net (fo=1633, routed)        8.857    16.587    VexRiscv/dataCache_1/etherbone_rst
    SLICE_X135Y138       LUT4 (Prop_lut4_I3_O)        0.242    16.829 r  VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1/O
                         net (fo=8, routed)           0.774    17.603    VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0
    SLICE_X133Y135       FDRE                                         r  VexRiscv/dataCache_1/stageB_flusher_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.315    26.964    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_2
    SLICE_X133Y135       FDRE                                         r  VexRiscv/dataCache_1/stageB_flusher_counter_reg[1]/C
                         clock pessimism              0.317    27.281    
                         clock uncertainty           -0.059    27.222    
    SLICE_X133Y135       FDRE (Setup_fdre_C_R)       -0.352    26.870    VexRiscv/dataCache_1/stageB_flusher_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         26.870    
                         arrival time                         -17.603    
  -------------------------------------------------------------------
                         slack                                  9.267    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VexRiscv/dataCache_1/stageB_flusher_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 0.590ns (5.773%)  route 9.630ns (94.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.964ns = ( 26.964 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.416     7.382    sys_clk
    SLICE_X135Y194       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y194       FDPE (Prop_fdpe_C_Q)         0.348     7.730 r  FDPE_1/Q
                         net (fo=1633, routed)        8.857    16.587    VexRiscv/dataCache_1/etherbone_rst
    SLICE_X135Y138       LUT4 (Prop_lut4_I3_O)        0.242    16.829 r  VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1/O
                         net (fo=8, routed)           0.774    17.603    VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0
    SLICE_X133Y135       FDRE                                         r  VexRiscv/dataCache_1/stageB_flusher_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.315    26.964    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_2
    SLICE_X133Y135       FDRE                                         r  VexRiscv/dataCache_1/stageB_flusher_counter_reg[2]/C
                         clock pessimism              0.317    27.281    
                         clock uncertainty           -0.059    27.222    
    SLICE_X133Y135       FDRE (Setup_fdre_C_R)       -0.352    26.870    VexRiscv/dataCache_1/stageB_flusher_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         26.870    
                         arrival time                         -17.603    
  -------------------------------------------------------------------
                         slack                                  9.267    

Slack (MET) :             9.269ns  (required time - arrival time)
  Source:                 main_basesoc_etherbone_record_receiver_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem_grain0_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_crg_clkout0 rise@20.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 2.926ns (28.548%)  route 7.323ns (71.452%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.052ns = ( 27.052 - 20.000 ) 
    Source Clock Delay      (SCD):    7.381ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG/O
                         net (fo=6053, routed)        1.415     7.381    sys_clk
    SLICE_X127Y153       FDRE                                         r  main_basesoc_etherbone_record_receiver_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y153       FDRE (Prop_fdre_C_Q)         0.348     7.729 r  main_basesoc_etherbone_record_receiver_count_reg[4]/Q
                         net (fo=6, routed)           0.709     8.438    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_record_receiver_count[4]
    SLICE_X126Y152       LUT2 (Prop_lut2_I1_O)        0.242     8.680 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[7]_i_6/O
                         net (fo=1, routed)           0.000     8.680    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr[7]_i_6_n_0
    SLICE_X126Y152       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.120 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.120    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[7]_i_2_n_0
    SLICE_X126Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.218 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.218    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[11]_i_2_n_0
    SLICE_X126Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.316 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[15]_i_2_n_0
    SLICE_X126Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.414 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.414    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[19]_i_2_n_0
    SLICE_X126Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.512 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.512    VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[23]_i_2_n_0
    SLICE_X126Y157       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.712 r  VexRiscv/IBusCachedPlugin_cache/main_basesoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr_reg[27]_i_2/O[2]
                         net (fo=2, routed)           0.834    10.546    VexRiscv/IBusCachedPlugin_cache/in18[26]
    SLICE_X127Y150       LUT4 (Prop_lut4_I1_O)        0.253    10.799 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.798    11.597    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_39_n_0
    SLICE_X141Y150       LUT6 (Prop_lut6_I1_O)        0.105    11.702 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_9/O
                         net (fo=6, routed)           0.800    12.502    VexRiscv/IBusCachedPlugin_cache/builder_rhs_self0[21]
    SLICE_X139Y156       LUT6 (Prop_lut6_I3_O)        0.105    12.607 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_65/O
                         net (fo=1, routed)           0.000    12.607    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_65_n_0
    SLICE_X139Y156       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    13.082 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_57/CO[2]
                         net (fo=6, routed)           0.817    13.899    VexRiscv/IBusCachedPlugin_cache/main_basesoc_wb_sdram_ack0
    SLICE_X140Y160       LUT5 (Prop_lut5_I1_O)        0.261    14.160 f  VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_26/O
                         net (fo=32, routed)          2.583    16.743    VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_26_n_0
    SLICE_X154Y192       LUT6 (Prop_lut6_I1_O)        0.105    16.848 r  VexRiscv/IBusCachedPlugin_cache/data_mem_grain0_reg_i_9/O
                         net (fo=2, routed)           0.783    17.631    main_basesoc_data_port_we[0]
    RAMB18_X8Y78         RAMB18E1                                     r  data_mem_grain0_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434    24.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.088 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.484    25.572    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    25.649 r  BUFG/O
                         net (fo=6053, routed)        1.403    27.052    sys_clk
    RAMB18_X8Y78         RAMB18E1                                     r  data_mem_grain0_reg/CLKARDCLK
                         clock pessimism              0.383    27.435    
                         clock uncertainty           -0.059    27.376    
    RAMB18_X8Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    26.900    data_mem_grain0_reg
  -------------------------------------------------------------------
                         required time                         26.900    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                  9.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_record_depacketizer_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_reg_0_1_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.591     2.904    sys_clk
    SLICE_X121Y156       FDRE                                         r  main_basesoc_etherbone_record_depacketizer_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y156       FDRE (Prop_fdre_C_Q)         0.141     3.045 r  main_basesoc_etherbone_record_depacketizer_sr_reg[19]/Q
                         net (fo=1, routed)           0.055     3.100    storage_19_reg_0_1_24_29/DIA0
    SLICE_X120Y156       RAMD32                                       r  storage_19_reg_0_1_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.861     3.592    storage_19_reg_0_1_24_29/WCLK
    SLICE_X120Y156       RAMD32                                       r  storage_19_reg_0_1_24_29/RAMA/CLK
                         clock pessimism             -0.675     2.917    
    SLICE_X120Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.064    storage_19_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_we_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_21_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.591     2.904    sys_clk
    SLICE_X117Y155       FDRE                                         r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.141     3.045 r  main_basesoc_etherbone_liteethetherbonewishbonemaster_source_param_we_reg/Q
                         net (fo=1, routed)           0.055     3.100    storage_21_reg_0_1_0_5/DIA0
    SLICE_X116Y155       RAMD32                                       r  storage_21_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.861     3.592    storage_21_reg_0_1_0_5/WCLK
    SLICE_X116Y155       RAMD32                                       r  storage_21_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.675     2.917    
    SLICE_X116Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.064    storage_21_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_record_depacketizer_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.592     2.905    sys_clk
    SLICE_X133Y158       FDRE                                         r  main_basesoc_etherbone_record_depacketizer_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y158       FDRE (Prop_fdre_C_Q)         0.141     3.046 r  main_basesoc_etherbone_record_depacketizer_sr_reg[0]/Q
                         net (fo=1, routed)           0.055     3.101    storage_19_reg_0_1_0_5/DIA0
    SLICE_X132Y158       RAMD32                                       r  storage_19_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.862     3.593    storage_19_reg_0_1_0_5/WCLK
    SLICE_X132Y158       RAMD32                                       r  storage_19_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.675     2.918    
    SLICE_X132Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.065    storage_19_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_record_depacketizer_sr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_19_reg_0_1_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.592     2.905    sys_clk
    SLICE_X133Y159       FDRE                                         r  main_basesoc_etherbone_record_depacketizer_sr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y159       FDRE (Prop_fdre_C_Q)         0.141     3.046 r  main_basesoc_etherbone_record_depacketizer_sr_reg[13]/Q
                         net (fo=1, routed)           0.055     3.101    storage_19_reg_0_1_6_11/DIA0
    SLICE_X132Y159       RAMD32                                       r  storage_19_reg_0_1_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.862     3.593    storage_19_reg_0_1_6_11/WCLK
    SLICE_X132Y159       RAMD32                                       r  storage_19_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.675     2.918    
    SLICE_X132Y159       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.065    storage_19_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_a7ddrphy_bitslip6_r0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_a7ddrphy_bitslip6_r0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.605%)  route 0.352ns (71.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.644     2.957    sys_clk
    SLICE_X156Y191       FDRE                                         r  main_a7ddrphy_bitslip6_r0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y191       FDRE (Prop_fdre_C_Q)         0.141     3.098 r  main_a7ddrphy_bitslip6_r0_reg[9]/Q
                         net (fo=3, routed)           0.352     3.450    main_a7ddrphy_bitslip6_r0[9]
    SLICE_X158Y202       FDRE                                         r  main_a7ddrphy_bitslip6_r0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        1.014     3.745    sys_clk
    SLICE_X158Y202       FDRE                                         r  main_a7ddrphy_bitslip6_r0_reg[1]/C
                         clock pessimism             -0.422     3.322    
    SLICE_X158Y202       FDRE (Hold_fdre_C_D)         0.059     3.381    main_a7ddrphy_bitslip6_r0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine0_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.588     2.901    sys_clk
    SLICE_X134Y166       FDRE                                         r  main_basesoc_sdram_bankmachine0_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDRE (Prop_fdre_C_Q)         0.141     3.042 r  main_basesoc_sdram_bankmachine0_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     3.315    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.856     3.587    storage_2_reg_0_7_6_11/WCLK
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.651     2.936    
    SLICE_X136Y166       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.245    storage_2_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine0_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.588     2.901    sys_clk
    SLICE_X134Y166       FDRE                                         r  main_basesoc_sdram_bankmachine0_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDRE (Prop_fdre_C_Q)         0.141     3.042 r  main_basesoc_sdram_bankmachine0_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     3.315    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.856     3.587    storage_2_reg_0_7_6_11/WCLK
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.651     2.936    
    SLICE_X136Y166       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.245    storage_2_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine0_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.588     2.901    sys_clk
    SLICE_X134Y166       FDRE                                         r  main_basesoc_sdram_bankmachine0_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDRE (Prop_fdre_C_Q)         0.141     3.042 r  main_basesoc_sdram_bankmachine0_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     3.315    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.856     3.587    storage_2_reg_0_7_6_11/WCLK
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.651     2.936    
    SLICE_X136Y166       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.245    storage_2_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine0_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.588     2.901    sys_clk
    SLICE_X134Y166       FDRE                                         r  main_basesoc_sdram_bankmachine0_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDRE (Prop_fdre_C_Q)         0.141     3.042 r  main_basesoc_sdram_bankmachine0_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     3.315    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.856     3.587    storage_2_reg_0_7_6_11/WCLK
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.651     2.936    
    SLICE_X136Y166       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.245    storage_2_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine0_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.034%)  route 0.273ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG/O
                         net (fo=6053, routed)        0.588     2.901    sys_clk
    SLICE_X134Y166       FDRE                                         r  main_basesoc_sdram_bankmachine0_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDRE (Prop_fdre_C_Q)         0.141     3.042 r  main_basesoc_sdram_bankmachine0_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     3.315    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG/O
                         net (fo=6053, routed)        0.856     3.587    storage_2_reg_0_7_6_11/WCLK
    SLICE_X136Y166       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.651     2.936    
    SLICE_X136Y166       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.245    storage_2_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y30    storage_20_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y30    storage_20_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y56    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y56    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y57    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y57    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X7Y28    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X7Y58    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X7Y58    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X7Y54    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X120Y161  storage_15_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y196   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y196   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y190   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y190   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y184   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y184   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y179   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y179   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y185   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y194   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y182   OSERDESE2_27/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y170   OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y158   OSERDESE2_29/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.956ns
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.416     7.382    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       FDPE (Prop_fdpe_C_Q)         0.433     7.815 r  FDPE_6/Q
                         net (fo=1, routed)           0.144     7.960    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X136Y194       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     4.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     4.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     6.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484     7.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.649 r  BUFG_3/O
                         net (fo=9, routed)           1.307     8.956    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_7/C
                         clock pessimism              0.426     9.382    
                         clock uncertainty           -0.051     9.332    
    SLICE_X136Y194       FDPE (Setup_fdpe_C_D)       -0.004     9.328    FDPE_7
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.643ns (33.045%)  route 1.303ns (66.955%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.470     7.436    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.433     7.869 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.415    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT4 (Prop_lut4_I1_O)        0.105     8.520 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.381     8.901    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       LUT3 (Prop_lut3_I0_O)        0.105     9.006 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.377     9.382    main_crg_ic_reset_i_1_n_0
    SLICE_X141Y194       FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X141Y194       FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.402    12.412    
                         clock uncertainty           -0.051    12.362    
    SLICE_X141Y194       FDRE (Setup_fdre_C_D)       -0.047    12.315    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.398ns (39.435%)  route 0.611ns (60.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.416     7.382    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       FDPE (Prop_fdpe_C_Q)         0.398     7.780 r  FDPE_7/Q
                         net (fo=5, routed)           0.611     8.392    idelay_rst
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.383    12.393    
                         clock uncertainty           -0.051    12.343    
    SLICE_X140Y194       FDSE (Setup_fdse_C_S)       -0.550    11.793    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.398ns (39.435%)  route 0.611ns (60.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.416     7.382    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       FDPE (Prop_fdpe_C_Q)         0.398     7.780 r  FDPE_7/Q
                         net (fo=5, routed)           0.611     8.392    idelay_rst
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.383    12.393    
                         clock uncertainty           -0.051    12.343    
    SLICE_X140Y194       FDSE (Setup_fdse_C_S)       -0.550    11.793    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.398ns (39.435%)  route 0.611ns (60.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.416     7.382    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       FDPE (Prop_fdpe_C_Q)         0.398     7.780 r  FDPE_7/Q
                         net (fo=5, routed)           0.611     8.392    idelay_rst
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.383    12.393    
                         clock uncertainty           -0.051    12.343    
    SLICE_X140Y194       FDSE (Setup_fdse_C_S)       -0.550    11.793    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.398ns (39.435%)  route 0.611ns (60.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.416     7.382    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       FDPE (Prop_fdpe_C_Q)         0.398     7.780 r  FDPE_7/Q
                         net (fo=5, routed)           0.611     8.392    idelay_rst
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.383    12.393    
                         clock uncertainty           -0.051    12.343    
    SLICE_X140Y194       FDSE (Setup_fdse_C_S)       -0.550    11.793    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.470     7.436    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.433     7.869 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.415    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT4 (Prop_lut4_I1_O)        0.105     8.520 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.673    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.426    12.436    
                         clock uncertainty           -0.051    12.386    
    SLICE_X140Y194       FDSE (Setup_fdse_C_CE)      -0.136    12.250    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.470     7.436    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.433     7.869 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.415    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT4 (Prop_lut4_I1_O)        0.105     8.520 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.673    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.426    12.436    
                         clock uncertainty           -0.051    12.386    
    SLICE_X140Y194       FDSE (Setup_fdse_C_CE)      -0.136    12.250    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.470     7.436    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.433     7.869 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.415    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT4 (Prop_lut4_I1_O)        0.105     8.520 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.673    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.426    12.436    
                         clock uncertainty           -0.051    12.386    
    SLICE_X140Y194       FDSE (Setup_fdse_C_CE)      -0.136    12.250    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout3 rise@5.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.538ns (43.519%)  route 0.698ns (56.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 12.010 - 5.000 ) 
    Source Clock Delay      (SCD):    7.436ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.536     4.251    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.328 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.557     5.885    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.966 r  BUFG_3/O
                         net (fo=9, routed)           1.470     7.436    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.433     7.869 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.545     8.415    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT4 (Prop_lut4_I1_O)        0.105     8.520 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.153     8.673    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.434     9.015    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.088 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.484    10.572    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.649 r  BUFG_3/O
                         net (fo=9, routed)           1.361    12.010    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.426    12.436    
                         clock uncertainty           -0.051    12.386    
    SLICE_X140Y194       FDSE (Setup_fdse_C_CE)      -0.136    12.250    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  3.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.593     2.906    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       FDPE (Prop_fdpe_C_Q)         0.164     3.070 r  FDPE_6/Q
                         net (fo=1, routed)           0.055     3.125    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X136Y194       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.863     3.594    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.688     2.906    
    SLICE_X136Y194       FDPE (Hold_fdpe_C_D)         0.060     2.966    FDPE_7
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.164     3.093 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT2 (Prop_lut2_I0_O)        0.043     3.320 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_D)         0.131     3.060    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.164     3.093 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT4 (Prop_lut4_I1_O)        0.043     3.320 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.320    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_D)         0.131     3.060    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.164     3.093 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT3 (Prop_lut3_I1_O)        0.045     3.322 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.322    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_D)         0.121     3.050    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.164     3.093 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     3.277    main_crg_reset_counter[0]
    SLICE_X140Y194       LUT1 (Prop_lut1_I0_O)        0.045     3.322 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.322    main_crg_reset_counter0[0]
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_D)         0.120     3.049    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.247ns (59.673%)  route 0.167ns (40.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.148     3.077 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.103     3.180    main_crg_reset_counter[3]
    SLICE_X140Y194       LUT4 (Prop_lut4_I3_O)        0.099     3.279 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.064     3.343    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_CE)       -0.016     2.913    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.247ns (59.673%)  route 0.167ns (40.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.148     3.077 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.103     3.180    main_crg_reset_counter[3]
    SLICE_X140Y194       LUT4 (Prop_lut4_I3_O)        0.099     3.279 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.064     3.343    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_CE)       -0.016     2.913    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.247ns (59.673%)  route 0.167ns (40.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.148     3.077 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.103     3.180    main_crg_reset_counter[3]
    SLICE_X140Y194       LUT4 (Prop_lut4_I3_O)        0.099     3.279 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.064     3.343    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_CE)       -0.016     2.913    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.247ns (59.673%)  route 0.167ns (40.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.616     2.929    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y194       FDSE (Prop_fdse_C_Q)         0.148     3.077 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.103     3.180    main_crg_reset_counter[3]
    SLICE_X140Y194       LUT4 (Prop_lut4_I3_O)        0.099     3.279 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.064     3.343    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.689     2.929    
    SLICE_X140Y194       FDSE (Hold_fdse_C_CE)       -0.016     2.913    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.148ns (32.437%)  route 0.308ns (67.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.615     1.677    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.727 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.287    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.313 r  BUFG_3/O
                         net (fo=9, routed)           0.593     2.906    idelay_clk
    SLICE_X136Y194       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y194       FDPE (Prop_fdpe_C_Q)         0.148     3.054 r  FDPE_7/Q
                         net (fo=5, routed)           0.308     3.362    idelay_rst
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.884     2.038    main_crg_clkin
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.091 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.611     2.701    main_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.730 r  BUFG_3/O
                         net (fo=9, routed)           0.887     3.618    idelay_clk
    SLICE_X140Y194       FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.651     2.967    
    SLICE_X140Y194       FDSE (Hold_fdse_C_S)        -0.044     2.923    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2   PLLE2_ADV/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X136Y194   FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X136Y194   FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X141Y194   main_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X140Y194   main_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X140Y194   main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X140Y194   main_crg_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y2   PLLE2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_7/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_7/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X141Y194   main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X141Y194   main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_7/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X136Y194   FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X141Y194   main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X141Y194   main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X140Y194   main_crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMA/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMB/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMB_D1/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMC/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMD32                                       r  storage_14_reg_0_1_18_23/RAMC_D1/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMS32                                       r  storage_14_reg_0_1_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMS32                                       r  storage_14_reg_0_1_18_23/RAMD/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.105ns (28.942%)  route 5.168ns (71.058%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 9.261 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.832     8.644    storage_14_reg_0_1_18_23/WE
    SLICE_X84Y158        RAMS32                                       r  storage_14_reg_0_1_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.261     9.261    storage_14_reg_0_1_18_23/WCLK
    SLICE_X84Y158        RAMS32                                       r  storage_14_reg_0_1_18_23/RAMD_D1/CLK
                         clock pessimism              0.081     9.342    
                         clock uncertainty           -0.035     9.307    
    SLICE_X84Y158        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.431     8.876    storage_14_reg_0_1_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_adr1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 2.315ns (30.414%)  route 5.297ns (69.586%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 9.260 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 r  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 r  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 r  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 r  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.201     6.975    storage_13_reg_i_16_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     7.080 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_5/O
                         net (fo=2, routed)           0.282     7.362    main_basesoc_ethcore_mac_core_cdc_dout[11]_i_5_n_0
    SLICE_X80Y149        LUT6 (Prop_lut6_I2_O)        0.105     7.467 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3/O
                         net (fo=5, routed)           0.247     7.713    main_basesoc_ethcore_mac_core_cdc_dout[11]_i_3_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I1_O)        0.105     7.818 r  main_basesoc_ethcore_mac_core_cdc_dout[11]_i_1/O
                         net (fo=17, routed)          0.564     8.382    main_basesoc_ethcore_mac_core_cdc_asyncfifo_re
    SLICE_X80Y154        LUT3 (Prop_lut3_I2_O)        0.105     8.487 r  storage_12_adr1[0]_i_1/O
                         net (fo=2, routed)           0.495     8.983    storage_12_adr1[0]_i_1_n_0
    SLICE_X80Y154        FDRE                                         r  storage_12_adr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.260     9.260    eth_rx_clk
    SLICE_X80Y154        FDRE                                         r  storage_12_adr1_reg[0]/C
                         clock pessimism              0.006     9.266    
                         clock uncertainty           -0.035     9.231    
    SLICE_X80Y154        FDRE (Setup_fdre_C_D)       -0.015     9.216    storage_12_adr1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 2.105ns (29.020%)  route 5.149ns (70.980%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 9.262 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.371     1.371    eth_rx_clk
    SLICE_X85Y152        FDRE                                         r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152        FDRE (Prop_fdre_C_Q)         0.379     1.750 r  main_basesoc_ethcore_ip_rx_depacketizer_sr_reg[72]/Q
                         net (fo=5, routed)           0.554     2.304    main_basesoc_ethcore_ip_rx_source_source_param_protocol[0]
    SLICE_X85Y154        LUT4 (Prop_lut4_I1_O)        0.105     2.409 f  builder_liteethudp_liteethudprx_state[0]_i_4/O
                         net (fo=1, routed)           0.611     3.020    builder_liteethudp_liteethudprx_state[0]_i_4_n_0
    SLICE_X83Y149        LUT5 (Prop_lut5_I4_O)        0.105     3.125 r  builder_liteethudp_liteethudprx_state[0]_i_2/O
                         net (fo=5, routed)           0.520     3.644    builder_liteethudp_liteethudprx_state[0]_i_2_n_0
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.105     3.749 r  storage_13_reg_i_18/O
                         net (fo=79, routed)          0.686     4.435    storage_13_reg_i_18_n_0
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.105     4.540 r  storage_14_reg_0_1_102_107_i_9/O
                         net (fo=1, routed)           0.000     4.540    storage_14_reg_0_1_102_107_i_9_n_0
    SLICE_X82Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.997 r  storage_14_reg_0_1_102_107_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.997    storage_14_reg_0_1_102_107_i_2_n_0
    SLICE_X82Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.177 f  storage_13_reg_i_24/O[0]
                         net (fo=1, routed)           0.657     5.834    main_basesoc_ethcore_icmp_rx_source_source_param_length[10]
    SLICE_X81Y152        LUT4 (Prop_lut4_I0_O)        0.249     6.083 f  storage_13_reg_i_25/O
                         net (fo=1, routed)           0.237     6.320    storage_13_reg_i_25_n_0
    SLICE_X81Y150        LUT5 (Prop_lut5_I4_O)        0.105     6.425 f  storage_13_reg_i_21/O
                         net (fo=1, routed)           0.244     6.668    storage_13_reg_i_21_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I0_O)        0.105     6.773 f  storage_13_reg_i_16/O
                         net (fo=110, routed)         0.707     7.480    storage_13_reg_i_16_n_0
    SLICE_X89Y153        LUT3 (Prop_lut3_I0_O)        0.105     7.585 r  storage_13_reg_i_3/O
                         net (fo=3, routed)           0.122     7.708    main_basesoc_ethcore_icmp_echo_payload_fifo_wrport_dat_w[8]
    SLICE_X89Y153        LUT6 (Prop_lut6_I0_O)        0.105     7.813 r  storage_14_reg_0_1_0_5_i_1/O
                         net (fo=135, routed)         0.812     8.625    storage_14_reg_0_1_6_11/WE
    SLICE_X84Y151        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=2536, routed)        1.262     9.262    storage_14_reg_0_1_6_11/WCLK
    SLICE_X84Y151        RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism              0.081     9.343    
                         clock uncertainty           -0.035     9.308    
    SLICE_X84Y151        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431     8.877    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 storage_12_adr1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_cdc_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.187ns (39.391%)  route 0.288ns (60.609%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.563     0.563    eth_rx_clk
    SLICE_X85Y150        FDRE                                         r  storage_12_adr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  storage_12_adr1_reg[3]/Q
                         net (fo=12, routed)          0.288     0.991    storage_12_reg_0_31_6_11/ADDRA3
    SLICE_X84Y149        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.046     1.037 r  storage_12_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.000     1.037    main_basesoc_ethcore_mac_core_cdc_rdport_dat_r[6]
    SLICE_X84Y149        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.839     0.839    eth_rx_clk
    SLICE_X84Y149        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_dout_reg[6]/C
                         clock pessimism              0.000     0.839    
    SLICE_X84Y149        FDRE (Hold_fdre_C_D)         0.131     0.970    main_basesoc_ethcore_mac_core_cdc_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.588     0.588    eth_rx_clk
    SLICE_X119Y158       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[8]/Q
                         net (fo=1, routed)           0.113     0.842    storage_16_reg_0_3_30_35/DIB0
    SLICE_X120Y158       RAMD32                                       r  storage_16_reg_0_3_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.859     0.859    storage_16_reg_0_3_30_35/WCLK
    SLICE_X120Y158       RAMD32                                       r  storage_16_reg_0_3_30_35/RAMB/CLK
                         clock pessimism             -0.234     0.625    
    SLICE_X120Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.771    storage_16_reg_0_3_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.588     0.588    eth_rx_clk
    SLICE_X118Y159       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y159       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[32]/Q
                         net (fo=1, routed)           0.116     0.844    storage_16_reg_0_3_24_29/DIB0
    SLICE_X120Y159       RAMD32                                       r  storage_16_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.859     0.859    storage_16_reg_0_3_24_29/WCLK
    SLICE_X120Y159       RAMD32                                       r  storage_16_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.234     0.625    
    SLICE_X120Y159       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.771    storage_16_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 storage_12_adr1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_cdc_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.346%)  route 0.287ns (60.654%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.563     0.563    eth_rx_clk
    SLICE_X85Y150        FDRE                                         r  storage_12_adr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  storage_12_adr1_reg[3]/Q
                         net (fo=12, routed)          0.287     0.990    storage_12_reg_0_31_6_11/ADDRB3
    SLICE_X84Y149        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.045     1.035 r  storage_12_reg_0_31_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.035    main_basesoc_ethcore_mac_core_cdc_rdport_dat_r[11]
    SLICE_X84Y149        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.839     0.839    eth_rx_clk
    SLICE_X84Y149        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_dout_reg[11]/C
                         clock pessimism              0.000     0.839    
    SLICE_X84Y149        FDRE (Hold_fdre_C_D)         0.121     0.960    main_basesoc_ethcore_mac_core_cdc_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_source_param_ip_address_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_96_101/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.275%)  route 0.119ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.584     0.584    eth_rx_clk
    SLICE_X106Y158       FDRE                                         r  main_basesoc_etherbone_rx_converter_source_param_ip_address_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y158       FDRE (Prop_fdre_C_Q)         0.141     0.725 r  main_basesoc_etherbone_rx_converter_source_param_ip_address_reg[28]/Q
                         net (fo=1, routed)           0.119     0.843    storage_16_reg_0_3_96_101/DIC0
    SLICE_X108Y158       RAMD32                                       r  storage_16_reg_0_3_96_101/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.856     0.856    storage_16_reg_0_3_96_101/WCLK
    SLICE_X108Y158       RAMD32                                       r  storage_16_reg_0_3_96_101/RAMC/CLK
                         clock pessimism             -0.234     0.623    
    SLICE_X108Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.767    storage_16_reg_0_3_96_101/RAMC
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.588     0.588    eth_rx_clk
    SLICE_X119Y159       FDRE                                         r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  main_basesoc_etherbone_rx_converter_converter_source_payload_data_reg[34]/Q
                         net (fo=1, routed)           0.117     0.846    storage_16_reg_0_3_24_29/DIC0
    SLICE_X120Y159       RAMD32                                       r  storage_16_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.859     0.859    storage_16_reg_0_3_24_29/WCLK
    SLICE_X120Y159       RAMD32                                       r  storage_16_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.234     0.625    
    SLICE_X120Y159       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.769    storage_16_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 storage_12_adr1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_cdc_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.263%)  route 0.288ns (60.737%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.563     0.563    eth_rx_clk
    SLICE_X85Y150        FDRE                                         r  storage_12_adr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  storage_12_adr1_reg[3]/Q
                         net (fo=12, routed)          0.288     0.991    storage_12_reg_0_31_6_11/ADDRA3
    SLICE_X84Y149        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.045     1.036 r  storage_12_reg_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.000     1.036    main_basesoc_ethcore_mac_core_cdc_rdport_dat_r[7]
    SLICE_X84Y149        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.839     0.839    eth_rx_clk
    SLICE_X84Y149        FDRE                                         r  main_basesoc_ethcore_mac_core_cdc_dout_reg[7]/C
                         clock pessimism              0.000     0.839    
    SLICE_X84Y149        FDRE (Hold_fdre_C_D)         0.120     0.959    main_basesoc_ethcore_mac_core_cdc_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.332%)  route 0.157ns (52.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.579     0.579    eth_rx_clk
    SLICE_X106Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y182       FDRE (Prop_fdre_C_Q)         0.141     0.720 r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/Q
                         net (fo=20, routed)          0.157     0.877    storage_10_reg_0_31_0_5/ADDRD4
    SLICE_X104Y181       RAMD32                                       r  storage_10_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.847     0.847    storage_10_reg_0_31_0_5/WCLK
    SLICE_X104Y181       RAMD32                                       r  storage_10_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.592    
    SLICE_X104Y181       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.792    storage_10_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.332%)  route 0.157ns (52.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.579     0.579    eth_rx_clk
    SLICE_X106Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y182       FDRE (Prop_fdre_C_Q)         0.141     0.720 r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/Q
                         net (fo=20, routed)          0.157     0.877    storage_10_reg_0_31_0_5/ADDRD4
    SLICE_X104Y181       RAMD32                                       r  storage_10_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.847     0.847    storage_10_reg_0_31_0_5/WCLK
    SLICE_X104Y181       RAMD32                                       r  storage_10_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.592    
    SLICE_X104Y181       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.792    storage_10_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.332%)  route 0.157ns (52.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.579     0.579    eth_rx_clk
    SLICE_X106Y182       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y182       FDRE (Prop_fdre_C_Q)         0.141     0.720 r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_q_binary_reg[4]/Q
                         net (fo=20, routed)          0.157     0.877    storage_10_reg_0_31_0_5/ADDRD4
    SLICE_X104Y181       RAMD32                                       r  storage_10_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=2536, routed)        0.847     0.847    storage_10_reg_0_31_0_5/WCLK
    SLICE_X104Y181       RAMD32                                       r  storage_10_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.592    
    SLICE_X104Y181       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.792    storage_10_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y60    storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y60    storage_13_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y232   IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y231   IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y227   IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y224   IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y223   IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X116Y185  FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X116Y185  FDPE_13/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X108Y175  mem_1_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  builder_liteethphyrgmii_pll_fb
  To Clock:  builder_liteethphyrgmii_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_liteethphyrgmii_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_clkout0
  To Clock:  main_ethphy_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1   BUFG_5/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_clkout1
  To Clock:  main_ethphy_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5   BUFG_6/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y219   ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.409     1.409    eth_tx_clk
    SLICE_X116Y187       FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y187       FDPE (Prop_fdpe_C_Q)         0.433     1.842 r  FDPE_10/Q
                         net (fo=1, routed)           0.144     1.987    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X116Y187       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=158, routed)         1.299     3.299    eth_tx_clk
    SLICE_X116Y187       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.110     3.409    
                         clock uncertainty           -0.058     3.352    
    SLICE_X116Y187       FDPE (Setup_fdpe_C_D)       -0.004     3.348    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_1/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.538ns (9.486%)  route 5.134ns (90.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 9.585 - 8.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.405     1.405    eth_tx_clk
    SLICE_X108Y188       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y188       FDRE (Prop_fdre_C_Q)         0.433     1.838 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.808     2.647    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X107Y190       LUT6 (Prop_lut6_I3_O)        0.105     2.752 r  ODDR_1_i_1/O
                         net (fo=2, routed)           4.325     7.077    ODDR_1_i_1_n_0
    OLOGIC_X0Y220        ODDR                                         r  ODDR_1/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.585     9.585    eth_tx_clk
    OLOGIC_X0Y220        ODDR                                         r  ODDR_1/C
                         clock pessimism              0.007     9.592    
                         clock uncertainty           -0.058     9.534    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.707     8.827    ODDR_1
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.695ns (12.431%)  route 4.896ns (87.569%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 9.593 - 8.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.406     1.406    eth_tx_clk
    SLICE_X106Y190       FDRE                                         r  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDRE (Prop_fdre_C_Q)         0.348     1.754 r  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/Q
                         net (fo=13, routed)          0.798     2.552    FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg_n_0_[2]
    SLICE_X108Y188       LUT3 (Prop_lut3_I1_O)        0.242     2.794 r  ODDR_3_i_3/O
                         net (fo=4, routed)           0.477     3.271    ODDR_3_i_3_n_0
    SLICE_X108Y190       LUT5 (Prop_lut5_I0_O)        0.105     3.376 r  ODDR_3_i_2/O
                         net (fo=1, routed)           3.621     6.997    main_basesoc_ethcore_mac_core_tx_gap_source_payload_data[5]
    OLOGIC_X0Y212        ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.593     9.593    eth_tx_clk
    OLOGIC_X0Y212        ODDR                                         r  ODDR_3/C
                         clock pessimism              0.007     9.600    
                         clock uncertainty           -0.058     9.542    
    OLOGIC_X0Y212        ODDR (Setup_oddr_C_D2)      -0.707     8.835    ODDR_3
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_1/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.538ns (9.703%)  route 5.006ns (90.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 9.585 - 8.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.405     1.405    eth_tx_clk
    SLICE_X108Y188       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y188       FDRE (Prop_fdre_C_Q)         0.433     1.838 r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           0.808     2.647    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_valid
    SLICE_X107Y190       LUT6 (Prop_lut6_I3_O)        0.105     2.752 r  ODDR_1_i_1/O
                         net (fo=2, routed)           4.198     6.950    ODDR_1_i_1_n_0
    OLOGIC_X0Y220        ODDR                                         r  ODDR_1/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.585     9.585    eth_tx_clk
    OLOGIC_X0Y220        ODDR                                         r  ODDR_1/C
                         clock pessimism              0.007     9.592    
                         clock uncertainty           -0.058     9.534    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.707     8.827    ODDR_1
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.695ns (12.532%)  route 4.851ns (87.468%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 9.591 - 8.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.406     1.406    eth_tx_clk
    SLICE_X106Y190       FDRE                                         r  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDRE (Prop_fdre_C_Q)         0.348     1.754 r  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/Q
                         net (fo=13, routed)          0.798     2.552    FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg_n_0_[2]
    SLICE_X108Y188       LUT3 (Prop_lut3_I1_O)        0.242     2.794 r  ODDR_3_i_3/O
                         net (fo=4, routed)           0.479     3.273    ODDR_3_i_3_n_0
    SLICE_X108Y191       LUT6 (Prop_lut6_I1_O)        0.105     3.378 r  ODDR_5_i_2/O
                         net (fo=1, routed)           3.574     6.952    main_basesoc_ethcore_mac_core_tx_gap_source_payload_data[7]
    OLOGIC_X0Y216        ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.591     9.591    eth_tx_clk
    OLOGIC_X0Y216        ODDR                                         r  ODDR_5/C
                         clock pessimism              0.007     9.598    
                         clock uncertainty           -0.058     9.540    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.707     8.833    ODDR_5
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_description_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 0.643ns (11.663%)  route 4.870ns (88.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 9.593 - 8.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.408     1.408    eth_tx_clk
    SLICE_X112Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y189       FDRE (Prop_fdre_C_Q)         0.433     1.841 r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[16]/Q
                         net (fo=1, routed)           0.680     2.521    main_basesoc_ethcore_mac_core_tx_crc_description[16]
    SLICE_X111Y189       LUT6 (Prop_lut6_I2_O)        0.105     2.626 f  ODDR_2_i_3/O
                         net (fo=1, routed)           0.254     2.880    ODDR_2_i_3_n_0
    SLICE_X111Y190       LUT6 (Prop_lut6_I4_O)        0.105     2.985 r  ODDR_2_i_1/O
                         net (fo=1, routed)           3.937     6.922    ODDR_2_i_1_n_0
    OLOGIC_X0Y211        ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.593     9.593    eth_tx_clk
    OLOGIC_X0Y211        ODDR                                         r  ODDR_2/C
                         clock pessimism              0.007     9.600    
                         clock uncertainty           -0.058     9.542    
    OLOGIC_X0Y211        ODDR (Setup_oddr_C_D1)      -0.707     8.835    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_description_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.589ns (11.056%)  route 4.738ns (88.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 9.591 - 8.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.406     1.406    eth_tx_clk
    SLICE_X110Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_fdre_C_Q)         0.379     1.785 r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[14]/Q
                         net (fo=1, routed)           0.658     2.443    main_basesoc_ethcore_mac_core_tx_crc_description[14]
    SLICE_X110Y189       LUT6 (Prop_lut6_I2_O)        0.105     2.548 f  ODDR_4_i_4/O
                         net (fo=1, routed)           0.340     2.888    ODDR_4_i_4_n_0
    SLICE_X110Y191       LUT6 (Prop_lut6_I4_O)        0.105     2.993 r  ODDR_4_i_2/O
                         net (fo=1, routed)           3.740     6.734    ODDR_4_i_2_n_0
    OLOGIC_X0Y215        ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.591     9.591    eth_tx_clk
    OLOGIC_X0Y215        ODDR                                         r  ODDR_4/C
                         clock pessimism              0.007     9.598    
                         clock uncertainty           -0.058     9.540    
    OLOGIC_X0Y215        ODDR (Setup_oddr_C_D2)      -0.707     8.833    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.695ns (13.709%)  route 4.375ns (86.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 9.593 - 8.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.406     1.406    eth_tx_clk
    SLICE_X106Y190       FDRE                                         r  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDRE (Prop_fdre_C_Q)         0.348     1.754 r  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[2]/Q
                         net (fo=13, routed)          0.798     2.552    FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg_n_0_[2]
    SLICE_X108Y188       LUT3 (Prop_lut3_I1_O)        0.242     2.794 r  ODDR_3_i_3/O
                         net (fo=4, routed)           0.823     3.617    ODDR_3_i_3_n_0
    SLICE_X108Y191       LUT5 (Prop_lut5_I0_O)        0.105     3.722 r  ODDR_3_i_1/O
                         net (fo=1, routed)           2.754     6.476    main_basesoc_ethcore_mac_core_tx_gap_source_payload_data[1]
    OLOGIC_X0Y212        ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.593     9.593    eth_tx_clk
    OLOGIC_X0Y212        ODDR                                         r  ODDR_3/C
                         clock pessimism              0.007     9.600    
                         clock uncertainty           -0.058     9.542    
    OLOGIC_X0Y212        ODDR (Setup_oddr_C_D1)      -0.707     8.835    ODDR_3
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_description_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.735ns (14.858%)  route 4.212ns (85.142%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 9.591 - 8.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.408     1.408    eth_tx_clk
    SLICE_X112Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y189       FDRE (Prop_fdre_C_Q)         0.398     1.806 r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[10]/Q
                         net (fo=1, routed)           0.684     2.491    main_basesoc_ethcore_mac_core_tx_crc_description[10]
    SLICE_X112Y189       LUT6 (Prop_lut6_I2_O)        0.232     2.723 f  ODDR_4_i_3/O
                         net (fo=1, routed)           0.517     3.240    ODDR_4_i_3_n_0
    SLICE_X109Y190       LUT6 (Prop_lut6_I4_O)        0.105     3.345 r  ODDR_4_i_1/O
                         net (fo=1, routed)           3.011     6.355    ODDR_4_i_1_n_0
    OLOGIC_X0Y215        ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.591     9.591    eth_tx_clk
    OLOGIC_X0Y215        ODDR                                         r  ODDR_4/C
                         clock pessimism              0.007     9.598    
                         clock uncertainty           -0.058     9.540    
    OLOGIC_X0Y215        ODDR (Setup_oddr_C_D1)      -0.707     8.833    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.589ns (11.964%)  route 4.334ns (88.036%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 9.591 - 8.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         1.407     1.407    eth_tx_clk
    SLICE_X110Y191       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y191       FDRE (Prop_fdre_C_Q)         0.379     1.786 r  main_basesoc_ethcore_mac_core_tx_crc_cnt_reg[1]/Q
                         net (fo=11, routed)          0.872     2.658    main_basesoc_ethcore_mac_core_tx_crc_cnt[1]
    SLICE_X115Y189       LUT6 (Prop_lut6_I3_O)        0.105     2.763 f  ODDR_5_i_3/O
                         net (fo=1, routed)           0.667     3.430    ODDR_5_i_3_n_0
    SLICE_X108Y190       LUT5 (Prop_lut5_I2_O)        0.105     3.535 r  ODDR_5_i_1/O
                         net (fo=1, routed)           2.795     6.330    main_basesoc_ethcore_mac_core_tx_gap_source_payload_data[3]
    OLOGIC_X0Y216        ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=158, routed)         1.591     9.591    eth_tx_clk
    OLOGIC_X0Y216        ODDR                                         r  ODDR_5/C
                         clock pessimism              0.007     9.598    
                         clock uncertainty           -0.058     9.540    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.707     8.833    ODDR_5
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  2.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.589     0.589    eth_tx_clk
    SLICE_X113Y190       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y190       FDSE (Prop_fdse_C_Q)         0.141     0.730 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[0]/Q
                         net (fo=2, routed)           0.102     0.832    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[0]
    SLICE_X112Y190       LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  main_basesoc_ethcore_mac_core_tx_crc_description[23]_i_1/O
                         net (fo=1, routed)           0.000     0.877    main_basesoc_ethcore_mac_core_tx_crc_description[23]_i_1_n_0
    SLICE_X112Y190       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.860     0.860    eth_tx_clk
    SLICE_X112Y190       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[23]/C
                         clock pessimism             -0.258     0.602    
    SLICE_X112Y190       FDRE (Hold_fdre_C_D)         0.121     0.723    main_basesoc_ethcore_mac_core_tx_crc_description_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.585     0.585    eth_tx_clk
    SLICE_X107Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y189       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[6]/Q
                         net (fo=1, routed)           0.117     0.843    main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg_n_0_[6]
    SLICE_X108Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.857     0.857    eth_tx_clk
    SLICE_X108Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[6]/C
                         clock pessimism             -0.234     0.624    
    SLICE_X108Y189       FDRE (Hold_fdre_C_D)         0.063     0.687    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.588     0.588    eth_tx_clk
    SLICE_X116Y187       FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y187       FDPE (Prop_fdpe_C_Q)         0.164     0.752 r  FDPE_10/Q
                         net (fo=1, routed)           0.055     0.807    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X116Y187       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.858     0.858    eth_tx_clk
    SLICE_X116Y187       FDPE                                         r  FDPE_11/C
                         clock pessimism             -0.270     0.588    
    SLICE_X116Y187       FDPE (Hold_fdpe_C_D)         0.060     0.648    FDPE_11
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 storage_10_dat1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.585     0.585    eth_tx_clk
    SLICE_X107Y188       FDRE                                         r  storage_10_dat1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y188       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  storage_10_dat1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.836    storage_10_dat1[5]
    SLICE_X107Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.855     0.855    eth_tx_clk
    SLICE_X107Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[5]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X107Y189       FDRE (Hold_fdre_C_D)         0.070     0.671    main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_reg_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.830%)  route 0.063ns (23.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.588     0.588    eth_tx_clk
    SLICE_X112Y188       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y188       FDSE (Prop_fdse_C_Q)         0.164     0.752 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[17]/Q
                         net (fo=2, routed)           0.063     0.815    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[17]
    SLICE_X113Y188       LUT5 (Prop_lut5_I0_O)        0.045     0.860 r  main_basesoc_ethcore_mac_core_tx_crc_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.860    main_basesoc_ethcore_mac_core_tx_crc_crc_next_reg[25]
    SLICE_X113Y188       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.859     0.859    eth_tx_clk
    SLICE_X113Y188       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[25]/C
                         clock pessimism             -0.258     0.601    
    SLICE_X113Y188       FDSE (Hold_fdse_C_D)         0.092     0.693    main_basesoc_ethcore_mac_core_tx_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.154%)  route 0.095ns (33.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.588     0.588    eth_tx_clk
    SLICE_X114Y188       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y188       FDSE (Prop_fdse_C_Q)         0.141     0.729 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[12]/Q
                         net (fo=2, routed)           0.095     0.824    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[12]
    SLICE_X115Y188       LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  main_basesoc_ethcore_mac_core_tx_crc_description[11]_i_1/O
                         net (fo=1, routed)           0.000     0.869    main_basesoc_ethcore_mac_core_tx_crc_description[11]_i_1_n_0
    SLICE_X115Y188       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.859     0.859    eth_tx_clk
    SLICE_X115Y188       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[11]/C
                         clock pessimism             -0.258     0.601    
    SLICE_X115Y188       FDRE (Hold_fdre_C_D)         0.091     0.692    main_basesoc_ethcore_mac_core_tx_crc_description_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.450%)  route 0.112ns (37.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.589     0.589    eth_tx_clk
    SLICE_X113Y190       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y190       FDSE (Prop_fdse_C_Q)         0.141     0.730 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[0]/Q
                         net (fo=2, routed)           0.112     0.842    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[0]
    SLICE_X114Y190       LUT6 (Prop_lut6_I0_O)        0.045     0.887 r  main_basesoc_ethcore_mac_core_tx_crc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.887    main_basesoc_ethcore_mac_core_tx_crc_crc_next_reg[8]
    SLICE_X114Y190       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.860     0.860    eth_tx_clk
    SLICE_X114Y190       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[8]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X114Y190       FDSE (Hold_fdse_C_D)         0.092     0.697    main_basesoc_ethcore_mac_core_tx_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_crc_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_description_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.611%)  route 0.116ns (38.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.588     0.588    eth_tx_clk
    SLICE_X114Y188       FDSE                                         r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y188       FDSE (Prop_fdse_C_Q)         0.141     0.729 r  main_basesoc_ethcore_mac_core_tx_crc_reg_reg[20]/Q
                         net (fo=2, routed)           0.116     0.845    main_basesoc_ethcore_mac_core_tx_crc_reg_reg_n_0_[20]
    SLICE_X115Y189       LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  main_basesoc_ethcore_mac_core_tx_crc_description[3]_i_1/O
                         net (fo=1, routed)           0.000     0.890    main_basesoc_ethcore_mac_core_tx_crc_description[3]_i_1_n_0
    SLICE_X115Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.859     0.859    eth_tx_clk
    SLICE_X115Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_description_reg[3]/C
                         clock pessimism             -0.255     0.604    
    SLICE_X115Y189       FDRE (Hold_fdre_C_D)         0.092     0.696    main_basesoc_ethcore_mac_core_tx_crc_description_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 storage_10_dat1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.061%)  route 0.159ns (52.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.584     0.584    eth_tx_clk
    SLICE_X107Y187       FDRE                                         r  storage_10_dat1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y187       FDRE (Prop_fdre_C_Q)         0.141     0.725 r  storage_10_dat1_reg[8]/Q
                         net (fo=1, routed)           0.159     0.883    storage_10_dat1[8]
    SLICE_X108Y187       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.855     0.855    eth_tx_clk
    SLICE_X108Y187       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[8]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X108Y187       FDRE (Hold_fdre_C_D)         0.063     0.685    main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.584     0.584    eth_tx_clk
    SLICE_X105Y187       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y187       FDRE (Prop_fdre_C_Q)         0.141     0.725 r  main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg[0]/Q
                         net (fo=1, routed)           0.174     0.899    main_basesoc_ethcore_mac_core_tx_cdc_cdc_dout_reg_n_0_[0]
    SLICE_X109Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=158, routed)         0.857     0.857    eth_tx_clk
    SLICE_X109Y189       FDRE                                         r  main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[0]/C
                         clock pessimism             -0.234     0.624    
    SLICE_X109Y189       FDRE (Hold_fdre_C_D)         0.070     0.694    main_basesoc_ethcore_mac_core_tx_crc_pipe_valid_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y220   ODDR_1/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y211   ODDR_2/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y212   ODDR_3/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y215   ODDR_4/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y216   ODDR_5/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X116Y187  FDPE_10/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X116Y187  FDPE_11/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y190  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_10/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_10/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_11/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_11/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y190  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y190  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_10/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_10/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_11/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X116Y187  FDPE_11/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y190  FSM_onehot_builder_liteethmac_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y190  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y190  FSM_onehot_builder_liteethmac_txdatapath_liteethmacpreambleinserter_state_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk200_p   | eth_mdio       | FDRE           | -        |     0.837 (r) | FAST    |     1.909 (r) | SLOW    | main_crg_clkout0 |
clk200_p   | serial_rx      | FDRE           | -        |     1.041 (r) | FAST    |     1.683 (r) | SLOW    | main_crg_clkout0 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.131 (r) | FAST    |     6.267 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -2.059 (f) | FAST    |     6.267 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.139 (r) | FAST    |     6.274 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -2.067 (f) | FAST    |     6.274 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.106 (r) | FAST    |     6.242 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -2.034 (f) | FAST    |     6.242 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.140 (r) | FAST    |     6.273 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -2.068 (f) | FAST    |     6.273 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.120 (r) | FAST    |     6.256 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -2.048 (f) | FAST    |     6.256 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.133 (r) | FAST    |     6.268 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -2.061 (f) | FAST    |     6.268 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.117 (r) | FAST    |     6.252 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -2.045 (f) | FAST    |     6.252 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.137 (r) | FAST    |     6.272 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -2.065 (f) | FAST    |     6.272 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.147 (r) | FAST    |     6.276 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.075 (f) | FAST    |     6.276 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.143 (r) | FAST    |     6.272 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -2.071 (f) | FAST    |     6.272 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.146 (r) | FAST    |     6.278 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -2.074 (f) | FAST    |     6.278 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.161 (r) | FAST    |     6.289 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.089 (f) | FAST    |     6.289 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.136 (r) | FAST    |     6.268 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -2.064 (f) | FAST    |     6.268 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.166 (r) | FAST    |     6.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.094 (f) | FAST    |     6.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.134 (r) | FAST    |     6.266 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -2.062 (f) | FAST    |     6.266 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.149 (r) | FAST    |     6.277 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.077 (f) | FAST    |     6.277 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -2.159 (r) | FAST    |     6.290 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -2.087 (f) | FAST    |     6.290 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -2.131 (r) | FAST    |     6.261 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -2.059 (f) | FAST    |     6.261 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -2.141 (r) | FAST    |     6.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -2.069 (f) | FAST    |     6.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -2.145 (r) | FAST    |     6.277 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -2.073 (f) | FAST    |     6.277 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -2.140 (r) | FAST    |     6.269 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -2.068 (f) | FAST    |     6.269 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -2.146 (r) | FAST    |     6.278 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -2.074 (f) | FAST    |     6.278 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -2.148 (r) | FAST    |     6.275 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -2.076 (f) | FAST    |     6.275 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -2.151 (r) | FAST    |     6.283 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -2.079 (f) | FAST    |     6.283 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -2.132 (r) | FAST    |     6.267 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -2.060 (f) | FAST    |     6.267 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -2.123 (r) | FAST    |     6.256 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -2.051 (f) | FAST    |     6.256 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -2.121 (r) | FAST    |     6.256 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -2.049 (f) | FAST    |     6.256 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -2.141 (r) | FAST    |     6.275 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -2.069 (f) | FAST    |     6.275 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -2.124 (r) | FAST    |     6.260 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -2.052 (f) | FAST    |     6.260 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -2.135 (r) | FAST    |     6.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -2.063 (f) | FAST    |     6.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -2.122 (r) | FAST    |     6.257 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -2.050 (f) | FAST    |     6.257 (f) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -2.130 (r) | FAST    |     6.265 (r) | SLOW    | main_crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -2.058 (f) | FAST    |     6.265 (f) | SLOW    | main_crg_clkout1 |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     3.041 (r) | SLOW    |    -1.112 (r) | FAST    |                  |
eth_rx_clk | eth_rx_ctl     | IDDR (IO)      | FIXED    |     3.041 (f) | SLOW    |    -1.112 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     3.043 (r) | SLOW    |    -1.114 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[0] | IDDR (IO)      | FIXED    |     3.043 (f) | SLOW    |    -1.114 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     3.037 (r) | SLOW    |    -1.109 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[1] | IDDR (IO)      | FIXED    |     3.037 (f) | SLOW    |    -1.109 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     3.039 (r) | SLOW    |    -1.110 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[2] | IDDR (IO)      | FIXED    |     3.039 (f) | SLOW    |    -1.110 (f) | FAST    |                  |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     3.036 (r) | SLOW    |    -1.107 (r) | FAST    |                  |
eth_rx_clk | eth_rx_data[3] | IDDR (IO)      | FIXED    |     3.036 (f) | SLOW    |    -1.107 (f) | FAST    |                  |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

-----------+----------------+----------------+-------+----------------+---------+----------------+---------+---------------------+
Reference  | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock      | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
-----------+----------------+----------------+-------+----------------+---------+----------------+---------+---------------------+
clk200_p   | da1_clk        | ODDR (IO)      | -     |     11.549 (r) | SLOW    |      4.354 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_clk        | ODDR (IO)      | -     |     11.549 (f) | SLOW    |      4.354 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[0]    | ODDR (IO)      | -     |     11.410 (r) | SLOW    |      4.296 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[0]    | ODDR (IO)      | -     |     11.410 (f) | SLOW    |      4.296 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[1]    | ODDR (IO)      | -     |     11.405 (r) | SLOW    |      4.291 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[1]    | ODDR (IO)      | -     |     11.405 (f) | SLOW    |      4.291 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[2]    | ODDR (IO)      | -     |     11.401 (r) | SLOW    |      4.290 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[2]    | ODDR (IO)      | -     |     11.401 (f) | SLOW    |      4.290 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[3]    | ODDR (IO)      | -     |     11.404 (r) | SLOW    |      4.293 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[3]    | ODDR (IO)      | -     |     11.404 (f) | SLOW    |      4.293 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[4]    | ODDR (IO)      | -     |     11.413 (r) | SLOW    |      4.299 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[4]    | ODDR (IO)      | -     |     11.413 (f) | SLOW    |      4.299 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[5]    | ODDR (IO)      | -     |     11.417 (r) | SLOW    |      4.303 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[5]    | ODDR (IO)      | -     |     11.417 (f) | SLOW    |      4.303 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[6]    | ODDR (IO)      | -     |     11.414 (r) | SLOW    |      4.303 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[6]    | ODDR (IO)      | -     |     11.414 (f) | SLOW    |      4.303 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[7]    | ODDR (IO)      | -     |     11.422 (r) | SLOW    |      4.311 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[7]    | ODDR (IO)      | -     |     11.422 (f) | SLOW    |      4.311 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[8]    | ODDR (IO)      | -     |     11.510 (r) | SLOW    |      4.320 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[8]    | ODDR (IO)      | -     |     11.510 (f) | SLOW    |      4.320 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[9]    | ODDR (IO)      | -     |     11.510 (r) | SLOW    |      4.320 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[9]    | ODDR (IO)      | -     |     11.510 (f) | SLOW    |      4.320 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[10]   | ODDR (IO)      | -     |     11.390 (r) | SLOW    |      4.279 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[10]   | ODDR (IO)      | -     |     11.390 (f) | SLOW    |      4.279 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[11]   | ODDR (IO)      | -     |     11.392 (r) | SLOW    |      4.280 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[11]   | ODDR (IO)      | -     |     11.392 (f) | SLOW    |      4.280 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[12]   | ODDR (IO)      | -     |     11.509 (r) | SLOW    |      4.319 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[12]   | ODDR (IO)      | -     |     11.509 (f) | SLOW    |      4.319 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[13]   | ODDR (IO)      | -     |     11.512 (r) | SLOW    |      4.322 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_data[13]   | ODDR (IO)      | -     |     11.512 (f) | SLOW    |      4.322 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da1_wrt        | ODDR (IO)      | -     |     11.389 (r) | SLOW    |      4.274 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da1_wrt        | ODDR (IO)      | -     |     11.389 (f) | SLOW    |      4.274 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_clk        | ODDR (IO)      | -     |     11.418 (r) | SLOW    |      4.304 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_clk        | ODDR (IO)      | -     |     11.418 (f) | SLOW    |      4.304 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[0]    | ODDR (IO)      | -     |     11.348 (r) | SLOW    |      4.233 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[0]    | ODDR (IO)      | -     |     11.348 (f) | SLOW    |      4.233 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[1]    | ODDR (IO)      | -     |     11.362 (r) | SLOW    |      4.248 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[1]    | ODDR (IO)      | -     |     11.362 (f) | SLOW    |      4.248 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[2]    | ODDR (IO)      | -     |     11.360 (r) | SLOW    |      4.243 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[2]    | ODDR (IO)      | -     |     11.360 (f) | SLOW    |      4.243 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[3]    | ODDR (IO)      | -     |     11.363 (r) | SLOW    |      4.247 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[3]    | ODDR (IO)      | -     |     11.363 (f) | SLOW    |      4.247 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[4]    | ODDR (IO)      | -     |     11.403 (r) | SLOW    |      4.286 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[4]    | ODDR (IO)      | -     |     11.403 (f) | SLOW    |      4.286 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[5]    | ODDR (IO)      | -     |     11.406 (r) | SLOW    |      4.289 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[5]    | ODDR (IO)      | -     |     11.406 (f) | SLOW    |      4.289 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[6]    | ODDR (IO)      | -     |     11.398 (r) | SLOW    |      4.288 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[6]    | ODDR (IO)      | -     |     11.398 (f) | SLOW    |      4.288 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[7]    | ODDR (IO)      | -     |     11.395 (r) | SLOW    |      4.285 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[7]    | ODDR (IO)      | -     |     11.395 (f) | SLOW    |      4.285 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[8]    | ODDR (IO)      | -     |     11.385 (r) | SLOW    |      4.275 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[8]    | ODDR (IO)      | -     |     11.385 (f) | SLOW    |      4.275 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[9]    | ODDR (IO)      | -     |     11.386 (r) | SLOW    |      4.276 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[9]    | ODDR (IO)      | -     |     11.386 (f) | SLOW    |      4.276 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[10]   | ODDR (IO)      | -     |     11.412 (r) | SLOW    |      4.300 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[10]   | ODDR (IO)      | -     |     11.412 (f) | SLOW    |      4.300 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[11]   | ODDR (IO)      | -     |     11.408 (r) | SLOW    |      4.296 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[11]   | ODDR (IO)      | -     |     11.408 (f) | SLOW    |      4.296 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[12]   | ODDR (IO)      | -     |     11.401 (r) | SLOW    |      4.284 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[12]   | ODDR (IO)      | -     |     11.401 (f) | SLOW    |      4.284 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[13]   | ODDR (IO)      | -     |     11.393 (r) | SLOW    |      4.276 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_data[13]   | ODDR (IO)      | -     |     11.393 (f) | SLOW    |      4.276 (f) | FAST    | main_crg_clkout0    |
clk200_p   | da2_wrt        | ODDR (IO)      | -     |     11.405 (r) | SLOW    |      4.291 (r) | FAST    | main_crg_clkout0    |
clk200_p   | da2_wrt        | ODDR (IO)      | -     |     11.405 (f) | SLOW    |      4.291 (f) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[0]    | FDRE           | -     |     12.762 (r) | SLOW    |      4.482 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[1]    | FDRE           | -     |     12.265 (r) | SLOW    |      4.212 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[2]    | FDRE           | -     |     12.872 (r) | SLOW    |      4.561 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[3]    | FDRE           | -     |     12.027 (r) | SLOW    |      4.085 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[4]    | FDRE           | -     |     12.634 (r) | SLOW    |      4.422 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[5]    | FDRE           | -     |     12.146 (r) | SLOW    |      4.155 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[6]    | FDRE           | -     |     12.882 (r) | SLOW    |      4.555 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[7]    | FDRE           | -     |     12.394 (r) | SLOW    |      4.281 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[8]    | FDRE           | -     |     11.915 (r) | SLOW    |      4.022 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[9]    | FDRE           | -     |     11.905 (r) | SLOW    |      4.037 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[10]   | FDRE           | -     |     11.897 (r) | SLOW    |      4.010 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[11]   | FDRE           | -     |     12.034 (r) | SLOW    |      4.072 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[12]   | FDRE           | -     |     12.007 (r) | SLOW    |      4.074 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[13]   | FDRE           | -     |     12.144 (r) | SLOW    |      4.121 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[14]   | FDRE           | -     |     11.898 (r) | SLOW    |      4.022 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[15]   | FDRE           | -     |     11.914 (r) | SLOW    |      4.019 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[16]   | FDRE           | -     |     13.030 (r) | SLOW    |      4.606 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[17]   | FDRE           | -     |     12.551 (r) | SLOW    |      4.382 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[18]   | FDRE           | -     |     12.425 (r) | SLOW    |      4.304 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[19]   | FDRE           | -     |     12.796 (r) | SLOW    |      4.498 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[20]   | FDRE           | -     |     12.315 (r) | SLOW    |      4.251 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[21]   | FDRE           | -     |     12.906 (r) | SLOW    |      4.550 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[22]   | FDRE           | -     |     12.178 (r) | SLOW    |      4.167 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[23]   | FDRE           | -     |     12.913 (r) | SLOW    |      4.552 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[24]   | FDRE           | -     |     13.392 (r) | SLOW    |      4.823 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[25]   | FDRE           | -     |     13.147 (r) | SLOW    |      4.704 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[26]   | FDRE           | -     |     13.502 (r) | SLOW    |      4.888 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[27]   | FDRE           | -     |     13.647 (r) | SLOW    |      4.948 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[28]   | FDRE           | -     |     13.764 (r) | SLOW    |      5.027 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[29]   | FDRE           | -     |     14.001 (r) | SLOW    |      5.136 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[30]   | FDRE           | -     |     14.111 (r) | SLOW    |      5.202 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dq[31]   | FDRE           | -     |     13.757 (r) | SLOW    |      5.013 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[0] | FDRE           | -     |     12.410 (r) | SLOW    |      4.245 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[1] | FDRE           | -     |     11.819 (r) | SLOW    |      3.943 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[2] | FDRE           | -     |     12.570 (r) | SLOW    |      4.326 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_n[3] | FDRE           | -     |     12.805 (r) | SLOW    |      4.463 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[0] | FDRE           | -     |     12.411 (r) | SLOW    |      4.244 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[1] | FDRE           | -     |     11.820 (r) | SLOW    |      3.947 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[2] | FDRE           | -     |     12.571 (r) | SLOW    |      4.330 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_dqs_p[3] | FDRE           | -     |     12.806 (r) | SLOW    |      4.465 (r) | FAST    | main_crg_clkout0    |
clk200_p   | eth_mdc        | FDRE           | -     |     17.987 (r) | SLOW    |      7.791 (r) | FAST    | main_crg_clkout0    |
clk200_p   | eth_mdio       | FDRE           | -     |     18.213 (r) | SLOW    |      6.587 (r) | FAST    | main_crg_clkout0    |
clk200_p   | eth_rst_n      | FDRE           | -     |     18.604 (r) | SLOW    |      7.533 (r) | FAST    | main_crg_clkout0    |
clk200_p   | serial_tx      | FDSE           | -     |     16.641 (r) | SLOW    |      6.758 (r) | FAST    | main_crg_clkout0    |
clk200_p   | ddram_a[0]     | OSERDESE2 (IO) | -     |      9.355 (r) | SLOW    |      3.611 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[1]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      3.636 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[2]     | OSERDESE2 (IO) | -     |      9.363 (r) | SLOW    |      3.619 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[3]     | OSERDESE2 (IO) | -     |      9.370 (r) | SLOW    |      3.626 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[4]     | OSERDESE2 (IO) | -     |      9.385 (r) | SLOW    |      3.638 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[5]     | OSERDESE2 (IO) | -     |      9.344 (r) | SLOW    |      3.596 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[6]     | OSERDESE2 (IO) | -     |      9.366 (r) | SLOW    |      3.617 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[7]     | OSERDESE2 (IO) | -     |      9.353 (r) | SLOW    |      3.603 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[8]     | OSERDESE2 (IO) | -     |      9.363 (r) | SLOW    |      3.613 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[9]     | OSERDESE2 (IO) | -     |      9.357 (r) | SLOW    |      3.607 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[10]    | OSERDESE2 (IO) | -     |      9.376 (r) | SLOW    |      3.626 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[11]    | OSERDESE2 (IO) | -     |      9.367 (r) | SLOW    |      3.617 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[12]    | OSERDESE2 (IO) | -     |      9.375 (r) | SLOW    |      3.625 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[13]    | OSERDESE2 (IO) | -     |      9.359 (r) | SLOW    |      3.609 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_a[14]    | OSERDESE2 (IO) | -     |      9.355 (r) | SLOW    |      3.608 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ba[0]    | OSERDESE2 (IO) | -     |      9.365 (r) | SLOW    |      3.620 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ba[1]    | OSERDESE2 (IO) | -     |      9.361 (r) | SLOW    |      3.616 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ba[2]    | OSERDESE2 (IO) | -     |      9.352 (r) | SLOW    |      3.608 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_cas_n    | OSERDESE2 (IO) | -     |      9.343 (r) | SLOW    |      3.600 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_cke      | OSERDESE2 (IO) | -     |      9.328 (r) | SLOW    |      3.584 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_clk_n    | OSERDESE2 (IO) | -     |      9.471 (r) | SLOW    |      3.566 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_clk_p    | OSERDESE2 (IO) | -     |      9.470 (r) | SLOW    |      3.565 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_cs_n     | OSERDESE2 (IO) | -     |      9.375 (r) | SLOW    |      3.628 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[0]    | OSERDESE2 (IO) | -     |      9.325 (r) | SLOW    |      3.587 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[1]    | OSERDESE2 (IO) | -     |      9.311 (r) | SLOW    |      3.576 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[2]    | OSERDESE2 (IO) | -     |      9.309 (r) | SLOW    |      3.576 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dm[3]    | OSERDESE2 (IO) | -     |      9.328 (r) | SLOW    |      3.589 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[0]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.275 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[1]    | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.266 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[2]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.302 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[3]    | OSERDESE2 (IO) | -     |     10.296 (r) | SLOW    |      3.265 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[4]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.287 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[5]    | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.271 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[6]    | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.291 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[7]    | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.268 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[8]    | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.246 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[9]    | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.250 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[10]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.255 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[11]   | OSERDESE2 (IO) | -     |     10.287 (r) | SLOW    |      3.234 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[12]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.265 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[13]   | OSERDESE2 (IO) | -     |     10.287 (r) | SLOW    |      3.230 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[14]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.266 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[15]   | OSERDESE2 (IO) | -     |     10.284 (r) | SLOW    |      3.242 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[16]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.242 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[17]   | OSERDESE2 (IO) | -     |     10.290 (r) | SLOW    |      3.268 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[18]   | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.252 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[19]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.256 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[20]   | OSERDESE2 (IO) | -     |     10.286 (r) | SLOW    |      3.252 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[21]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.254 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[22]   | OSERDESE2 (IO) | -     |     10.284 (r) | SLOW    |      3.243 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[23]   | OSERDESE2 (IO) | -     |     10.293 (r) | SLOW    |      3.250 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[24]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.272 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[25]   | OSERDESE2 (IO) | -     |     10.296 (r) | SLOW    |      3.282 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[26]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.284 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[27]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.264 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[28]   | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.283 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[29]   | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.274 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[30]   | OSERDESE2 (IO) | -     |     10.300 (r) | SLOW    |      3.286 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dq[31]   | OSERDESE2 (IO) | -     |     10.298 (r) | SLOW    |      3.274 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_odt      | OSERDESE2 (IO) | -     |      9.324 (r) | SLOW    |      3.581 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_ras_n    | OSERDESE2 (IO) | -     |      9.341 (r) | SLOW    |      3.598 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_reset_n  | OSERDESE2 (IO) | -     |      9.623 (r) | SLOW    |      3.730 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_we_n     | OSERDESE2 (IO) | -     |      9.375 (r) | SLOW    |      3.628 (r) | FAST    | main_crg_clkout1    |
clk200_p   | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     11.547 (r) | SLOW    |      4.498 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     11.539 (r) | SLOW    |      4.475 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_n[2] | OSERDESE2 (IO) | -     |     11.536 (r) | SLOW    |      4.481 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_n[3] | OSERDESE2 (IO) | -     |     11.547 (r) | SLOW    |      4.500 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     11.548 (r) | SLOW    |      4.497 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     11.540 (r) | SLOW    |      4.478 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[2] | OSERDESE2 (IO) | -     |     11.537 (r) | SLOW    |      4.484 (r) | FAST    | main_crg_clkout2    |
clk200_p   | ddram_dqs_p[3] | OSERDESE2 (IO) | -     |     11.548 (r) | SLOW    |      4.502 (r) | FAST    | main_crg_clkout2    |
eth_rx_clk | eth_clocks_tx  | ODDR (IO)      | -     |     11.819 (r) | SLOW    |      5.758 (r) | FAST    | main_ethphy_clkout1 |
eth_rx_clk | eth_clocks_tx  | ODDR (IO)      | -     |     11.819 (f) | SLOW    |      5.758 (f) | FAST    | main_ethphy_clkout1 |
eth_tx_clk | eth_tx_ctl     | ODDR (IO)      | -     |      5.019 (r) | SLOW    |      1.929 (r) | FAST    |                     |
eth_tx_clk | eth_tx_ctl     | ODDR (IO)      | -     |      5.019 (f) | SLOW    |      1.929 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[0] | ODDR (IO)      | -     |      5.041 (r) | SLOW    |      1.947 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[0] | ODDR (IO)      | -     |      5.041 (f) | SLOW    |      1.947 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[1] | ODDR (IO)      | -     |      5.039 (r) | SLOW    |      1.945 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[1] | ODDR (IO)      | -     |      5.039 (f) | SLOW    |      1.945 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[2] | ODDR (IO)      | -     |      5.048 (r) | SLOW    |      1.955 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[2] | ODDR (IO)      | -     |      5.048 (f) | SLOW    |      1.955 (f) | FAST    |                     |
eth_tx_clk | eth_tx_data[3] | ODDR (IO)      | -     |      5.054 (r) | SLOW    |      1.961 (r) | FAST    |                     |
eth_tx_clk | eth_tx_data[3] | ODDR (IO)      | -     |      5.054 (f) | SLOW    |      1.961 (f) | FAST    |                     |
-----------+----------------+----------------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p   | clk200_p    |        11.416 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk200_p    |        -0.847 | FAST    |               |         |               |         |               |         |
clk200_p   | eth_rx_clk  |         9.131 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.768 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_rx_clk  |         1.974 | SLOW    |               |         |               |         |               |         |
clk200_p   | eth_tx_clk  |         9.079 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_tx_clk  |         2.103 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         6.250 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 4.260 ns
Ideal Clock Offset to Actual Clock: 4.164 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.131 (r) | FAST    |   6.267 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.059 (f) | FAST    |   6.267 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.139 (r) | FAST    |   6.274 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.067 (f) | FAST    |   6.274 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.106 (r) | FAST    |   6.242 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.034 (f) | FAST    |   6.242 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.140 (r) | FAST    |   6.273 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.068 (f) | FAST    |   6.273 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.120 (r) | FAST    |   6.256 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.048 (f) | FAST    |   6.256 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.133 (r) | FAST    |   6.268 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.061 (f) | FAST    |   6.268 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.117 (r) | FAST    |   6.252 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.045 (f) | FAST    |   6.252 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.137 (r) | FAST    |   6.272 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.065 (f) | FAST    |   6.272 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.147 (r) | FAST    |   6.276 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.075 (f) | FAST    |   6.276 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.143 (r) | FAST    |   6.272 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.071 (f) | FAST    |   6.272 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.146 (r) | FAST    |   6.278 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.074 (f) | FAST    |   6.278 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.161 (r) | FAST    |   6.289 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.089 (f) | FAST    |   6.289 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.136 (r) | FAST    |   6.268 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.064 (f) | FAST    |   6.268 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.166 (r) | FAST    |   6.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.094 (f) | FAST    |   6.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.134 (r) | FAST    |   6.266 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.062 (f) | FAST    |   6.266 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.149 (r) | FAST    |   6.277 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.077 (f) | FAST    |   6.277 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -2.159 (r) | FAST    |   6.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -2.087 (f) | FAST    |   6.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -2.131 (r) | FAST    |   6.261 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -2.059 (f) | FAST    |   6.261 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -2.141 (r) | FAST    |   6.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -2.069 (f) | FAST    |   6.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -2.145 (r) | FAST    |   6.277 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -2.073 (f) | FAST    |   6.277 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -2.140 (r) | FAST    |   6.269 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -2.068 (f) | FAST    |   6.269 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -2.146 (r) | FAST    |   6.278 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -2.074 (f) | FAST    |   6.278 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -2.148 (r) | FAST    |   6.275 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -2.076 (f) | FAST    |   6.275 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -2.151 (r) | FAST    |   6.283 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -2.079 (f) | FAST    |   6.283 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -2.132 (r) | FAST    |   6.267 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -2.060 (f) | FAST    |   6.267 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -2.123 (r) | FAST    |   6.256 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -2.051 (f) | FAST    |   6.256 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -2.121 (r) | FAST    |   6.256 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -2.049 (f) | FAST    |   6.256 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -2.141 (r) | FAST    |   6.275 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -2.069 (f) | FAST    |   6.275 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -2.124 (r) | FAST    |   6.260 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -2.052 (f) | FAST    |   6.260 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -2.135 (r) | FAST    |   6.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -2.063 (f) | FAST    |   6.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -2.122 (r) | FAST    |   6.257 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -2.050 (f) | FAST    |   6.257 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -2.130 (r) | FAST    |   6.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -2.058 (f) | FAST    |   6.265 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.034 (f) | FAST    |   6.294 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.936 ns
Ideal Clock Offset to Actual Clock: -2.075 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.043 (r) | SLOW    |  -1.114 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |   3.043 (f) | SLOW    |  -1.114 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.037 (r) | SLOW    |  -1.109 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.037 (f) | SLOW    |  -1.109 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.039 (r) | SLOW    |  -1.110 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.039 (f) | SLOW    |  -1.110 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.036 (r) | SLOW    |  -1.107 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.036 (f) | SLOW    |  -1.107 (f) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.043 (r) | SLOW    |  -1.107 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.121 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
da1_data[0]        |   11.410 (r) | SLOW    |   4.296 (r) | FAST    |    0.019 |
da1_data[0]        |   11.410 (f) | SLOW    |   4.296 (f) | FAST    |    0.019 |
da1_data[1]        |   11.405 (r) | SLOW    |   4.291 (r) | FAST    |    0.015 |
da1_data[1]        |   11.405 (f) | SLOW    |   4.291 (f) | FAST    |    0.015 |
da1_data[2]        |   11.401 (r) | SLOW    |   4.290 (r) | FAST    |    0.012 |
da1_data[2]        |   11.401 (f) | SLOW    |   4.290 (f) | FAST    |    0.012 |
da1_data[3]        |   11.404 (r) | SLOW    |   4.293 (r) | FAST    |    0.014 |
da1_data[3]        |   11.404 (f) | SLOW    |   4.293 (f) | FAST    |    0.014 |
da1_data[4]        |   11.413 (r) | SLOW    |   4.299 (r) | FAST    |    0.022 |
da1_data[4]        |   11.413 (f) | SLOW    |   4.299 (f) | FAST    |    0.022 |
da1_data[5]        |   11.417 (r) | SLOW    |   4.303 (r) | FAST    |    0.026 |
da1_data[5]        |   11.417 (f) | SLOW    |   4.303 (f) | FAST    |    0.026 |
da1_data[6]        |   11.414 (r) | SLOW    |   4.303 (r) | FAST    |    0.024 |
da1_data[6]        |   11.414 (f) | SLOW    |   4.303 (f) | FAST    |    0.024 |
da1_data[7]        |   11.422 (r) | SLOW    |   4.311 (r) | FAST    |    0.032 |
da1_data[7]        |   11.422 (f) | SLOW    |   4.311 (f) | FAST    |    0.032 |
da1_data[8]        |   11.510 (r) | SLOW    |   4.320 (r) | FAST    |    0.119 |
da1_data[8]        |   11.510 (f) | SLOW    |   4.320 (f) | FAST    |    0.119 |
da1_data[9]        |   11.510 (r) | SLOW    |   4.320 (r) | FAST    |    0.119 |
da1_data[9]        |   11.510 (f) | SLOW    |   4.320 (f) | FAST    |    0.119 |
da1_data[10]       |   11.390 (r) | SLOW    |   4.279 (r) | FAST    |    0.000 |
da1_data[10]       |   11.390 (f) | SLOW    |   4.279 (f) | FAST    |    0.000 |
da1_data[11]       |   11.392 (r) | SLOW    |   4.280 (r) | FAST    |    0.001 |
da1_data[11]       |   11.392 (f) | SLOW    |   4.280 (f) | FAST    |    0.001 |
da1_data[12]       |   11.509 (r) | SLOW    |   4.319 (r) | FAST    |    0.119 |
da1_data[12]       |   11.509 (f) | SLOW    |   4.319 (f) | FAST    |    0.119 |
da1_data[13]       |   11.512 (r) | SLOW    |   4.322 (r) | FAST    |    0.121 |
da1_data[13]       |   11.512 (f) | SLOW    |   4.322 (f) | FAST    |    0.121 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.512 (r) | SLOW    |   4.279 (r) | FAST    |    0.121 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.067 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
da2_data[0]        |   11.348 (r) | SLOW    |   4.233 (r) | FAST    |    0.000 |
da2_data[0]        |   11.348 (f) | SLOW    |   4.233 (f) | FAST    |    0.000 |
da2_data[1]        |   11.362 (r) | SLOW    |   4.248 (r) | FAST    |    0.014 |
da2_data[1]        |   11.362 (f) | SLOW    |   4.248 (f) | FAST    |    0.014 |
da2_data[2]        |   11.360 (r) | SLOW    |   4.243 (r) | FAST    |    0.012 |
da2_data[2]        |   11.360 (f) | SLOW    |   4.243 (f) | FAST    |    0.012 |
da2_data[3]        |   11.363 (r) | SLOW    |   4.247 (r) | FAST    |    0.015 |
da2_data[3]        |   11.363 (f) | SLOW    |   4.247 (f) | FAST    |    0.015 |
da2_data[4]        |   11.403 (r) | SLOW    |   4.286 (r) | FAST    |    0.056 |
da2_data[4]        |   11.403 (f) | SLOW    |   4.286 (f) | FAST    |    0.056 |
da2_data[5]        |   11.406 (r) | SLOW    |   4.289 (r) | FAST    |    0.059 |
da2_data[5]        |   11.406 (f) | SLOW    |   4.289 (f) | FAST    |    0.059 |
da2_data[6]        |   11.398 (r) | SLOW    |   4.288 (r) | FAST    |    0.054 |
da2_data[6]        |   11.398 (f) | SLOW    |   4.288 (f) | FAST    |    0.054 |
da2_data[7]        |   11.395 (r) | SLOW    |   4.285 (r) | FAST    |    0.052 |
da2_data[7]        |   11.395 (f) | SLOW    |   4.285 (f) | FAST    |    0.052 |
da2_data[8]        |   11.385 (r) | SLOW    |   4.275 (r) | FAST    |    0.042 |
da2_data[8]        |   11.385 (f) | SLOW    |   4.275 (f) | FAST    |    0.042 |
da2_data[9]        |   11.386 (r) | SLOW    |   4.276 (r) | FAST    |    0.043 |
da2_data[9]        |   11.386 (f) | SLOW    |   4.276 (f) | FAST    |    0.043 |
da2_data[10]       |   11.412 (r) | SLOW    |   4.300 (r) | FAST    |    0.067 |
da2_data[10]       |   11.412 (f) | SLOW    |   4.300 (f) | FAST    |    0.067 |
da2_data[11]       |   11.408 (r) | SLOW    |   4.296 (r) | FAST    |    0.063 |
da2_data[11]       |   11.408 (f) | SLOW    |   4.296 (f) | FAST    |    0.063 |
da2_data[12]       |   11.401 (r) | SLOW    |   4.284 (r) | FAST    |    0.053 |
da2_data[12]       |   11.401 (f) | SLOW    |   4.284 (f) | FAST    |    0.053 |
da2_data[13]       |   11.393 (r) | SLOW    |   4.276 (r) | FAST    |    0.045 |
da2_data[13]       |   11.393 (f) | SLOW    |   4.276 (f) | FAST    |    0.045 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.412 (r) | SLOW    |   4.233 (r) | FAST    |    0.067 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.042 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   9.355 (r) | SLOW    |   3.611 (r) | FAST    |    0.016 |
ddram_a[1]         |   9.383 (r) | SLOW    |   3.636 (r) | FAST    |    0.040 |
ddram_a[2]         |   9.363 (r) | SLOW    |   3.619 (r) | FAST    |    0.023 |
ddram_a[3]         |   9.370 (r) | SLOW    |   3.626 (r) | FAST    |    0.030 |
ddram_a[4]         |   9.385 (r) | SLOW    |   3.638 (r) | FAST    |    0.042 |
ddram_a[5]         |   9.344 (r) | SLOW    |   3.596 (r) | FAST    |    0.000 |
ddram_a[6]         |   9.366 (r) | SLOW    |   3.617 (r) | FAST    |    0.023 |
ddram_a[7]         |   9.353 (r) | SLOW    |   3.603 (r) | FAST    |    0.009 |
ddram_a[8]         |   9.363 (r) | SLOW    |   3.613 (r) | FAST    |    0.020 |
ddram_a[9]         |   9.357 (r) | SLOW    |   3.607 (r) | FAST    |    0.014 |
ddram_a[10]        |   9.376 (r) | SLOW    |   3.626 (r) | FAST    |    0.032 |
ddram_a[11]        |   9.367 (r) | SLOW    |   3.617 (r) | FAST    |    0.023 |
ddram_a[12]        |   9.375 (r) | SLOW    |   3.625 (r) | FAST    |    0.031 |
ddram_a[13]        |   9.359 (r) | SLOW    |   3.609 (r) | FAST    |    0.015 |
ddram_a[14]        |   9.355 (r) | SLOW    |   3.608 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.385 (r) | SLOW    |   3.596 (r) | FAST    |    0.042 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.013 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   9.365 (r) | SLOW    |   3.620 (r) | FAST    |    0.013 |
ddram_ba[1]        |   9.361 (r) | SLOW    |   3.616 (r) | FAST    |    0.009 |
ddram_ba[2]        |   9.352 (r) | SLOW    |   3.608 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.365 (r) | SLOW    |   3.608 (r) | FAST    |    0.013 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.020 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   9.325 (r) | SLOW    |   3.587 (r) | FAST    |    0.017 |
ddram_dm[1]        |   9.311 (r) | SLOW    |   3.576 (r) | FAST    |    0.003 |
ddram_dm[2]        |   9.309 (r) | SLOW    |   3.576 (r) | FAST    |    0.000 |
ddram_dm[3]        |   9.328 (r) | SLOW    |   3.589 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.328 (r) | SLOW    |   3.576 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.214 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   12.762 (r) | SLOW    |   3.275 (r) | FAST    |    0.865 |
ddram_dq[1]        |   12.265 (r) | SLOW    |   3.266 (r) | FAST    |    0.368 |
ddram_dq[2]        |   12.872 (r) | SLOW    |   3.302 (r) | FAST    |    0.975 |
ddram_dq[3]        |   12.027 (r) | SLOW    |   3.265 (r) | FAST    |    0.130 |
ddram_dq[4]        |   12.634 (r) | SLOW    |   3.287 (r) | FAST    |    0.737 |
ddram_dq[5]        |   12.146 (r) | SLOW    |   3.271 (r) | FAST    |    0.249 |
ddram_dq[6]        |   12.882 (r) | SLOW    |   3.291 (r) | FAST    |    0.985 |
ddram_dq[7]        |   12.394 (r) | SLOW    |   3.268 (r) | FAST    |    0.497 |
ddram_dq[8]        |   11.915 (r) | SLOW    |   3.246 (r) | FAST    |    0.018 |
ddram_dq[9]        |   11.905 (r) | SLOW    |   3.250 (r) | FAST    |    0.020 |
ddram_dq[10]       |   11.897 (r) | SLOW    |   3.255 (r) | FAST    |    0.025 |
ddram_dq[11]       |   12.034 (r) | SLOW    |   3.234 (r) | FAST    |    0.137 |
ddram_dq[12]       |   12.007 (r) | SLOW    |   3.265 (r) | FAST    |    0.110 |
ddram_dq[13]       |   12.144 (r) | SLOW    |   3.230 (r) | FAST    |    0.247 |
ddram_dq[14]       |   11.898 (r) | SLOW    |   3.266 (r) | FAST    |    0.037 |
ddram_dq[15]       |   11.914 (r) | SLOW    |   3.242 (r) | FAST    |    0.017 |
ddram_dq[16]       |   13.030 (r) | SLOW    |   3.242 (r) | FAST    |    1.133 |
ddram_dq[17]       |   12.551 (r) | SLOW    |   3.268 (r) | FAST    |    0.654 |
ddram_dq[18]       |   12.425 (r) | SLOW    |   3.252 (r) | FAST    |    0.528 |
ddram_dq[19]       |   12.796 (r) | SLOW    |   3.256 (r) | FAST    |    0.900 |
ddram_dq[20]       |   12.315 (r) | SLOW    |   3.252 (r) | FAST    |    0.418 |
ddram_dq[21]       |   12.906 (r) | SLOW    |   3.254 (r) | FAST    |    1.010 |
ddram_dq[22]       |   12.178 (r) | SLOW    |   3.243 (r) | FAST    |    0.282 |
ddram_dq[23]       |   12.913 (r) | SLOW    |   3.250 (r) | FAST    |    1.016 |
ddram_dq[24]       |   13.392 (r) | SLOW    |   3.272 (r) | FAST    |    1.495 |
ddram_dq[25]       |   13.147 (r) | SLOW    |   3.282 (r) | FAST    |    1.250 |
ddram_dq[26]       |   13.502 (r) | SLOW    |   3.284 (r) | FAST    |    1.605 |
ddram_dq[27]       |   13.647 (r) | SLOW    |   3.264 (r) | FAST    |    1.751 |
ddram_dq[28]       |   13.764 (r) | SLOW    |   3.283 (r) | FAST    |    1.868 |
ddram_dq[29]       |   14.001 (r) | SLOW    |   3.274 (r) | FAST    |    2.104 |
ddram_dq[30]       |   14.111 (r) | SLOW    |   3.286 (r) | FAST    |    2.214 |
ddram_dq[31]       |   13.757 (r) | SLOW    |   3.274 (r) | FAST    |    1.861 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.111 (r) | SLOW    |   3.230 (r) | FAST    |    2.214 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.986 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.410 (r) | SLOW    |   4.245 (r) | FAST    |    0.591 |
ddram_dqs_n[1]     |   11.819 (r) | SLOW    |   3.943 (r) | FAST    |    0.000 |
ddram_dqs_n[2]     |   12.570 (r) | SLOW    |   4.326 (r) | FAST    |    0.751 |
ddram_dqs_n[3]     |   12.805 (r) | SLOW    |   4.463 (r) | FAST    |    0.985 |
ddram_dqs_p[0]     |   12.411 (r) | SLOW    |   4.244 (r) | FAST    |    0.592 |
ddram_dqs_p[1]     |   11.820 (r) | SLOW    |   3.947 (r) | FAST    |    0.003 |
ddram_dqs_p[2]     |   12.571 (r) | SLOW    |   4.330 (r) | FAST    |    0.752 |
ddram_dqs_p[3]     |   12.806 (r) | SLOW    |   4.465 (r) | FAST    |    0.986 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.806 (r) | SLOW    |   3.943 (r) | FAST    |    0.986 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.016 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.041 (r) | SLOW    |   1.947 (r) | FAST    |    0.002 |
eth_tx_data[0]     |   5.041 (f) | SLOW    |   1.947 (f) | FAST    |    0.002 |
eth_tx_data[1]     |   5.039 (r) | SLOW    |   1.945 (r) | FAST    |    0.000 |
eth_tx_data[1]     |   5.039 (f) | SLOW    |   1.945 (f) | FAST    |    0.000 |
eth_tx_data[2]     |   5.048 (r) | SLOW    |   1.955 (r) | FAST    |    0.010 |
eth_tx_data[2]     |   5.048 (f) | SLOW    |   1.955 (f) | FAST    |    0.010 |
eth_tx_data[3]     |   5.054 (r) | SLOW    |   1.961 (r) | FAST    |    0.016 |
eth_tx_data[3]     |   5.054 (f) | SLOW    |   1.961 (f) | FAST    |    0.016 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.054 (r) | SLOW    |   1.945 (r) | FAST    |    0.016 |
-------------------+-------------+---------+-------------+---------+----------+




