// Seed: 656730392
module module_0 #(
    parameter id_2 = 32'd22
);
  bit id_1;
  assign id_1 = id_1;
  wire _id_2;
  localparam id_3 = 1;
  wire id_4;
  initial begin : LABEL_0
    if (id_3) begin : LABEL_1
      if (1) begin : LABEL_2
        if (id_3) begin : LABEL_3
          #1 id_1 = id_4;
        end
      end
    end else $unsigned(50);
    ;
    SystemTFIdentifier(id_2, id_4);
  end
  logic [7:0] id_5;
  parameter id_6 = id_3;
  assign id_5[id_2] = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  logic id_8;
endmodule
