$date
	Sun Oct 23 04:31:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#166717
b10100 !
1"
#166718
b10100 &
b10100 %
1$
#166719
0"
#166722
b1010 &
b1010 %
#166726
b101 &
b101 %
#166730
b10000 &
b10000 %
#166734
b1000 &
b1000 %
#166738
b100 &
b100 %
#166742
b10 &
b10 %
#166746
b1 &
b1 %
1#
#166750
b0 &
0#
b0 %
0$
#1147663
b10001 !
1"
#1147666
b10001 &
b10001 %
1$
#1147667
0"
#1147670
b110100 &
b110100 %
#1147674
b11010 &
b11010 %
#1147678
b1101 &
b1101 %
#1147682
b101000 &
b101000 %
#1147686
b10100 &
b10100 %
#1147690
b1010 &
b1010 %
#1147694
b101 &
b101 %
#1147698
b10000 &
b10000 %
#1147702
b1000 &
b1000 %
#1147706
b100 &
b100 %
#1147710
b10 &
b10 %
#1147714
b1 &
b1 %
1#
#1147718
b0 &
0#
b0 %
0$
#2154784
b101 !
1"
#2154786
b101 &
b101 %
1$
#2154787
0"
#2154790
b10000 &
b10000 %
#2154794
b1000 &
b1000 %
#2154798
b100 &
b100 %
#2154802
b10 &
b10 %
#2154806
b1 &
1#
b1 %
#2154810
b0 &
b0 %
0#
0$
#4500012
