
          Lattice Mapping Report File for Design Module 'shiftrLR00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     shiftrLR00_shiftrLR0.ngd -o shiftrLR00_shiftrLR0_map.ncd -pr
     shiftrLR00_shiftrLR0.prf -mp shiftrLR00_shiftrLR0.mrp -lpf C:/Users/braya/D
     ownloads/06-proyectDiamond-1erParc/14-shiftrLR00/shiftrLR0/shiftrLR00_shift
     rLR0_synplify.lpf -lpf C:/Users/braya/Downloads/06-proyectDiamond-1erParc/1
     4-shiftrLR00/shiftrLR00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  03/19/22  23:38:51

Design Summary
--------------

   Number of registers:     31 out of  7209 (0%)
      PFU registers:           31 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        40 out of  3432 (1%)
      SLICEs as Logic/ROM:     40 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         80 out of  6864 (1%)
      Number used as logic LUTs:         56
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 23 + 4(JTAG) out of 115 (23%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 4 loads, 4 rising, 0 falling (Driver: S00/D01/oscout )
     Net S00/sclk: 13 loads, 13 rising, 0 falling (Driver: S00/D00/OSCInst0 )

                                    Page 1




Design:  shiftrLR00                                    Date:  03/19/22  23:38:51

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net S00/D01/un1_sdiv61_RNI0IL71: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net S00/D01/un1_sdiv61_RNI0IL71: 12 loads
     Net cdiv0_c[1]: 8 loads
     Net en0_c: 8 loads
     Net S00/D01/sdiv[19]: 8 loads
     Net S00/D01/sdiv[18]: 7 loads
     Net cdiv0_c[0]: 6 loads
     Net S00/D01/N_3_19: 6 loads
     Net S00/D01/sdiv[16]: 6 loads
     Net S00/D01/sdiv[17]: 6 loads
     Net S00/D01/sdiv[21]: 6 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out0[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[7]              | INPUT     | LVCMOS25  |            |

                                    Page 2




Design:  shiftrLR00                                    Date:  03/19/22  23:38:51

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| in0[6]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[5]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[4]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in0[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block S00/D01/VCC undriven or does not drive anything - clipped.
Block S01/GND undriven or does not drive anything - clipped.
Block S01/VCC undriven or does not drive anything - clipped.
Signal S00/D00/GND undriven or does not drive anything - clipped.
Signal S00/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal S00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal S00/D01/un1_sdiv_s_21_0_S1 undriven or does not drive anything - clipped.
     
Signal S00/D01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal S00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal S00/D01/N_1 undriven or does not drive anything - clipped.
Block S00/D00/GND was optimized away.
Block S00/D01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                S00/D00/OSCInst0

                                    Page 3




Design:  shiftrLR00                                    Date:  03/19/22  23:38:51

OSC Summary (cont)
------------------
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     S00/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: S00/D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        







































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
