Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Dec 12 15:12:13 2017
| Host         : keith-OptiPlex-790 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uartFTDI_timing_summary_routed.rpt -rpx uartFTDI_timing_summary_routed.rpx
| Design       : uartFTDI
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.738        0.000                      0                   70        0.226        0.000                      0                   70        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.738        0.000                      0                   70        0.226        0.000                      0                   70        4.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 baudRateGenerator/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.261ns (30.763%)  route 2.838ns (69.237%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 15.855 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.661 f  baudRateGenerator/r_reg_reg[3]/Q
                         net (fo=4, routed)           1.247     7.908    baudRateGenerator/r_reg[3]
    SLICE_X61Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.060 r  baudRateGenerator/r_reg[7]_i_3/O
                         net (fo=5, routed)           0.434     8.494    baudRateGenerator/r_reg[7]_i_3_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I0_O)        0.321     8.815 r  baudRateGenerator/n_reg[2]_i_2/O
                         net (fo=11, routed)          0.779     9.593    tansmitOut/r_reg_reg[7]
    SLICE_X63Y53         LUT5 (Prop_lut5_I3_O)        0.332     9.925 r  tansmitOut/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.379    10.304    tansmitOut/state_reg[1]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  tansmitOut/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.506    15.855    tansmitOut/clk_out1
    SLICE_X63Y53         FDRE                                         r  tansmitOut/state_reg_reg[1]/C
                         clock pessimism              0.311    16.166    
                         clock uncertainty           -0.077    16.089    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.047    16.042    tansmitOut/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.042    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 baudRateGenerator/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.058ns (29.749%)  route 2.498ns (70.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 15.855 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  baudRateGenerator/r_reg_reg[3]/Q
                         net (fo=4, routed)           1.247     7.908    baudRateGenerator/r_reg[3]
    SLICE_X61Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.060 f  baudRateGenerator/r_reg[7]_i_3/O
                         net (fo=5, routed)           0.434     8.494    baudRateGenerator/r_reg[7]_i_3_n_0
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.326     8.820 r  baudRateGenerator/s_reg[3]_i_4/O
                         net (fo=10, routed)          0.487     9.307    tansmitOut/r_reg_reg[1]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.431 r  tansmitOut/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.331     9.762    tansmitOut/s_reg[3]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.506    15.855    tansmitOut/clk_out1
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[0]/C
                         clock pessimism              0.311    16.166    
                         clock uncertainty           -0.077    16.089    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.884    tansmitOut/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 baudRateGenerator/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.058ns (29.749%)  route 2.498ns (70.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 15.855 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  baudRateGenerator/r_reg_reg[3]/Q
                         net (fo=4, routed)           1.247     7.908    baudRateGenerator/r_reg[3]
    SLICE_X61Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.060 f  baudRateGenerator/r_reg[7]_i_3/O
                         net (fo=5, routed)           0.434     8.494    baudRateGenerator/r_reg[7]_i_3_n_0
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.326     8.820 r  baudRateGenerator/s_reg[3]_i_4/O
                         net (fo=10, routed)          0.487     9.307    tansmitOut/r_reg_reg[1]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.431 r  tansmitOut/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.331     9.762    tansmitOut/s_reg[3]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.506    15.855    tansmitOut/clk_out1
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[1]/C
                         clock pessimism              0.311    16.166    
                         clock uncertainty           -0.077    16.089    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.884    tansmitOut/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 baudRateGenerator/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.058ns (29.749%)  route 2.498ns (70.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 15.855 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  baudRateGenerator/r_reg_reg[3]/Q
                         net (fo=4, routed)           1.247     7.908    baudRateGenerator/r_reg[3]
    SLICE_X61Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.060 f  baudRateGenerator/r_reg[7]_i_3/O
                         net (fo=5, routed)           0.434     8.494    baudRateGenerator/r_reg[7]_i_3_n_0
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.326     8.820 r  baudRateGenerator/s_reg[3]_i_4/O
                         net (fo=10, routed)          0.487     9.307    tansmitOut/r_reg_reg[1]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.431 r  tansmitOut/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.331     9.762    tansmitOut/s_reg[3]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.506    15.855    tansmitOut/clk_out1
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[2]/C
                         clock pessimism              0.311    16.166    
                         clock uncertainty           -0.077    16.089    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.884    tansmitOut/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 baudRateGenerator/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.058ns (29.749%)  route 2.498ns (70.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 15.855 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  baudRateGenerator/r_reg_reg[3]/Q
                         net (fo=4, routed)           1.247     7.908    baudRateGenerator/r_reg[3]
    SLICE_X61Y52         LUT5 (Prop_lut5_I3_O)        0.152     8.060 f  baudRateGenerator/r_reg[7]_i_3/O
                         net (fo=5, routed)           0.434     8.494    baudRateGenerator/r_reg[7]_i_3_n_0
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.326     8.820 r  baudRateGenerator/s_reg[3]_i_4/O
                         net (fo=10, routed)          0.487     9.307    tansmitOut/r_reg_reg[1]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.431 r  tansmitOut/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.331     9.762    tansmitOut/s_reg[3]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.506    15.855    tansmitOut/clk_out1
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[3]/C
                         clock pessimism              0.311    16.166    
                         clock uncertainty           -0.077    16.089    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.884    tansmitOut/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.356%)  route 2.593ns (78.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 15.856 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    clk10MHZ
    SLICE_X62Y53         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  count_reg[12]/Q
                         net (fo=4, routed)           0.694     7.356    count_reg[12]
    SLICE_X63Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.480 f  txStart_next_reg_i_3/O
                         net (fo=1, routed)           0.785     8.264    txStart_next_reg_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  txStart_next_reg_i_2/O
                         net (fo=18, routed)          1.114     9.502    txStart_next_reg_i_2_n_0
    SLICE_X62Y50         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.507    15.856    clk10MHZ
    SLICE_X62Y50         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.325    16.181    
                         clock uncertainty           -0.077    16.104    
    SLICE_X62Y50         FDRE (Setup_fdre_C_R)       -0.429    15.675    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.356%)  route 2.593ns (78.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 15.856 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    clk10MHZ
    SLICE_X62Y53         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  count_reg[12]/Q
                         net (fo=4, routed)           0.694     7.356    count_reg[12]
    SLICE_X63Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.480 f  txStart_next_reg_i_3/O
                         net (fo=1, routed)           0.785     8.264    txStart_next_reg_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  txStart_next_reg_i_2/O
                         net (fo=18, routed)          1.114     9.502    txStart_next_reg_i_2_n_0
    SLICE_X62Y50         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.507    15.856    clk10MHZ
    SLICE_X62Y50         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.325    16.181    
                         clock uncertainty           -0.077    16.104    
    SLICE_X62Y50         FDRE (Setup_fdre_C_R)       -0.429    15.675    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.356%)  route 2.593ns (78.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 15.856 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    clk10MHZ
    SLICE_X62Y53         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  count_reg[12]/Q
                         net (fo=4, routed)           0.694     7.356    count_reg[12]
    SLICE_X63Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.480 f  txStart_next_reg_i_3/O
                         net (fo=1, routed)           0.785     8.264    txStart_next_reg_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  txStart_next_reg_i_2/O
                         net (fo=18, routed)          1.114     9.502    txStart_next_reg_i_2_n_0
    SLICE_X62Y50         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.507    15.856    clk10MHZ
    SLICE_X62Y50         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.325    16.181    
                         clock uncertainty           -0.077    16.104    
    SLICE_X62Y50         FDRE (Setup_fdre_C_R)       -0.429    15.675    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.356%)  route 2.593ns (78.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 15.856 - 10.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.624     6.205    clk10MHZ
    SLICE_X62Y53         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     6.661 r  count_reg[12]/Q
                         net (fo=4, routed)           0.694     7.356    count_reg[12]
    SLICE_X63Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.480 f  txStart_next_reg_i_3/O
                         net (fo=1, routed)           0.785     8.264    txStart_next_reg_i_3_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  txStart_next_reg_i_2/O
                         net (fo=18, routed)          1.114     9.502    txStart_next_reg_i_2_n_0
    SLICE_X62Y50         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.507    15.856    clk10MHZ
    SLICE_X62Y50         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.325    16.181    
                         clock uncertainty           -0.077    16.104    
    SLICE_X62Y50         FDRE (Setup_fdre_C_R)       -0.429    15.675    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.704ns (21.373%)  route 2.590ns (78.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 15.856 - 10.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.830 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.485    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.581 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.625     6.206    clk10MHZ
    SLICE_X62Y50         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.456     6.662 r  count_reg[3]/Q
                         net (fo=2, routed)           0.814     7.477    count_reg[3]
    SLICE_X63Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.601 r  txStart_next_reg_i_5/O
                         net (fo=1, routed)           0.665     8.266    txStart_next_reg_i_5_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.390 r  txStart_next_reg_i_2/O
                         net (fo=18, routed)          1.111     9.500    txStart_next_reg_i_2_n_0
    SLICE_X62Y51         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    14.258    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.349 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          1.507    15.856    clk10MHZ
    SLICE_X62Y51         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.325    16.181    
                         clock uncertainty           -0.077    16.104    
    SLICE_X62Y51         FDRE (Setup_fdre_C_R)       -0.429    15.675    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  6.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tansmitOut/n_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/n_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.497%)  route 0.125ns (37.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    tansmitOut/clk_out1
    SLICE_X64Y54         FDRE                                         r  tansmitOut/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     2.028 r  tansmitOut/n_reg_reg[1]/Q
                         net (fo=4, routed)           0.125     2.154    tansmitOut/sel0[1]
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.199 r  tansmitOut/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.199    tansmitOut/n_reg[0]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  tansmitOut/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.415    tansmitOut/clk_out1
    SLICE_X63Y54         FDRE                                         r  tansmitOut/n_reg_reg[0]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.092     1.972    tansmitOut/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 baudRateGenerator/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateGenerator/r_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.479%)  route 0.185ns (49.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  baudRateGenerator/r_reg_reg[1]/Q
                         net (fo=10, routed)          0.185     2.191    baudRateGenerator/r_reg[1]
    SLICE_X63Y52         LUT4 (Prop_lut4_I1_O)        0.048     2.239 r  baudRateGenerator/r_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.239    baudRateGenerator/data0[7]
    SLICE_X63Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.863     2.416    baudRateGenerator/clk_out1
    SLICE_X63Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[7]/C
                         clock pessimism             -0.513     1.902    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.107     2.009    baudRateGenerator/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 tansmitOut/s_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/s_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.226%)  route 0.145ns (43.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    tansmitOut/clk_out1
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  tansmitOut/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.145     2.150    tansmitOut/s_reg[1]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.045     2.195 r  tansmitOut/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     2.195    tansmitOut/s_next[3]
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.415    tansmitOut/clk_out1
    SLICE_X62Y55         FDRE                                         r  tansmitOut/s_reg_reg[3]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.092     1.956    tansmitOut/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tansmitOut/b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    tansmitOut/clk_out1
    SLICE_X63Y55         FDRE                                         r  tansmitOut/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  tansmitOut/b_reg_reg[1]/Q
                         net (fo=2, routed)           0.147     2.153    tansmitOut/b_reg[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.045     2.198 r  tansmitOut/b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.198    tansmitOut/b_next[0]
    SLICE_X63Y55         FDRE                                         r  tansmitOut/b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.415    tansmitOut/clk_out1
    SLICE_X63Y55         FDRE                                         r  tansmitOut/b_reg_reg[0]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.092     1.956    tansmitOut/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 baudRateGenerator/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateGenerator/r_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.079%)  route 0.185ns (49.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  baudRateGenerator/r_reg_reg[1]/Q
                         net (fo=10, routed)          0.185     2.191    baudRateGenerator/r_reg[1]
    SLICE_X63Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.236 r  baudRateGenerator/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.236    baudRateGenerator/data0[6]
    SLICE_X63Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.863     2.416    baudRateGenerator/clk_out1
    SLICE_X63Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[6]/C
                         clock pessimism             -0.513     1.902    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.091     1.993    baudRateGenerator/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tansmitOut/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/n_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.926%)  route 0.194ns (51.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    tansmitOut/clk_out1
    SLICE_X63Y53         FDRE                                         r  tansmitOut/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  tansmitOut/state_reg_reg[0]/Q
                         net (fo=20, routed)          0.194     2.200    tansmitOut/state_reg[0]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.245 r  tansmitOut/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.245    tansmitOut/n_reg[1]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tansmitOut/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.415    tansmitOut/clk_out1
    SLICE_X64Y54         FDRE                                         r  tansmitOut/n_reg_reg[1]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.120     2.000    tansmitOut/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tansmitOut/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/n_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.416%)  route 0.198ns (51.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    tansmitOut/clk_out1
    SLICE_X63Y53         FDRE                                         r  tansmitOut/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     2.005 f  tansmitOut/state_reg_reg[0]/Q
                         net (fo=20, routed)          0.198     2.204    tansmitOut/state_reg[0]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  tansmitOut/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.249    tansmitOut/n_reg[2]_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  tansmitOut/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.415    tansmitOut/clk_out1
    SLICE_X64Y54         FDRE                                         r  tansmitOut/n_reg_reg[2]/C
                         clock pessimism             -0.534     1.880    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.121     2.001    tansmitOut/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tansmitOut/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.205%)  route 0.116ns (33.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    tansmitOut/clk_out1
    SLICE_X63Y53         FDRE                                         r  tansmitOut/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.128     1.992 r  tansmitOut/state_reg_reg[1]/Q
                         net (fo=20, routed)          0.116     2.108    tansmitOut/state_reg[1]
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.099     2.207 r  tansmitOut/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.207    tansmitOut/state_reg[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  tansmitOut/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.415    tansmitOut/clk_out1
    SLICE_X63Y53         FDRE                                         r  tansmitOut/state_reg_reg[0]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.091     1.955    tansmitOut/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 baudRateGenerator/r_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateGenerator/r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.240%)  route 0.129ns (35.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.128     1.992 r  baudRateGenerator/r_reg_reg[2]/Q
                         net (fo=5, routed)           0.129     2.122    baudRateGenerator/r_reg[2]
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.104     2.226 r  baudRateGenerator/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.226    baudRateGenerator/data0[4]
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.414    baudRateGenerator/clk_out1
    SLICE_X61Y52         FDRE                                         r  baudRateGenerator/r_reg_reg[4]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.107     1.971    baudRateGenerator/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tansmitOut/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tansmitOut/b_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.248    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.591     1.864    tansmitOut/clk_out1
    SLICE_X63Y54         FDRE                                         r  tansmitOut/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  tansmitOut/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.167     2.173    tansmitOut/b_reg[6]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.218 r  tansmitOut/b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.218    tansmitOut/b_next[6]
    SLICE_X63Y54         FDRE                                         r  tansmitOut/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkMHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkMHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clkMHZ/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  clkMHZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.524    clkMHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.553 r  clkMHZ/inst/clkout1_buf/O
                         net (fo=44, routed)          0.861     2.415    tansmitOut/clk_out1
    SLICE_X63Y54         FDRE                                         r  tansmitOut/b_reg_reg[6]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.091     1.955    tansmitOut/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkMHZ/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clkMHZ/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y51    baudRateGenerator/r_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y52    baudRateGenerator/r_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y52    baudRateGenerator/r_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y52    baudRateGenerator/r_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y52    baudRateGenerator/r_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y52    baudRateGenerator/r_reg_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y52    baudRateGenerator/r_reg_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y52    baudRateGenerator/r_reg_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53    count_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53    count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y55    tansmitOut/b_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y55    tansmitOut/b_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y55    tansmitOut/b_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y54    tansmitOut/b_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y54    tansmitOut/b_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y54    tansmitOut/b_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y51    baudRateGenerator/r_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y52    baudRateGenerator/r_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y52    baudRateGenerator/r_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y52    baudRateGenerator/r_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y52    baudRateGenerator/r_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y52    baudRateGenerator/r_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y52    baudRateGenerator/r_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y52    baudRateGenerator/r_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y51    blink_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y50    count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkMHZ/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clkMHZ/inst/plle2_adv_inst/CLKFBOUT



