# Arch Week11 D2

### Branch (RW: delay slots)

Branch Prediction algorithm

- 2-bit Scheme

- corelating branch predictors

- tournament



### BHT (branch history table)



### BTB (branch target buffer)



### Special Case Return Address

A challenge to BTB



### Virtual Register

a **collection of fields, overlaid on top of a memory**, usually in an array. The semantics and layout of virtual registers comes from an agreement between the software and the hardware

e.g. X86 CISC Arch, RISC Micro Arch