Vivado Simulator 2017.2
Time resolution is 1 ps
Failure: END OF SIMULATION
Time: 250 ns  Iteration: 0  Process: /tb_top_module/stop_simulation  File: /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.srcs/sources_1/new/tb_top_module.vhd
$finish called at time : 250 ns : File "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.srcs/sources_1/new/tb_top_module.vhd" Line 108
