set_property FIXED_ROUTE { CLK_BUFGCE_9_CLK_OUT CLK_CMT_MUX_16_ENC_2_CLK_OUT CLK_CMT_MUX_2TO1_19_CLK_OUT CLK_HROUTE_0_2 CLK_HROUTE_L2 CLK_HROUTE_L2 CLK_CMT_MUX_3TO1_2_CLK_OUT CLK_VROUTE_BOT CLK_CMT_DRVR_TRI_ESD_3_CLK_OUT_SCHMITT_B CLK_CMT_MUX_3TO1_2_CLK_OUT CLK_VROUTE_BOT CLK_CMT_DRVR_TRI_ESD_2_CLK_OUT_SCHMITT_B CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP { CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=5 RCLK_DSP_INTF_CLKBUF_L_X59Y509/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=4 RCLK_DSP_INTF_CLKBUF_L_X59Y569/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=3 RCLK_DSP_INTF_CLKBUF_L_X59Y629/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=2 RCLK_DSP_INTF_CLKBUF_L_X59Y689/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=1 RCLK_DSP_INTF_CLKBUF_L_X59Y749/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=0 RCLK_DSP_INTF_CLKBUF_L_X59Y809/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B { CLK_CMT_MUX_3TO1_1_CLK_OUT CLK_VDISTR_TOP CLK_CMT_DRVR_TRI_ESD_0_CLK_OUT_SCHMITT_B CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=0 RCLK_DSP_INTF_CLKBUF_L_X59Y929/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=0 RCLK_DSP_INTF_CLKBUF_L_X59Y869/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=5 RCLK_DSP_INTF_CLKBUF_L_X59Y449/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=4 RCLK_DSP_INTF_CLKBUF_L_X59Y389/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=3 RCLK_DSP_INTF_CLKBUF_L_X59Y329/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=2 RCLK_DSP_INTF_CLKBUF_L_X59Y269/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=1 RCLK_DSP_INTF_CLKBUF_L_X59Y209/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=0 RCLK_DSP_INTF_CLKBUF_L_X59Y149/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B { CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=0 RCLK_DSP_INTF_CLKBUF_L_X59Y89/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } CLK_CMT_MUX_3TO1_0_CLK_OUT CLK_VDISTR_BOT CLK_CMT_DRVR_TRI_ESD_1_CLK_OUT_SCHMITT_B CLK_BUFCE_ROW_FSR_0_CLK_IN CLK_BUFCE_ROW_FSR_0_CLK_OUT NoTile/Delay_Arc_Index=0 RCLK_DSP_INTF_CLKBUF_L_X59Y29/CLK_HDISTR_R2 { CLK_HDISTR_L2 CLK_HDISTR_L2 CLK_HDISTR_L2 } CLK_HDISTR_ONE2 CLK_HDISTR_R2 CLK_HDISTR_R2 CLK_HDISTR_R2 } [get_nets ap_clk]
set_property IS_ROUTE_FIXED 1 [get_nets ap_clk]