<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="328815790fs"></ZoomEndTime>
      <Cursor1Time time="298114000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="300"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="31" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/rd1" type="array">
      <obj_property name="ElementShortName">rd1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/writedata" type="array">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dataadr" type="array">
      <obj_property name="ElementShortName">dataadr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataadr[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/alu1/num1" type="array">
      <obj_property name="ElementShortName">num1[31:0]</obj_property>
      <obj_property name="ObjectShortName">num1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/alu1/num2" type="array">
      <obj_property name="ElementShortName">num2[31:0]</obj_property>
      <obj_property name="ObjectShortName">num2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/alu1/alu_control" type="array">
      <obj_property name="ElementShortName">alu_control[2:0]</obj_property>
      <obj_property name="ObjectShortName">alu_control[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/alu1/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group246" type="group">
      <obj_property name="label">controler</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/dut/mips/controller/opcode" type="array">
         <obj_property name="ElementShortName">opcode[5:0]</obj_property>
         <obj_property name="ObjectShortName">opcode[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/funct" type="array">
         <obj_property name="ElementShortName">funct[5:0]</obj_property>
         <obj_property name="ObjectShortName">funct[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/jump" type="logic">
         <obj_property name="ElementShortName">jump</obj_property>
         <obj_property name="ObjectShortName">jump</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/branch" type="logic">
         <obj_property name="ElementShortName">branch</obj_property>
         <obj_property name="ObjectShortName">branch</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/alusrc" type="logic">
         <obj_property name="ElementShortName">alusrc</obj_property>
         <obj_property name="ObjectShortName">alusrc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/memwrite" type="logic">
         <obj_property name="ElementShortName">memwrite</obj_property>
         <obj_property name="ObjectShortName">memwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/memtoreg" type="logic">
         <obj_property name="ElementShortName">memtoreg</obj_property>
         <obj_property name="ObjectShortName">memtoreg</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/regwrite" type="logic">
         <obj_property name="ElementShortName">regwrite</obj_property>
         <obj_property name="ObjectShortName">regwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/regdst" type="logic">
         <obj_property name="ElementShortName">regdst</obj_property>
         <obj_property name="ObjectShortName">regdst</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/alu_control" type="array">
         <obj_property name="ElementShortName">alu_control[2:0]</obj_property>
         <obj_property name="ObjectShortName">alu_control[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/mips/controller/alu_op" type="array">
         <obj_property name="ElementShortName">alu_op[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_op[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/testbench/dut/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/pc_plus4" type="array">
      <obj_property name="ElementShortName">pc_plus4[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_plus4[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/pc_branch" type="array">
      <obj_property name="ElementShortName">pc_branch[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_branch[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/pc_next" type="array">
      <obj_property name="ElementShortName">pc_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/pc_next_jump" type="array">
      <obj_property name="ElementShortName">pc_next_jump[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next_jump[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/controller/opcode" type="array">
      <obj_property name="ElementShortName">opcode[5:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/data_ram_ena" type="logic">
      <obj_property name="ElementShortName">data_ram_ena</obj_property>
      <obj_property name="ObjectShortName">data_ram_ena</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/data_ram_wea" type="logic">
      <obj_property name="ElementShortName">data_ram_wea</obj_property>
      <obj_property name="ObjectShortName">data_ram_wea</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/alu_control" type="array">
      <obj_property name="ElementShortName">alu_control[2:0]</obj_property>
      <obj_property name="ObjectShortName">alu_control[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/jump" type="logic">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/alusrc" type="logic">
      <obj_property name="ElementShortName">alusrc</obj_property>
      <obj_property name="ObjectShortName">alusrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/memtoreg" type="logic">
      <obj_property name="ElementShortName">memtoreg</obj_property>
      <obj_property name="ObjectShortName">memtoreg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/regwrite" type="logic">
      <obj_property name="ElementShortName">regwrite</obj_property>
      <obj_property name="ObjectShortName">regwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/regdst" type="logic">
      <obj_property name="ElementShortName">regdst</obj_property>
      <obj_property name="ObjectShortName">regdst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/mips/datapath/pcsrc" type="logic">
      <obj_property name="ElementShortName">pcsrc</obj_property>
      <obj_property name="ObjectShortName">pcsrc</obj_property>
   </wvobject>
</wave_config>
