#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct 21 15:09:51 2025
# Process ID: 826738
# Current directory: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s
# Command line: vivado
# Log file: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/vivado.log
# Journal file: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/vivado.jou
# Running On: dhcp-172-31-205-022.mobile.uci.edu, OS: Linux, CPU Frequency: 1307.012 MHz, CPU Physical cores: 24, Host memory: 16427 MB
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDS2020.psg'
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/work1/Apps/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/work1/Apps/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'hls_cnn_2d_100s_0' generated file not found '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hls_cnn_2d_100s_0' generated file not found '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hls_cnn_2d_100s_0' generated file not found '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hls_cnn_2d_100s_0' generated file not found '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hls_cnn_2d_100s_0' generated file not found '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8093.473 ; gain = 0.000 ; free physical = 878 ; free virtual = 8442
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle changed: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[88000 ns] Asserting START (will keep HIGH during entire transmission)...
[88000 ns] [MONITOR] start asserted
[93000 ns] [MONITOR] start asserted
[93000 ns] [MONITOR] ap_idle changed: 1 -> 0
[98000 ns] [MONITOR] start asserted
[103000 ns] START asserted, beginning data transmission...

[103000 ns] ========== INPUT DATA TRANSMISSION ==========
[103000 ns] Transmitting 1024 pixels via AXI Stream...
[103000 ns] [MONITOR] start asserted
[103000 ns] [MONITOR] Input handshake: data=0x0002 (pixel #0)
[108000 ns] First pixel accepted, continuing...
[108000 ns] [MONITOR] start asserted
[108000 ns] [MONITOR] Input handshake: data=0xfff1 (pixel #1)
[113000 ns] [MONITOR] start asserted
[113000 ns] [MONITOR] Input handshake: data=0x0157 (pixel #2)
[118000 ns] [MONITOR] start asserted
[118000 ns] [MONITOR] Input handshake: data=0xfe55 (pixel #3)
[123000 ns] [MONITOR] start asserted
[128000 ns] [MONITOR] start asserted
[133000 ns] [MONITOR] start asserted
[138000 ns] [MONITOR] start asserted
[143000 ns] [MONITOR] start asserted
[148000 ns] [MONITOR] start asserted
[148000 ns] [MONITOR] Input handshake: data=0xfd46 (pixel #4)
[153000 ns] [MONITOR] start asserted
[158000 ns] [MONITOR] start asserted
[163000 ns] [MONITOR] start asserted
[168000 ns] [MONITOR] start asserted
[173000 ns] [MONITOR] start asserted
[178000 ns] [MONITOR] start asserted
[178000 ns] [MONITOR] Input handshake: data=0xfe44 (pixel #5)
[183000 ns] [MONITOR] start asserted
[188000 ns] [MONITOR] start asserted
[193000 ns] [MONITOR] start asserted
[198000 ns] [MONITOR] start asserted
[203000 ns] [MONITOR] start asserted
[208000 ns] [MONITOR] start asserted
[208000 ns] [MONITOR] Input handshake: data=0x016a (pixel #6)
[213000 ns] [MONITOR] start asserted
[218000 ns] [MONITOR] start asserted
[223000 ns] [MONITOR] start asserted
[228000 ns] [MONITOR] start asserted
[233000 ns] [MONITOR] start asserted
[238000 ns] [MONITOR] start asserted
[238000 ns] [MONITOR] Input handshake: data=0x02ff (pixel #7)
[243000 ns] [MONITOR] start asserted
[248000 ns] [MONITOR] start asserted
[253000 ns] [MONITOR] start asserted
[258000 ns] [MONITOR] start asserted
[263000 ns] [MONITOR] start asserted
[268000 ns] [MONITOR] start asserted
[268000 ns] [MONITOR] Input handshake: data=0x0087 (pixel #8)
[273000 ns] [MONITOR] start asserted
[278000 ns] [MONITOR] start asserted
[283000 ns] [MONITOR] start asserted
[288000 ns] [MONITOR] start asserted
[293000 ns] [MONITOR] start asserted
[298000 ns] [MONITOR] start asserted
[298000 ns] [MONITOR] Input handshake: data=0x00ca (pixel #9)
[303000 ns] [MONITOR] start asserted
[308000 ns] [MONITOR] start asserted
[313000 ns] [MONITOR] start asserted
[318000 ns] [MONITOR] start asserted
[323000 ns] [MONITOR] start asserted
[328000 ns] [MONITOR] start asserted
[328000 ns] [MONITOR] Input handshake: data=0x00b8 (pixel #10)
[333000 ns] [MONITOR] start asserted
[338000 ns] [MONITOR] start asserted
[343000 ns] [MONITOR] start asserted
[348000 ns] [MONITOR] start asserted
[353000 ns] [MONITOR] start asserted
[358000 ns] [MONITOR] start asserted
[358000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #11)
[363000 ns] [MONITOR] start asserted
[368000 ns] [MONITOR] start asserted
[373000 ns] [MONITOR] start asserted
[378000 ns] [MONITOR] start asserted
[383000 ns] [MONITOR] start asserted
[388000 ns] [MONITOR] start asserted
[388000 ns] [MONITOR] Input handshake: data=0xfdf9 (pixel #12)
[393000 ns] [MONITOR] start asserted
[398000 ns] [MONITOR] start asserted
[403000 ns] [MONITOR] start asserted
[408000 ns] [MONITOR] start asserted
[413000 ns] [MONITOR] start asserted
[418000 ns] [MONITOR] start asserted
[418000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #13)
[423000 ns] [MONITOR] start asserted
[428000 ns] [MONITOR] start asserted
[433000 ns] [MONITOR] start asserted
[438000 ns] [MONITOR] start asserted
[443000 ns] [MONITOR] start asserted
[448000 ns] [MONITOR] start asserted
[448000 ns] [MONITOR] Input handshake: data=0x0159 (pixel #14)
[453000 ns] [MONITOR] start asserted
[458000 ns] [MONITOR] start asserted
[463000 ns] [MONITOR] start asserted
[468000 ns] [MONITOR] start asserted
[473000 ns] [MONITOR] start asserted
[478000 ns] [MONITOR] start asserted
[478000 ns] [MONITOR] Input handshake: data=0x009a (pixel #15)
[483000 ns] [MONITOR] start asserted
[488000 ns] [MONITOR] start asserted
[493000 ns] [MONITOR] start asserted
[498000 ns] [MONITOR] start asserted
[503000 ns] [MONITOR] start asserted
[508000 ns] [MONITOR] start asserted
[508000 ns] [MONITOR] Input handshake: data=0xff84 (pixel #16)
[513000 ns] [MONITOR] start asserted
[518000 ns] [MONITOR] start asserted
[523000 ns] [MONITOR] start asserted
[528000 ns] [MONITOR] start asserted
[533000 ns] [MONITOR] start asserted
[538000 ns] [MONITOR] start asserted
[538000 ns] [MONITOR] Input handshake: data=0x017d (pixel #17)
[543000 ns] [MONITOR] start asserted
[548000 ns] [MONITOR] start asserted
[553000 ns] [MONITOR] start asserted
[558000 ns] [MONITOR] start asserted
[563000 ns] [MONITOR] start asserted
[568000 ns] [MONITOR] start asserted
[568000 ns] [MONITOR] Input handshake: data=0x026a (pixel #18)
[573000 ns] [MONITOR] start asserted
[578000 ns] [MONITOR] start asserted
[583000 ns] [MONITOR] start asserted
[588000 ns] [MONITOR] start asserted
[593000 ns] [MONITOR] start asserted
[598000 ns] [MONITOR] start asserted
[598000 ns] [MONITOR] Input handshake: data=0xff74 (pixel #19)
[603000 ns] [MONITOR] start asserted
[608000 ns] [MONITOR] start asserted
[613000 ns] [MONITOR] start asserted
[618000 ns] [MONITOR] start asserted
[623000 ns] [MONITOR] start asserted
[628000 ns] [MONITOR] start asserted
[628000 ns] [MONITOR] Input handshake: data=0xfdc0 (pixel #20)
[633000 ns] [MONITOR] start asserted
[638000 ns] [MONITOR] start asserted
[643000 ns] [MONITOR] start asserted
[648000 ns] [MONITOR] start asserted
[653000 ns] [MONITOR] start asserted
[658000 ns] [MONITOR] start asserted
[658000 ns] [MONITOR] Input handshake: data=0xfd75 (pixel #21)
[663000 ns] [MONITOR] start asserted
[668000 ns] [MONITOR] start asserted
[673000 ns] [MONITOR] start asserted
[678000 ns] [MONITOR] start asserted
[683000 ns] [MONITOR] start asserted
[688000 ns] [MONITOR] start asserted
[688000 ns] [MONITOR] Input handshake: data=0xfee9 (pixel #22)
[693000 ns] [MONITOR] start asserted
[698000 ns] [MONITOR] start asserted
[703000 ns] [MONITOR] start asserted
[708000 ns] [MONITOR] start asserted
[713000 ns] [MONITOR] start asserted
[718000 ns] [MONITOR] start asserted
[718000 ns] [MONITOR] Input handshake: data=0x02e6 (pixel #23)
[723000 ns] [MONITOR] start asserted
[728000 ns] [MONITOR] start asserted
[733000 ns] [MONITOR] start asserted
[738000 ns] [MONITOR] start asserted
[743000 ns] [MONITOR] start asserted
[748000 ns] [MONITOR] start asserted
[748000 ns] [MONITOR] Input handshake: data=0x04a3 (pixel #24)
[753000 ns] [MONITOR] start asserted
[758000 ns] [MONITOR] start asserted
[763000 ns] [MONITOR] start asserted
[768000 ns] [MONITOR] start asserted
[773000 ns] [MONITOR] start asserted
[778000 ns] [MONITOR] start asserted
[778000 ns] [MONITOR] Input handshake: data=0x0137 (pixel #25)
[783000 ns] [MONITOR] start asserted
[788000 ns] [MONITOR] start asserted
[793000 ns] [MONITOR] start asserted
[798000 ns] [MONITOR] start asserted
[803000 ns] [MONITOR] start asserted
[808000 ns] [MONITOR] start asserted
[808000 ns] [MONITOR] Input handshake: data=0xfd31 (pixel #26)
[813000 ns] [MONITOR] start asserted
[818000 ns] [MONITOR] start asserted
[823000 ns] [MONITOR] start asserted
[828000 ns] [MONITOR] start asserted
[833000 ns] [MONITOR] start asserted
[838000 ns] [MONITOR] start asserted
[838000 ns] [MONITOR] Input handshake: data=0xfe5f (pixel #27)
[843000 ns] [MONITOR] start asserted
[848000 ns] [MONITOR] start asserted
[853000 ns] [MONITOR] start asserted
[858000 ns] [MONITOR] start asserted
[863000 ns] [MONITOR] start asserted
[868000 ns] [MONITOR] start asserted
[868000 ns] [MONITOR] Input handshake: data=0xfe7c (pixel #28)
[873000 ns] [MONITOR] start asserted
[878000 ns] [MONITOR] start asserted
[883000 ns] [MONITOR] start asserted
[888000 ns] [MONITOR] start asserted
[893000 ns] [MONITOR] start asserted
[898000 ns] [MONITOR] start asserted
[898000 ns] [MONITOR] Input handshake: data=0xfed7 (pixel #29)
[903000 ns] [MONITOR] start asserted
[908000 ns] [MONITOR] start asserted
[913000 ns] [MONITOR] start asserted
[918000 ns] [MONITOR] start asserted
[923000 ns] [MONITOR] start asserted
[928000 ns] [MONITOR] start asserted
[928000 ns] [MONITOR] Input handshake: data=0xff3c (pixel #30)
[933000 ns] [MONITOR] start asserted
[938000 ns] [MONITOR] start asserted
[943000 ns] [MONITOR] start asserted
[948000 ns] [MONITOR] start asserted
[953000 ns] [MONITOR] start asserted
[958000 ns] [MONITOR] start asserted
[958000 ns] [MONITOR] Input handshake: data=0xffeb (pixel #31)
[963000 ns] [MONITOR] start asserted
[968000 ns] [MONITOR] start asserted
[973000 ns] [MONITOR] start asserted
[978000 ns] [MONITOR] start asserted
[983000 ns] [MONITOR] start asserted
[988000 ns] [MONITOR] start asserted
[988000 ns] [MONITOR] Input handshake: data=0x01ad (pixel #32)
[993000 ns] [MONITOR] start asserted
[998000 ns] [MONITOR] start asserted
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8161.688 ; gain = 68.215 ; free physical = 736 ; free virtual = 8377
run 39us
[1003000 ns] [MONITOR] start asserted
[1008000 ns] [MONITOR] start asserted
[1013000 ns] [MONITOR] start asserted
[1018000 ns] [MONITOR] start asserted
[1018000 ns] [MONITOR] Input handshake: data=0x00da (pixel #33)
[1023000 ns] [MONITOR] start asserted
[1028000 ns] [MONITOR] start asserted
[1033000 ns] [MONITOR] start asserted
[1038000 ns] [MONITOR] start asserted
[1043000 ns] [MONITOR] start asserted
[1048000 ns] [MONITOR] start asserted
[1048000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #34)
[1053000 ns] [MONITOR] start asserted
[1058000 ns] [MONITOR] start asserted
[1063000 ns] [MONITOR] start asserted
[1068000 ns] [MONITOR] start asserted
[1073000 ns] [MONITOR] start asserted
[1078000 ns] [MONITOR] start asserted
[1078000 ns] [MONITOR] Input handshake: data=0x0075 (pixel #35)
[1083000 ns] [MONITOR] start asserted
[1088000 ns] [MONITOR] start asserted
[1093000 ns] [MONITOR] start asserted
[1098000 ns] [MONITOR] start asserted
[1103000 ns] [MONITOR] start asserted
[1108000 ns] [MONITOR] start asserted
[1108000 ns] [MONITOR] Input handshake: data=0x01c5 (pixel #36)
[1113000 ns] [MONITOR] start asserted
[1118000 ns] [MONITOR] start asserted
[1123000 ns] [MONITOR] start asserted
[1128000 ns] [MONITOR] start asserted
[1133000 ns] [MONITOR] start asserted
[1138000 ns] [MONITOR] start asserted
[1138000 ns] [MONITOR] Input handshake: data=0x00f7 (pixel #37)
[1143000 ns] [MONITOR] start asserted
[1148000 ns] [MONITOR] start asserted
[1153000 ns] [MONITOR] start asserted
[1158000 ns] [MONITOR] start asserted
[1163000 ns] [MONITOR] start asserted
[1168000 ns] [MONITOR] start asserted
[1168000 ns] [MONITOR] Input handshake: data=0xff10 (pixel #38)
[1173000 ns] [MONITOR] start asserted
[1178000 ns] [MONITOR] start asserted
[1183000 ns] [MONITOR] start asserted
[1188000 ns] [MONITOR] start asserted
[1193000 ns] [MONITOR] start asserted
[1198000 ns] [MONITOR] start asserted
[1198000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #39)
[1203000 ns] [MONITOR] start asserted
[1208000 ns] [MONITOR] start asserted
[1213000 ns] [MONITOR] start asserted
[1218000 ns] [MONITOR] start asserted
[1223000 ns] [MONITOR] start asserted
[1228000 ns] [MONITOR] start asserted
[1228000 ns] [MONITOR] Input handshake: data=0x00b3 (pixel #40)
[1233000 ns] [MONITOR] start asserted
[1238000 ns] [MONITOR] start asserted
[1243000 ns] [MONITOR] start asserted
[1248000 ns] [MONITOR] start asserted
[1253000 ns] [MONITOR] start asserted
[1258000 ns] [MONITOR] start asserted
[1258000 ns] [MONITOR] Input handshake: data=0xff4e (pixel #41)
[1263000 ns] [MONITOR] start asserted
[1268000 ns] [MONITOR] start asserted
[1273000 ns] [MONITOR] start asserted
[1278000 ns] [MONITOR] start asserted
[1283000 ns] [MONITOR] start asserted
[1288000 ns] [MONITOR] start asserted
[1288000 ns] [MONITOR] Input handshake: data=0xff9b (pixel #42)
[1293000 ns] [MONITOR] start asserted
[1298000 ns] [MONITOR] start asserted
[1303000 ns] [MONITOR] start asserted
[1308000 ns] [MONITOR] start asserted
[1313000 ns] [MONITOR] start asserted
[1318000 ns] [MONITOR] start asserted
[1318000 ns] [MONITOR] Input handshake: data=0x0073 (pixel #43)
[1323000 ns] [MONITOR] start asserted
[1328000 ns] [MONITOR] start asserted
[1333000 ns] [MONITOR] start asserted
[1338000 ns] [MONITOR] start asserted
[1343000 ns] [MONITOR] start asserted
[1348000 ns] [MONITOR] start asserted
[1348000 ns] [MONITOR] Input handshake: data=0xfdbd (pixel #44)
[1353000 ns] [MONITOR] start asserted
[1358000 ns] [MONITOR] start asserted
[1363000 ns] [MONITOR] start asserted
[1368000 ns] [MONITOR] start asserted
[1373000 ns] [MONITOR] start asserted
[1378000 ns] [MONITOR] start asserted
[1378000 ns] [MONITOR] Input handshake: data=0xfd27 (pixel #45)
[1383000 ns] [MONITOR] start asserted
[1388000 ns] [MONITOR] start asserted
[1393000 ns] [MONITOR] start asserted
[1398000 ns] [MONITOR] start asserted
[1403000 ns] [MONITOR] start asserted
[1408000 ns] [MONITOR] start asserted
[1408000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #46)
[1413000 ns] [MONITOR] start asserted
[1418000 ns] [MONITOR] start asserted
[1423000 ns] [MONITOR] start asserted
[1428000 ns] [MONITOR] start asserted
[1433000 ns] [MONITOR] start asserted
[1438000 ns] [MONITOR] start asserted
[1438000 ns] [MONITOR] Input handshake: data=0x021d (pixel #47)
[1443000 ns] [MONITOR] start asserted
[1448000 ns] [MONITOR] start asserted
[1453000 ns] [MONITOR] start asserted
[1458000 ns] [MONITOR] start asserted
[1463000 ns] [MONITOR] start asserted
[1468000 ns] [MONITOR] start asserted
[1468000 ns] [MONITOR] Input handshake: data=0x00f5 (pixel #48)
[1473000 ns] [MONITOR] start asserted
[1478000 ns] [MONITOR] start asserted
[1483000 ns] [MONITOR] start asserted
[1488000 ns] [MONITOR] start asserted
[1493000 ns] [MONITOR] start asserted
[1498000 ns] [MONITOR] start asserted
[1498000 ns] [MONITOR] Input handshake: data=0x0137 (pixel #49)
[1503000 ns] [MONITOR] start asserted
[1508000 ns] [MONITOR] start asserted
[1513000 ns] [MONITOR] start asserted
[1518000 ns] [MONITOR] start asserted
[1523000 ns] [MONITOR] start asserted
[1528000 ns] [MONITOR] start asserted
[1528000 ns] [MONITOR] Input handshake: data=0x01ec (pixel #50)
[1533000 ns] [MONITOR] start asserted
[1538000 ns] [MONITOR] start asserted
[1543000 ns] [MONITOR] start asserted
[1548000 ns] [MONITOR] start asserted
[1553000 ns] [MONITOR] start asserted
[1558000 ns] [MONITOR] start asserted
[1558000 ns] [MONITOR] Input handshake: data=0xffb0 (pixel #51)
[1563000 ns] [MONITOR] start asserted
[1568000 ns] [MONITOR] start asserted
[1573000 ns] [MONITOR] start asserted
[1578000 ns] [MONITOR] start asserted
[1583000 ns] [MONITOR] start asserted
[1588000 ns] [MONITOR] start asserted
[1588000 ns] [MONITOR] Input handshake: data=0xff2a (pixel #52)
[1593000 ns] [MONITOR] start asserted
[1598000 ns] [MONITOR] start asserted
[1603000 ns] [MONITOR] start asserted
[1608000 ns] [MONITOR] start asserted
[1613000 ns] [MONITOR] start asserted
[1618000 ns] [MONITOR] start asserted
[1618000 ns] [MONITOR] Input handshake: data=0xff68 (pixel #53)
[1623000 ns] [MONITOR] start asserted
[1628000 ns] [MONITOR] start asserted
[1633000 ns] [MONITOR] start asserted
[1638000 ns] [MONITOR] start asserted
[1643000 ns] [MONITOR] start asserted
[1648000 ns] [MONITOR] start asserted
[1648000 ns] [MONITOR] Input handshake: data=0xfc9b (pixel #54)
[1653000 ns] [MONITOR] start asserted
[1658000 ns] [MONITOR] start asserted
[1663000 ns] [MONITOR] start asserted
[1668000 ns] [MONITOR] start asserted
[1673000 ns] [MONITOR] start asserted
[1678000 ns] [MONITOR] start asserted
[1678000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #55)
[1683000 ns] [MONITOR] start asserted
[1688000 ns] [MONITOR] start asserted
[1693000 ns] [MONITOR] start asserted
[1698000 ns] [MONITOR] start asserted
[1703000 ns] [MONITOR] start asserted
[1708000 ns] [MONITOR] start asserted
[1708000 ns] [MONITOR] Input handshake: data=0x02fd (pixel #56)
[1713000 ns] [MONITOR] start asserted
[1718000 ns] [MONITOR] start asserted
[1723000 ns] [MONITOR] start asserted
[1728000 ns] [MONITOR] start asserted
[1733000 ns] [MONITOR] start asserted
[1738000 ns] [MONITOR] start asserted
[1738000 ns] [MONITOR] Input handshake: data=0x00cc (pixel #57)
[1743000 ns] [MONITOR] start asserted
[1748000 ns] [MONITOR] start asserted
[1753000 ns] [MONITOR] start asserted
[1758000 ns] [MONITOR] start asserted
[1763000 ns] [MONITOR] start asserted
[1768000 ns] [MONITOR] start asserted
[1768000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #58)
[1773000 ns] [MONITOR] start asserted
[1778000 ns] [MONITOR] start asserted
[1783000 ns] [MONITOR] start asserted
[1788000 ns] [MONITOR] start asserted
[1793000 ns] [MONITOR] start asserted
[1798000 ns] [MONITOR] start asserted
[1798000 ns] [MONITOR] Input handshake: data=0x0128 (pixel #59)
[1803000 ns] [MONITOR] start asserted
[1808000 ns] [MONITOR] start asserted
[1813000 ns] [MONITOR] start asserted
[1818000 ns] [MONITOR] start asserted
[1823000 ns] [MONITOR] start asserted
[1828000 ns] [MONITOR] start asserted
[1828000 ns] [MONITOR] Input handshake: data=0xfe26 (pixel #60)
[1833000 ns] [MONITOR] start asserted
[1838000 ns] [MONITOR] start asserted
[1843000 ns] [MONITOR] start asserted
[1848000 ns] [MONITOR] start asserted
[1853000 ns] [MONITOR] start asserted
[1858000 ns] [MONITOR] start asserted
[1858000 ns] [MONITOR] Input handshake: data=0xfcf1 (pixel #61)
[1863000 ns] [MONITOR] start asserted
[1868000 ns] [MONITOR] start asserted
[1873000 ns] [MONITOR] start asserted
[1878000 ns] [MONITOR] start asserted
[1883000 ns] [MONITOR] start asserted
[1888000 ns] [MONITOR] start asserted
[1888000 ns] [MONITOR] Input handshake: data=0xfd37 (pixel #62)
[1893000 ns] [MONITOR] start asserted
[1898000 ns] [MONITOR] start asserted
[1903000 ns] [MONITOR] start asserted
[1908000 ns] [MONITOR] start asserted
[1913000 ns] [MONITOR] start asserted
[1918000 ns] [MONITOR] start asserted
[1918000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #63)
[1923000 ns] [MONITOR] start asserted
[1928000 ns] [MONITOR] start asserted
[1933000 ns] [MONITOR] start asserted
[1938000 ns] [MONITOR] start asserted
[1943000 ns] [MONITOR] start asserted
[1948000 ns] [MONITOR] start asserted
[1948000 ns] [MONITOR] Input handshake: data=0x02fc (pixel #64)
[1953000 ns] [MONITOR] start asserted
[1958000 ns] [MONITOR] start asserted
[1963000 ns] [MONITOR] start asserted
[1968000 ns] [MONITOR] start asserted
[1973000 ns] [MONITOR] start asserted
[1978000 ns] [MONITOR] start asserted
[1978000 ns] [MONITOR] Input handshake: data=0x0059 (pixel #65)
[1983000 ns] [MONITOR] start asserted
[1988000 ns] [MONITOR] start asserted
[1993000 ns] [MONITOR] start asserted
[1998000 ns] [MONITOR] start asserted
[2003000 ns] [MONITOR] start asserted
[2008000 ns] [MONITOR] start asserted
[2008000 ns] [MONITOR] Input handshake: data=0xff5d (pixel #66)
[2013000 ns] [MONITOR] start asserted
[2018000 ns] [MONITOR] start asserted
[2023000 ns] [MONITOR] start asserted
[2028000 ns] [MONITOR] start asserted
[2033000 ns] [MONITOR] start asserted
[2038000 ns] [MONITOR] start asserted
[2038000 ns] [MONITOR] Input handshake: data=0x003c (pixel #67)
[2043000 ns] [MONITOR] start asserted
[2048000 ns] [MONITOR] start asserted
[2053000 ns] [MONITOR] start asserted
[2058000 ns] [MONITOR] start asserted
[2063000 ns] [MONITOR] start asserted
[2068000 ns] [MONITOR] start asserted
[2068000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #68)
[2073000 ns] [MONITOR] start asserted
[2078000 ns] [MONITOR] start asserted
[2083000 ns] [MONITOR] start asserted
[2088000 ns] [MONITOR] start asserted
[2093000 ns] [MONITOR] start asserted
[2098000 ns] [MONITOR] start asserted
[2098000 ns] [MONITOR] Input handshake: data=0x010b (pixel #69)
[2103000 ns] [MONITOR] start asserted
[2108000 ns] [MONITOR] start asserted
[2113000 ns] [MONITOR] start asserted
[2118000 ns] [MONITOR] start asserted
[2123000 ns] [MONITOR] start asserted
[2128000 ns] [MONITOR] start asserted
[2128000 ns] [MONITOR] Input handshake: data=0xff66 (pixel #70)
[2133000 ns] [MONITOR] start asserted
[2138000 ns] [MONITOR] start asserted
[2143000 ns] [MONITOR] start asserted
[2148000 ns] [MONITOR] start asserted
[2153000 ns] [MONITOR] start asserted
[2158000 ns] [MONITOR] start asserted
[2158000 ns] [MONITOR] Input handshake: data=0xffb7 (pixel #71)
[2163000 ns] [MONITOR] start asserted
[2168000 ns] [MONITOR] start asserted
[2173000 ns] [MONITOR] start asserted
[2178000 ns] [MONITOR] start asserted
[2183000 ns] [MONITOR] start asserted
[2188000 ns] [MONITOR] start asserted
[2188000 ns] [MONITOR] Input handshake: data=0x0149 (pixel #72)
[2193000 ns] [MONITOR] start asserted
[2198000 ns] [MONITOR] start asserted
[2203000 ns] [MONITOR] start asserted
[2208000 ns] [MONITOR] start asserted
[2213000 ns] [MONITOR] start asserted
[2218000 ns] [MONITOR] start asserted
[2218000 ns] [MONITOR] Input handshake: data=0x0171 (pixel #73)
[2223000 ns] [MONITOR] start asserted
[2228000 ns] [MONITOR] start asserted
[2233000 ns] [MONITOR] start asserted
[2238000 ns] [MONITOR] start asserted
[2243000 ns] [MONITOR] start asserted
[2248000 ns] [MONITOR] start asserted
[2248000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #74)
[2253000 ns] [MONITOR] start asserted
[2258000 ns] [MONITOR] start asserted
[2263000 ns] [MONITOR] start asserted
[2268000 ns] [MONITOR] start asserted
[2273000 ns] [MONITOR] start asserted
[2278000 ns] [MONITOR] start asserted
[2278000 ns] [MONITOR] Input handshake: data=0xff3b (pixel #75)
[2283000 ns] [MONITOR] start asserted
[2288000 ns] [MONITOR] start asserted
[2293000 ns] [MONITOR] start asserted
[2298000 ns] [MONITOR] start asserted
[2303000 ns] [MONITOR] start asserted
[2308000 ns] [MONITOR] start asserted
[2308000 ns] [MONITOR] Input handshake: data=0xfde9 (pixel #76)
[2313000 ns] [MONITOR] start asserted
[2318000 ns] [MONITOR] start asserted
[2323000 ns] [MONITOR] start asserted
[2328000 ns] [MONITOR] start asserted
[2333000 ns] [MONITOR] start asserted
[2338000 ns] [MONITOR] start asserted
[2338000 ns] [MONITOR] Input handshake: data=0xfdd5 (pixel #77)
[2343000 ns] [MONITOR] start asserted
[2348000 ns] [MONITOR] start asserted
[2353000 ns] [MONITOR] start asserted
[2358000 ns] [MONITOR] start asserted
[2363000 ns] [MONITOR] start asserted
[2368000 ns] [MONITOR] start asserted
[2368000 ns] [MONITOR] Input handshake: data=0xfe39 (pixel #78)
[2373000 ns] [MONITOR] start asserted
[2378000 ns] [MONITOR] start asserted
[2383000 ns] [MONITOR] start asserted
[2388000 ns] [MONITOR] start asserted
[2393000 ns] [MONITOR] start asserted
[2398000 ns] [MONITOR] start asserted
[2398000 ns] [MONITOR] Input handshake: data=0xffab (pixel #79)
[2403000 ns] [MONITOR] start asserted
[2408000 ns] [MONITOR] start asserted
[2413000 ns] [MONITOR] start asserted
[2418000 ns] [MONITOR] start asserted
[2423000 ns] [MONITOR] start asserted
[2428000 ns] [MONITOR] start asserted
[2428000 ns] [MONITOR] Input handshake: data=0x02a2 (pixel #80)
[2433000 ns] [MONITOR] start asserted
[2438000 ns] [MONITOR] start asserted
[2443000 ns] [MONITOR] start asserted
[2448000 ns] [MONITOR] start asserted
[2453000 ns] [MONITOR] start asserted
[2458000 ns] [MONITOR] start asserted
[2458000 ns] [MONITOR] Input handshake: data=0x025c (pixel #81)
[2463000 ns] [MONITOR] start asserted
[2468000 ns] [MONITOR] start asserted
[2473000 ns] [MONITOR] start asserted
[2478000 ns] [MONITOR] start asserted
[2483000 ns] [MONITOR] start asserted
[2488000 ns] [MONITOR] start asserted
[2488000 ns] [MONITOR] Input handshake: data=0x0099 (pixel #82)
[2493000 ns] [MONITOR] start asserted
[2498000 ns] [MONITOR] start asserted
[2503000 ns] [MONITOR] start asserted
[2508000 ns] [MONITOR] start asserted
[2513000 ns] [MONITOR] start asserted
[2518000 ns] [MONITOR] start asserted
[2518000 ns] [MONITOR] Input handshake: data=0xffad (pixel #83)
[2523000 ns] [MONITOR] start asserted
[2528000 ns] [MONITOR] start asserted
[2533000 ns] [MONITOR] start asserted
[2538000 ns] [MONITOR] start asserted
[2543000 ns] [MONITOR] start asserted
[2548000 ns] [MONITOR] start asserted
[2548000 ns] [MONITOR] Input handshake: data=0xfd0e (pixel #84)
[2553000 ns] [MONITOR] start asserted
[2558000 ns] [MONITOR] start asserted
[2563000 ns] [MONITOR] start asserted
[2568000 ns] [MONITOR] start asserted
[2573000 ns] [MONITOR] start asserted
[2578000 ns] [MONITOR] start asserted
[2578000 ns] [MONITOR] Input handshake: data=0xfe55 (pixel #85)
[2583000 ns] [MONITOR] start asserted
[2588000 ns] [MONITOR] start asserted
[2593000 ns] [MONITOR] start asserted
[2598000 ns] [MONITOR] start asserted
[2603000 ns] [MONITOR] start asserted
[2608000 ns] [MONITOR] start asserted
[2608000 ns] [MONITOR] Input handshake: data=0x019d (pixel #86)
[2613000 ns] [MONITOR] start asserted
[2618000 ns] [MONITOR] start asserted
[2623000 ns] [MONITOR] start asserted
[2628000 ns] [MONITOR] start asserted
[2633000 ns] [MONITOR] start asserted
[2638000 ns] [MONITOR] start asserted
[2638000 ns] [MONITOR] Input handshake: data=0x0128 (pixel #87)
[2643000 ns] [MONITOR] start asserted
[2648000 ns] [MONITOR] start asserted
[2653000 ns] [MONITOR] start asserted
[2658000 ns] [MONITOR] start asserted
[2663000 ns] [MONITOR] start asserted
[2668000 ns] [MONITOR] start asserted
[2668000 ns] [MONITOR] Input handshake: data=0x0095 (pixel #88)
[2673000 ns] [MONITOR] start asserted
[2678000 ns] [MONITOR] start asserted
[2683000 ns] [MONITOR] start asserted
[2688000 ns] [MONITOR] start asserted
[2693000 ns] [MONITOR] start asserted
[2698000 ns] [MONITOR] start asserted
[2698000 ns] [MONITOR] Input handshake: data=0x009c (pixel #89)
[2703000 ns] [MONITOR] start asserted
[2708000 ns] [MONITOR] start asserted
[2713000 ns] [MONITOR] start asserted
[2718000 ns] [MONITOR] start asserted
[2723000 ns] [MONITOR] start asserted
[2728000 ns] [MONITOR] start asserted
[2728000 ns] [MONITOR] Input handshake: data=0xffc5 (pixel #90)
[2733000 ns] [MONITOR] start asserted
[2738000 ns] [MONITOR] start asserted
[2743000 ns] [MONITOR] start asserted
[2748000 ns] [MONITOR] start asserted
[2753000 ns] [MONITOR] start asserted
[2758000 ns] [MONITOR] start asserted
[2758000 ns] [MONITOR] Input handshake: data=0xfffb (pixel #91)
[2763000 ns] [MONITOR] start asserted
[2768000 ns] [MONITOR] start asserted
[2773000 ns] [MONITOR] start asserted
[2778000 ns] [MONITOR] start asserted
[2783000 ns] [MONITOR] start asserted
[2788000 ns] [MONITOR] start asserted
[2788000 ns] [MONITOR] Input handshake: data=0xff3b (pixel #92)
[2793000 ns] [MONITOR] start asserted
[2798000 ns] [MONITOR] start asserted
[2803000 ns] [MONITOR] start asserted
[2808000 ns] [MONITOR] start asserted
[2813000 ns] [MONITOR] start asserted
[2818000 ns] [MONITOR] start asserted
[2818000 ns] [MONITOR] Input handshake: data=0x00cc (pixel #93)
[2823000 ns] [MONITOR] start asserted
[2828000 ns] [MONITOR] start asserted
[2833000 ns] [MONITOR] start asserted
[2838000 ns] [MONITOR] start asserted
[2843000 ns] [MONITOR] start asserted
[2848000 ns] [MONITOR] start asserted
[2848000 ns] [MONITOR] Input handshake: data=0x001a (pixel #94)
[2853000 ns] [MONITOR] start asserted
[2858000 ns] [MONITOR] start asserted
[2863000 ns] [MONITOR] start asserted
[2868000 ns] [MONITOR] start asserted
[2873000 ns] [MONITOR] start asserted
[2878000 ns] [MONITOR] start asserted
[2878000 ns] [MONITOR] Input handshake: data=0xfdc7 (pixel #95)
[2883000 ns] [MONITOR] start asserted
[2888000 ns] [MONITOR] start asserted
[2893000 ns] [MONITOR] start asserted
[2898000 ns] [MONITOR] start asserted
[2903000 ns] [MONITOR] start asserted
[2908000 ns] [MONITOR] start asserted
[2908000 ns] [MONITOR] Input handshake: data=0xffff (pixel #96)
[2913000 ns] [MONITOR] start asserted
[2918000 ns] [MONITOR] start asserted
[2923000 ns] [MONITOR] start asserted
[2928000 ns] [MONITOR] start asserted
[2933000 ns] [MONITOR] start asserted
[2938000 ns] [MONITOR] start asserted
[2938000 ns] [MONITOR] Input handshake: data=0x007c (pixel #97)
[2943000 ns] [MONITOR] start asserted
[2948000 ns] [MONITOR] start asserted
[2953000 ns] [MONITOR] start asserted
[2958000 ns] [MONITOR] start asserted
[2963000 ns] [MONITOR] start asserted
[2968000 ns] [MONITOR] start asserted
[2968000 ns] [MONITOR] Input handshake: data=0x0267 (pixel #98)
[2973000 ns] [MONITOR] start asserted
[2978000 ns] [MONITOR] start asserted
[2983000 ns] [MONITOR] start asserted
[2988000 ns] [MONITOR] start asserted
[2993000 ns] [MONITOR] start asserted
[2998000 ns] [MONITOR] start asserted
[2998000 ns] [MONITOR] Input handshake: data=0x01de (pixel #99)
[3003000 ns] [MONITOR] start asserted
[3008000 ns] [MONITOR] start asserted
[3013000 ns] [MONITOR] start asserted
[3018000 ns] [MONITOR] start asserted
[3023000 ns] [MONITOR] start asserted
[3028000 ns] [MONITOR] start asserted
[3028000 ns] [MONITOR] Input handshake: data=0xfe7d (pixel #100)
[3033000 ns] [MONITOR] start asserted
[3038000 ns] [MONITOR] start asserted
[3043000 ns] [MONITOR] start asserted
[3048000 ns] [MONITOR] start asserted
[3053000 ns] [MONITOR] start asserted
[3058000 ns] [MONITOR] start asserted
[3058000 ns] [MONITOR] Input handshake: data=0xfca4 (pixel #101)
[3063000 ns] [MONITOR] start asserted
[3068000 ns] [MONITOR] start asserted
[3073000 ns] [MONITOR] start asserted
[3078000 ns] [MONITOR] start asserted
[3083000 ns] [MONITOR] start asserted
[3088000 ns] [MONITOR] start asserted
[3088000 ns] [MONITOR] Input handshake: data=0xfc89 (pixel #102)
[3093000 ns] [MONITOR] start asserted
[3098000 ns] [MONITOR] start asserted
[3103000 ns] [MONITOR] start asserted
[3108000 ns] [MONITOR] start asserted
[3113000 ns] [MONITOR] start asserted
[3118000 ns] [MONITOR] start asserted
[3118000 ns] [MONITOR] Input handshake: data=0xff88 (pixel #103)
[3123000 ns] [MONITOR] start asserted
[3128000 ns] [MONITOR] start asserted
[3133000 ns] [MONITOR] start asserted
[3138000 ns] [MONITOR] start asserted
[3143000 ns] [MONITOR] start asserted
[3148000 ns] [MONITOR] start asserted
[3148000 ns] [MONITOR] Input handshake: data=0x0391 (pixel #104)
[3153000 ns] [MONITOR] start asserted
[3158000 ns] [MONITOR] start asserted
[3163000 ns] [MONITOR] start asserted
[3168000 ns] [MONITOR] start asserted
[3173000 ns] [MONITOR] start asserted
[3178000 ns] [MONITOR] start asserted
[3178000 ns] [MONITOR] Input handshake: data=0x05c0 (pixel #105)
[3183000 ns] [MONITOR] start asserted
[3188000 ns] [MONITOR] start asserted
[3193000 ns] [MONITOR] start asserted
[3198000 ns] [MONITOR] start asserted
[3203000 ns] [MONITOR] start asserted
[3208000 ns] [MONITOR] start asserted
[3208000 ns] [MONITOR] Input handshake: data=0x033e (pixel #106)
[3213000 ns] [MONITOR] start asserted
[3218000 ns] [MONITOR] start asserted
[3223000 ns] [MONITOR] start asserted
[3228000 ns] [MONITOR] start asserted
[3233000 ns] [MONITOR] start asserted
[3238000 ns] [MONITOR] start asserted
[3238000 ns] [MONITOR] Input handshake: data=0xfc29 (pixel #107)
[3243000 ns] [MONITOR] start asserted
[3248000 ns] [MONITOR] start asserted
[3253000 ns] [MONITOR] start asserted
[3258000 ns] [MONITOR] start asserted
[3263000 ns] [MONITOR] start asserted
[3268000 ns] [MONITOR] start asserted
[3268000 ns] [MONITOR] Input handshake: data=0xfa19 (pixel #108)
[3273000 ns] [MONITOR] start asserted
[3278000 ns] [MONITOR] start asserted
[3283000 ns] [MONITOR] start asserted
[3288000 ns] [MONITOR] start asserted
[3293000 ns] [MONITOR] start asserted
[3298000 ns] [MONITOR] start asserted
[3298000 ns] [MONITOR] Input handshake: data=0xfef9 (pixel #109)
[3303000 ns] [MONITOR] start asserted
[3308000 ns] [MONITOR] start asserted
[3313000 ns] [MONITOR] start asserted
[3318000 ns] [MONITOR] start asserted
[3323000 ns] [MONITOR] start asserted
[3328000 ns] [MONITOR] start asserted
[3328000 ns] [MONITOR] Input handshake: data=0x011b (pixel #110)
[3333000 ns] [MONITOR] start asserted
[3338000 ns] [MONITOR] start asserted
[3343000 ns] [MONITOR] start asserted
[3348000 ns] [MONITOR] start asserted
[3353000 ns] [MONITOR] start asserted
[3358000 ns] [MONITOR] start asserted
[3358000 ns] [MONITOR] Input handshake: data=0xffc2 (pixel #111)
[3363000 ns] [MONITOR] start asserted
[3368000 ns] [MONITOR] start asserted
[3373000 ns] [MONITOR] start asserted
[3378000 ns] [MONITOR] start asserted
[3383000 ns] [MONITOR] start asserted
[3388000 ns] [MONITOR] start asserted
[3388000 ns] [MONITOR] Input handshake: data=0x0122 (pixel #112)
[3393000 ns] [MONITOR] start asserted
[3398000 ns] [MONITOR] start asserted
[3403000 ns] [MONITOR] start asserted
[3408000 ns] [MONITOR] start asserted
[3413000 ns] [MONITOR] start asserted
[3418000 ns] [MONITOR] start asserted
[3418000 ns] [MONITOR] Input handshake: data=0x0211 (pixel #113)
[3423000 ns] [MONITOR] start asserted
[3428000 ns] [MONITOR] start asserted
[3433000 ns] [MONITOR] start asserted
[3438000 ns] [MONITOR] start asserted
[3443000 ns] [MONITOR] start asserted
[3448000 ns] [MONITOR] start asserted
[3448000 ns] [MONITOR] Input handshake: data=0x00f4 (pixel #114)
[3453000 ns] [MONITOR] start asserted
[3458000 ns] [MONITOR] start asserted
[3463000 ns] [MONITOR] start asserted
[3468000 ns] [MONITOR] start asserted
[3473000 ns] [MONITOR] start asserted
[3478000 ns] [MONITOR] start asserted
[3478000 ns] [MONITOR] Input handshake: data=0xffe1 (pixel #115)
[3483000 ns] [MONITOR] start asserted
[3488000 ns] [MONITOR] start asserted
[3493000 ns] [MONITOR] start asserted
[3498000 ns] [MONITOR] start asserted
[3503000 ns] [MONITOR] start asserted
[3508000 ns] [MONITOR] start asserted
[3508000 ns] [MONITOR] Input handshake: data=0xfecf (pixel #116)
[3513000 ns] [MONITOR] start asserted
[3518000 ns] [MONITOR] start asserted
[3523000 ns] [MONITOR] start asserted
[3528000 ns] [MONITOR] start asserted
[3533000 ns] [MONITOR] start asserted
[3538000 ns] [MONITOR] start asserted
[3538000 ns] [MONITOR] Input handshake: data=0x00be (pixel #117)
[3543000 ns] [MONITOR] start asserted
[3548000 ns] [MONITOR] start asserted
[3553000 ns] [MONITOR] start asserted
[3558000 ns] [MONITOR] start asserted
[3563000 ns] [MONITOR] start asserted
[3568000 ns] [MONITOR] start asserted
[3568000 ns] [MONITOR] Input handshake: data=0xffc9 (pixel #118)
[3573000 ns] [MONITOR] start asserted
[3578000 ns] [MONITOR] start asserted
[3583000 ns] [MONITOR] start asserted
[3588000 ns] [MONITOR] start asserted
[3593000 ns] [MONITOR] start asserted
[3598000 ns] [MONITOR] start asserted
[3598000 ns] [MONITOR] Input handshake: data=0xfe84 (pixel #119)
[3603000 ns] [MONITOR] start asserted
[3608000 ns] [MONITOR] start asserted
[3613000 ns] [MONITOR] start asserted
[3618000 ns] [MONITOR] start asserted
[3623000 ns] [MONITOR] start asserted
[3628000 ns] [MONITOR] start asserted
[3628000 ns] [MONITOR] Input handshake: data=0xff22 (pixel #120)
[3633000 ns] [MONITOR] start asserted
[3638000 ns] [MONITOR] start asserted
[3643000 ns] [MONITOR] start asserted
[3648000 ns] [MONITOR] start asserted
[3653000 ns] [MONITOR] start asserted
[3658000 ns] [MONITOR] start asserted
[3658000 ns] [MONITOR] Input handshake: data=0x0191 (pixel #121)
[3663000 ns] [MONITOR] start asserted
[3668000 ns] [MONITOR] start asserted
[3673000 ns] [MONITOR] start asserted
[3678000 ns] [MONITOR] start asserted
[3683000 ns] [MONITOR] start asserted
[3688000 ns] [MONITOR] start asserted
[3688000 ns] [MONITOR] Input handshake: data=0x015b (pixel #122)
[3693000 ns] [MONITOR] start asserted
[3698000 ns] [MONITOR] start asserted
[3703000 ns] [MONITOR] start asserted
[3708000 ns] [MONITOR] start asserted
[3713000 ns] [MONITOR] start asserted
[3718000 ns] [MONITOR] start asserted
[3718000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #123)
[3723000 ns] [MONITOR] start asserted
[3728000 ns] [MONITOR] start asserted
[3733000 ns] [MONITOR] start asserted
[3738000 ns] [MONITOR] start asserted
[3743000 ns] [MONITOR] start asserted
[3748000 ns] [MONITOR] start asserted
[3748000 ns] [MONITOR] Input handshake: data=0x000c (pixel #124)
[3753000 ns] [MONITOR] start asserted
[3758000 ns] [MONITOR] start asserted
[3763000 ns] [MONITOR] start asserted
[3768000 ns] [MONITOR] start asserted
[3773000 ns] [MONITOR] start asserted
[3778000 ns] [MONITOR] start asserted
[3778000 ns] [MONITOR] Input handshake: data=0xfe1e (pixel #125)
[3783000 ns] [MONITOR] start asserted
[3788000 ns] [MONITOR] start asserted
[3793000 ns] [MONITOR] start asserted
[3798000 ns] [MONITOR] start asserted
[3803000 ns] [MONITOR] start asserted
[3808000 ns] [MONITOR] start asserted
[3808000 ns] [MONITOR] Input handshake: data=0xfef6 (pixel #126)
[3813000 ns] [MONITOR] start asserted
[3818000 ns] [MONITOR] start asserted
[3823000 ns] [MONITOR] start asserted
[3828000 ns] [MONITOR] start asserted
[3833000 ns] [MONITOR] start asserted
[3838000 ns] [MONITOR] start asserted
[3838000 ns] [MONITOR] Input handshake: data=0x0153 (pixel #127)
[3843000 ns] [MONITOR] start asserted
[3848000 ns] [MONITOR] start asserted
[3853000 ns] [MONITOR] start asserted
[3858000 ns] [MONITOR] start asserted
[3863000 ns] [MONITOR] start asserted
[3868000 ns] [MONITOR] start asserted
[3868000 ns] [MONITOR] Input handshake: data=0xff0c (pixel #128)
[3873000 ns] [MONITOR] start asserted
[3878000 ns] [MONITOR] start asserted
[3883000 ns] [MONITOR] start asserted
[3888000 ns] [MONITOR] start asserted
[3893000 ns] [MONITOR] start asserted
[3898000 ns] [MONITOR] start asserted
[3898000 ns] [MONITOR] Input handshake: data=0x015a (pixel #129)
[3903000 ns] [MONITOR] start asserted
[3908000 ns] [MONITOR] start asserted
[3913000 ns] [MONITOR] start asserted
[3918000 ns] [MONITOR] start asserted
[3923000 ns] [MONITOR] start asserted
[3928000 ns] [MONITOR] start asserted
[3928000 ns] [MONITOR] Input handshake: data=0x01a3 (pixel #130)
[3933000 ns] [MONITOR] start asserted
[3938000 ns] [MONITOR] start asserted
[3943000 ns] [MONITOR] start asserted
[3948000 ns] [MONITOR] start asserted
[3953000 ns] [MONITOR] start asserted
[3958000 ns] [MONITOR] start asserted
[3958000 ns] [MONITOR] Input handshake: data=0xfe1b (pixel #131)
[3963000 ns] [MONITOR] start asserted
[3968000 ns] [MONITOR] start asserted
[3973000 ns] [MONITOR] start asserted
[3978000 ns] [MONITOR] start asserted
[3983000 ns] [MONITOR] start asserted
[3988000 ns] [MONITOR] start asserted
[3988000 ns] [MONITOR] Input handshake: data=0xff18 (pixel #132)
[3993000 ns] [MONITOR] start asserted
[3998000 ns] [MONITOR] start asserted
[4003000 ns] [MONITOR] start asserted
[4008000 ns] [MONITOR] start asserted
[4013000 ns] [MONITOR] start asserted
[4018000 ns] [MONITOR] start asserted
[4018000 ns] [MONITOR] Input handshake: data=0xfde4 (pixel #133)
[4023000 ns] [MONITOR] start asserted
[4028000 ns] [MONITOR] start asserted
[4033000 ns] [MONITOR] start asserted
[4038000 ns] [MONITOR] start asserted
[4043000 ns] [MONITOR] start asserted
[4048000 ns] [MONITOR] start asserted
[4048000 ns] [MONITOR] Input handshake: data=0xfe27 (pixel #134)
[4053000 ns] [MONITOR] start asserted
[4058000 ns] [MONITOR] start asserted
[4063000 ns] [MONITOR] start asserted
[4068000 ns] [MONITOR] start asserted
[4073000 ns] [MONITOR] start asserted
[4078000 ns] [MONITOR] start asserted
[4078000 ns] [MONITOR] Input handshake: data=0x007c (pixel #135)
[4083000 ns] [MONITOR] start asserted
[4088000 ns] [MONITOR] start asserted
[4093000 ns] [MONITOR] start asserted
[4098000 ns] [MONITOR] start asserted
[4103000 ns] [MONITOR] start asserted
[4108000 ns] [MONITOR] start asserted
[4108000 ns] [MONITOR] Input handshake: data=0x0275 (pixel #136)
[4113000 ns] [MONITOR] start asserted
[4118000 ns] [MONITOR] start asserted
[4123000 ns] [MONITOR] start asserted
[4128000 ns] [MONITOR] start asserted
[4133000 ns] [MONITOR] start asserted
[4138000 ns] [MONITOR] start asserted
[4138000 ns] [MONITOR] Input handshake: data=0x02e2 (pixel #137)
[4143000 ns] [MONITOR] start asserted
[4148000 ns] [MONITOR] start asserted
[4153000 ns] [MONITOR] start asserted
[4158000 ns] [MONITOR] start asserted
[4163000 ns] [MONITOR] start asserted
[4168000 ns] [MONITOR] start asserted
[4168000 ns] [MONITOR] Input handshake: data=0x017f (pixel #138)
[4173000 ns] [MONITOR] start asserted
[4178000 ns] [MONITOR] start asserted
[4183000 ns] [MONITOR] start asserted
[4188000 ns] [MONITOR] start asserted
[4193000 ns] [MONITOR] start asserted
[4198000 ns] [MONITOR] start asserted
[4198000 ns] [MONITOR] Input handshake: data=0xff5c (pixel #139)
[4203000 ns] [MONITOR] start asserted
[4208000 ns] [MONITOR] start asserted
[4213000 ns] [MONITOR] start asserted
[4218000 ns] [MONITOR] start asserted
[4223000 ns] [MONITOR] start asserted
[4228000 ns] [MONITOR] start asserted
[4228000 ns] [MONITOR] Input handshake: data=0x0101 (pixel #140)
[4233000 ns] [MONITOR] start asserted
[4238000 ns] [MONITOR] start asserted
[4243000 ns] [MONITOR] start asserted
[4248000 ns] [MONITOR] start asserted
[4253000 ns] [MONITOR] start asserted
[4258000 ns] [MONITOR] start asserted
[4258000 ns] [MONITOR] Input handshake: data=0x00b6 (pixel #141)
[4263000 ns] [MONITOR] start asserted
[4268000 ns] [MONITOR] start asserted
[4273000 ns] [MONITOR] start asserted
[4278000 ns] [MONITOR] start asserted
[4283000 ns] [MONITOR] start asserted
[4288000 ns] [MONITOR] start asserted
[4288000 ns] [MONITOR] Input handshake: data=0xfc68 (pixel #142)
[4293000 ns] [MONITOR] start asserted
[4298000 ns] [MONITOR] start asserted
[4303000 ns] [MONITOR] start asserted
[4308000 ns] [MONITOR] start asserted
[4313000 ns] [MONITOR] start asserted
[4318000 ns] [MONITOR] start asserted
[4318000 ns] [MONITOR] Input handshake: data=0xfe9d (pixel #143)
[4323000 ns] [MONITOR] start asserted
[4328000 ns] [MONITOR] start asserted
[4333000 ns] [MONITOR] start asserted
[4338000 ns] [MONITOR] start asserted
[4343000 ns] [MONITOR] start asserted
[4348000 ns] [MONITOR] start asserted
[4348000 ns] [MONITOR] Input handshake: data=0x01ad (pixel #144)
[4353000 ns] [MONITOR] start asserted
[4358000 ns] [MONITOR] start asserted
[4363000 ns] [MONITOR] start asserted
[4368000 ns] [MONITOR] start asserted
[4373000 ns] [MONITOR] start asserted
[4378000 ns] [MONITOR] start asserted
[4378000 ns] [MONITOR] Input handshake: data=0x0092 (pixel #145)
[4383000 ns] [MONITOR] start asserted
[4388000 ns] [MONITOR] start asserted
[4393000 ns] [MONITOR] start asserted
[4398000 ns] [MONITOR] start asserted
[4403000 ns] [MONITOR] start asserted
[4408000 ns] [MONITOR] start asserted
[4408000 ns] [MONITOR] Input handshake: data=0x0018 (pixel #146)
[4413000 ns] [MONITOR] start asserted
[4418000 ns] [MONITOR] start asserted
[4423000 ns] [MONITOR] start asserted
[4428000 ns] [MONITOR] start asserted
[4433000 ns] [MONITOR] start asserted
[4438000 ns] [MONITOR] start asserted
[4438000 ns] [MONITOR] Input handshake: data=0xff38 (pixel #147)
[4443000 ns] [MONITOR] start asserted
[4448000 ns] [MONITOR] start asserted
[4453000 ns] [MONITOR] start asserted
[4458000 ns] [MONITOR] start asserted
[4463000 ns] [MONITOR] start asserted
[4468000 ns] [MONITOR] start asserted
[4468000 ns] [MONITOR] Input handshake: data=0xfecd (pixel #148)
[4473000 ns] [MONITOR] start asserted
[4478000 ns] [MONITOR] start asserted
[4483000 ns] [MONITOR] start asserted
[4488000 ns] [MONITOR] start asserted
[4493000 ns] [MONITOR] start asserted
[4498000 ns] [MONITOR] start asserted
[4498000 ns] [MONITOR] Input handshake: data=0xfe52 (pixel #149)
[4503000 ns] [MONITOR] start asserted
[4508000 ns] [MONITOR] start asserted
[4513000 ns] [MONITOR] start asserted
[4518000 ns] [MONITOR] start asserted
[4523000 ns] [MONITOR] start asserted
[4528000 ns] [MONITOR] start asserted
[4528000 ns] [MONITOR] Input handshake: data=0x0111 (pixel #150)
[4533000 ns] [MONITOR] start asserted
[4538000 ns] [MONITOR] start asserted
[4543000 ns] [MONITOR] start asserted
[4548000 ns] [MONITOR] start asserted
[4553000 ns] [MONITOR] start asserted
[4558000 ns] [MONITOR] start asserted
[4558000 ns] [MONITOR] Input handshake: data=0x019f (pixel #151)
[4563000 ns] [MONITOR] start asserted
[4568000 ns] [MONITOR] start asserted
[4573000 ns] [MONITOR] start asserted
[4578000 ns] [MONITOR] start asserted
[4583000 ns] [MONITOR] start asserted
[4588000 ns] [MONITOR] start asserted
[4588000 ns] [MONITOR] Input handshake: data=0xff76 (pixel #152)
[4593000 ns] [MONITOR] start asserted
[4598000 ns] [MONITOR] start asserted
[4603000 ns] [MONITOR] start asserted
[4608000 ns] [MONITOR] start asserted
[4613000 ns] [MONITOR] start asserted
[4618000 ns] [MONITOR] start asserted
[4618000 ns] [MONITOR] Input handshake: data=0xffa9 (pixel #153)
[4623000 ns] [MONITOR] start asserted
[4628000 ns] [MONITOR] start asserted
[4633000 ns] [MONITOR] start asserted
[4638000 ns] [MONITOR] start asserted
[4643000 ns] [MONITOR] start asserted
[4648000 ns] [MONITOR] start asserted
[4648000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #154)
[4653000 ns] [MONITOR] start asserted
[4658000 ns] [MONITOR] start asserted
[4663000 ns] [MONITOR] start asserted
[4668000 ns] [MONITOR] start asserted
[4673000 ns] [MONITOR] start asserted
[4678000 ns] [MONITOR] start asserted
[4678000 ns] [MONITOR] Input handshake: data=0xff9d (pixel #155)
[4683000 ns] [MONITOR] start asserted
[4688000 ns] [MONITOR] start asserted
[4693000 ns] [MONITOR] start asserted
[4698000 ns] [MONITOR] start asserted
[4703000 ns] [MONITOR] start asserted
[4708000 ns] [MONITOR] start asserted
[4708000 ns] [MONITOR] Input handshake: data=0xffe3 (pixel #156)
[4713000 ns] [MONITOR] start asserted
[4718000 ns] [MONITOR] start asserted
[4723000 ns] [MONITOR] start asserted
[4728000 ns] [MONITOR] start asserted
[4733000 ns] [MONITOR] start asserted
[4738000 ns] [MONITOR] start asserted
[4738000 ns] [MONITOR] Input handshake: data=0xffda (pixel #157)
[4743000 ns] [MONITOR] start asserted
[4748000 ns] [MONITOR] start asserted
[4753000 ns] [MONITOR] start asserted
[4758000 ns] [MONITOR] start asserted
[4763000 ns] [MONITOR] start asserted
[4768000 ns] [MONITOR] start asserted
[4768000 ns] [MONITOR] Input handshake: data=0xfe95 (pixel #158)
[4773000 ns] [MONITOR] start asserted
[4778000 ns] [MONITOR] start asserted
[4783000 ns] [MONITOR] start asserted
[4788000 ns] [MONITOR] start asserted
[4793000 ns] [MONITOR] start asserted
[4798000 ns] [MONITOR] start asserted
[4798000 ns] [MONITOR] Input handshake: data=0x0052 (pixel #159)
[4803000 ns] [MONITOR] start asserted
[4808000 ns] [MONITOR] start asserted
[4813000 ns] [MONITOR] start asserted
[4818000 ns] [MONITOR] start asserted
[4823000 ns] [MONITOR] start asserted
[4828000 ns] [MONITOR] start asserted
[4828000 ns] [MONITOR] Input handshake: data=0x01a0 (pixel #160)
[4833000 ns] [MONITOR] start asserted
[4838000 ns] [MONITOR] start asserted
[4843000 ns] [MONITOR] start asserted
[4848000 ns] [MONITOR] start asserted
[4853000 ns] [MONITOR] start asserted
[4858000 ns] [MONITOR] start asserted
[4858000 ns] [MONITOR] Input handshake: data=0x011a (pixel #161)
[4863000 ns] [MONITOR] start asserted
[4868000 ns] [MONITOR] start asserted
[4873000 ns] [MONITOR] start asserted
[4878000 ns] [MONITOR] start asserted
[4883000 ns] [MONITOR] start asserted
[4888000 ns] [MONITOR] start asserted
[4888000 ns] [MONITOR] Input handshake: data=0x004d (pixel #162)
[4893000 ns] [MONITOR] start asserted
[4898000 ns] [MONITOR] start asserted
[4903000 ns] [MONITOR] start asserted
[4908000 ns] [MONITOR] start asserted
[4913000 ns] [MONITOR] start asserted
[4918000 ns] [MONITOR] start asserted
[4918000 ns] [MONITOR] Input handshake: data=0xffea (pixel #163)
[4923000 ns] [MONITOR] start asserted
[4928000 ns] [MONITOR] start asserted
[4933000 ns] [MONITOR] start asserted
[4938000 ns] [MONITOR] start asserted
[4943000 ns] [MONITOR] start asserted
[4948000 ns] [MONITOR] start asserted
[4948000 ns] [MONITOR] Input handshake: data=0xff81 (pixel #164)
[4953000 ns] [MONITOR] start asserted
[4958000 ns] [MONITOR] start asserted
[4963000 ns] [MONITOR] start asserted
[4968000 ns] [MONITOR] start asserted
[4973000 ns] [MONITOR] start asserted
[4978000 ns] [MONITOR] start asserted
[4978000 ns] [MONITOR] Input handshake: data=0xffff (pixel #165)
[4983000 ns] [MONITOR] start asserted
[4988000 ns] [MONITOR] start asserted
[4993000 ns] [MONITOR] start asserted
[4998000 ns] [MONITOR] start asserted
[5003000 ns] [MONITOR] start asserted
[5008000 ns] [MONITOR] start asserted
[5008000 ns] [MONITOR] Input handshake: data=0x005a (pixel #166)
[5013000 ns] [MONITOR] start asserted
[5018000 ns] [MONITOR] start asserted
[5023000 ns] [MONITOR] start asserted
[5028000 ns] [MONITOR] start asserted
[5033000 ns] [MONITOR] start asserted
[5038000 ns] [MONITOR] start asserted
[5038000 ns] [MONITOR] Input handshake: data=0xfe87 (pixel #167)
[5043000 ns] [MONITOR] start asserted
[5048000 ns] [MONITOR] start asserted
[5053000 ns] [MONITOR] start asserted
[5058000 ns] [MONITOR] start asserted
[5063000 ns] [MONITOR] start asserted
[5068000 ns] [MONITOR] start asserted
[5068000 ns] [MONITOR] Input handshake: data=0xff65 (pixel #168)
[5073000 ns] [MONITOR] start asserted
[5078000 ns] [MONITOR] start asserted
[5083000 ns] [MONITOR] start asserted
[5088000 ns] [MONITOR] start asserted
[5093000 ns] [MONITOR] start asserted
[5098000 ns] [MONITOR] start asserted
[5098000 ns] [MONITOR] Input handshake: data=0x01af (pixel #169)
[5103000 ns] [MONITOR] start asserted
[5108000 ns] [MONITOR] start asserted
[5113000 ns] [MONITOR] start asserted
[5118000 ns] [MONITOR] start asserted
[5123000 ns] [MONITOR] start asserted
[5128000 ns] [MONITOR] start asserted
[5128000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #170)
[5133000 ns] [MONITOR] start asserted
[5138000 ns] [MONITOR] start asserted
[5143000 ns] [MONITOR] start asserted
[5148000 ns] [MONITOR] start asserted
[5153000 ns] [MONITOR] start asserted
[5158000 ns] [MONITOR] start asserted
[5158000 ns] [MONITOR] Input handshake: data=0xff93 (pixel #171)
[5163000 ns] [MONITOR] start asserted
[5168000 ns] [MONITOR] start asserted
[5173000 ns] [MONITOR] start asserted
[5178000 ns] [MONITOR] start asserted
[5183000 ns] [MONITOR] start asserted
[5188000 ns] [MONITOR] start asserted
[5188000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #172)
[5193000 ns] [MONITOR] start asserted
[5198000 ns] [MONITOR] start asserted
[5203000 ns] [MONITOR] start asserted
[5208000 ns] [MONITOR] start asserted
[5213000 ns] [MONITOR] start asserted
[5218000 ns] [MONITOR] start asserted
[5218000 ns] [MONITOR] Input handshake: data=0xfe0e (pixel #173)
[5223000 ns] [MONITOR] start asserted
[5228000 ns] [MONITOR] start asserted
[5233000 ns] [MONITOR] start asserted
[5238000 ns] [MONITOR] start asserted
[5243000 ns] [MONITOR] start asserted
[5248000 ns] [MONITOR] start asserted
[5248000 ns] [MONITOR] Input handshake: data=0xfee6 (pixel #174)
[5253000 ns] [MONITOR] start asserted
[5258000 ns] [MONITOR] start asserted
[5263000 ns] [MONITOR] start asserted
[5268000 ns] [MONITOR] start asserted
[5273000 ns] [MONITOR] start asserted
[5278000 ns] [MONITOR] start asserted
[5278000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #175)
[5283000 ns] [MONITOR] start asserted
[5288000 ns] [MONITOR] start asserted
[5293000 ns] [MONITOR] start asserted
[5298000 ns] [MONITOR] start asserted
[5303000 ns] [MONITOR] start asserted
[5308000 ns] [MONITOR] start asserted
[5308000 ns] [MONITOR] Input handshake: data=0x0134 (pixel #176)
[5313000 ns] [MONITOR] start asserted
[5318000 ns] [MONITOR] start asserted
[5323000 ns] [MONITOR] start asserted
[5328000 ns] [MONITOR] start asserted
[5333000 ns] [MONITOR] start asserted
[5338000 ns] [MONITOR] start asserted
[5338000 ns] [MONITOR] Input handshake: data=0x01cb (pixel #177)
[5343000 ns] [MONITOR] start asserted
[5348000 ns] [MONITOR] start asserted
[5353000 ns] [MONITOR] start asserted
[5358000 ns] [MONITOR] start asserted
[5363000 ns] [MONITOR] start asserted
[5368000 ns] [MONITOR] start asserted
[5368000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #178)
[5373000 ns] [MONITOR] start asserted
[5378000 ns] [MONITOR] start asserted
[5383000 ns] [MONITOR] start asserted
[5388000 ns] [MONITOR] start asserted
[5393000 ns] [MONITOR] start asserted
[5398000 ns] [MONITOR] start asserted
[5398000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #179)
[5403000 ns] [MONITOR] start asserted
[5408000 ns] [MONITOR] start asserted
[5413000 ns] [MONITOR] start asserted
[5418000 ns] [MONITOR] start asserted
[5423000 ns] [MONITOR] start asserted
[5428000 ns] [MONITOR] start asserted
[5428000 ns] [MONITOR] Input handshake: data=0xfff4 (pixel #180)
[5433000 ns] [MONITOR] start asserted
[5438000 ns] [MONITOR] start asserted
[5443000 ns] [MONITOR] start asserted
[5448000 ns] [MONITOR] start asserted
[5453000 ns] [MONITOR] start asserted
[5458000 ns] [MONITOR] start asserted
[5458000 ns] [MONITOR] Input handshake: data=0x0083 (pixel #181)
[5463000 ns] [MONITOR] start asserted
[5468000 ns] [MONITOR] start asserted
[5473000 ns] [MONITOR] start asserted
[5478000 ns] [MONITOR] start asserted
[5483000 ns] [MONITOR] start asserted
[5488000 ns] [MONITOR] start asserted
[5488000 ns] [MONITOR] Input handshake: data=0x001c (pixel #182)
[5493000 ns] [MONITOR] start asserted
[5498000 ns] [MONITOR] start asserted
[5503000 ns] [MONITOR] start asserted
[5508000 ns] [MONITOR] start asserted
[5513000 ns] [MONITOR] start asserted
[5518000 ns] [MONITOR] start asserted
[5518000 ns] [MONITOR] Input handshake: data=0x0075 (pixel #183)
[5523000 ns] [MONITOR] start asserted
[5528000 ns] [MONITOR] start asserted
[5533000 ns] [MONITOR] start asserted
[5538000 ns] [MONITOR] start asserted
[5543000 ns] [MONITOR] start asserted
[5548000 ns] [MONITOR] start asserted
[5548000 ns] [MONITOR] Input handshake: data=0x0087 (pixel #184)
[5553000 ns] [MONITOR] start asserted
[5558000 ns] [MONITOR] start asserted
[5563000 ns] [MONITOR] start asserted
[5568000 ns] [MONITOR] start asserted
[5573000 ns] [MONITOR] start asserted
[5578000 ns] [MONITOR] start asserted
[5578000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #185)
[5583000 ns] [MONITOR] start asserted
[5588000 ns] [MONITOR] start asserted
[5593000 ns] [MONITOR] start asserted
[5598000 ns] [MONITOR] start asserted
[5603000 ns] [MONITOR] start asserted
[5608000 ns] [MONITOR] start asserted
[5608000 ns] [MONITOR] Input handshake: data=0xffde (pixel #186)
[5613000 ns] [MONITOR] start asserted
[5618000 ns] [MONITOR] start asserted
[5623000 ns] [MONITOR] start asserted
[5628000 ns] [MONITOR] start asserted
[5633000 ns] [MONITOR] start asserted
[5638000 ns] [MONITOR] start asserted
[5638000 ns] [MONITOR] Input handshake: data=0xfd0d (pixel #187)
[5643000 ns] [MONITOR] start asserted
[5648000 ns] [MONITOR] start asserted
[5653000 ns] [MONITOR] start asserted
[5658000 ns] [MONITOR] start asserted
[5663000 ns] [MONITOR] start asserted
[5668000 ns] [MONITOR] start asserted
[5668000 ns] [MONITOR] Input handshake: data=0xfe26 (pixel #188)
[5673000 ns] [MONITOR] start asserted
[5678000 ns] [MONITOR] start asserted
[5683000 ns] [MONITOR] start asserted
[5688000 ns] [MONITOR] start asserted
[5693000 ns] [MONITOR] start asserted
[5698000 ns] [MONITOR] start asserted
[5698000 ns] [MONITOR] Input handshake: data=0xff36 (pixel #189)
[5703000 ns] [MONITOR] start asserted
[5708000 ns] [MONITOR] start asserted
[5713000 ns] [MONITOR] start asserted
[5718000 ns] [MONITOR] start asserted
[5723000 ns] [MONITOR] start asserted
[5728000 ns] [MONITOR] start asserted
[5728000 ns] [MONITOR] Input handshake: data=0xff00 (pixel #190)
[5733000 ns] [MONITOR] start asserted
[5738000 ns] [MONITOR] start asserted
[5743000 ns] [MONITOR] start asserted
[5748000 ns] [MONITOR] start asserted
[5753000 ns] [MONITOR] start asserted
[5758000 ns] [MONITOR] start asserted
[5758000 ns] [MONITOR] Input handshake: data=0x01a2 (pixel #191)
[5763000 ns] [MONITOR] start asserted
[5768000 ns] [MONITOR] start asserted
[5773000 ns] [MONITOR] start asserted
[5778000 ns] [MONITOR] start asserted
[5783000 ns] [MONITOR] start asserted
[5788000 ns] [MONITOR] start asserted
[5788000 ns] [MONITOR] Input handshake: data=0x02d4 (pixel #192)
[5793000 ns] [MONITOR] start asserted
[5798000 ns] [MONITOR] start asserted
[5803000 ns] [MONITOR] start asserted
[5808000 ns] [MONITOR] start asserted
[5813000 ns] [MONITOR] start asserted
[5818000 ns] [MONITOR] start asserted
[5818000 ns] [MONITOR] Input handshake: data=0xff92 (pixel #193)
[5823000 ns] [MONITOR] start asserted
[5828000 ns] [MONITOR] start asserted
[5833000 ns] [MONITOR] start asserted
[5838000 ns] [MONITOR] start asserted
[5843000 ns] [MONITOR] start asserted
[5848000 ns] [MONITOR] start asserted
[5848000 ns] [MONITOR] Input handshake: data=0x00c7 (pixel #194)
[5853000 ns] [MONITOR] start asserted
[5858000 ns] [MONITOR] start asserted
[5863000 ns] [MONITOR] start asserted
[5868000 ns] [MONITOR] start asserted
[5873000 ns] [MONITOR] start asserted
[5878000 ns] [MONITOR] start asserted
[5878000 ns] [MONITOR] Input handshake: data=0x0181 (pixel #195)
[5883000 ns] [MONITOR] start asserted
[5888000 ns] [MONITOR] start asserted
[5893000 ns] [MONITOR] start asserted
[5898000 ns] [MONITOR] start asserted
[5903000 ns] [MONITOR] start asserted
[5908000 ns] [MONITOR] start asserted
[5908000 ns] [MONITOR] Input handshake: data=0xfd3e (pixel #196)
[5913000 ns] [MONITOR] start asserted
[5918000 ns] [MONITOR] start asserted
[5923000 ns] [MONITOR] start asserted
[5928000 ns] [MONITOR] start asserted
[5933000 ns] [MONITOR] start asserted
[5938000 ns] [MONITOR] start asserted
[5938000 ns] [MONITOR] Input handshake: data=0xfdda (pixel #197)
[5943000 ns] [MONITOR] start asserted
[5948000 ns] [MONITOR] start asserted
[5953000 ns] [MONITOR] start asserted
[5958000 ns] [MONITOR] start asserted
[5963000 ns] [MONITOR] start asserted
[5968000 ns] [MONITOR] start asserted
[5968000 ns] [MONITOR] Input handshake: data=0x015e (pixel #198)
[5973000 ns] [MONITOR] start asserted
[5978000 ns] [MONITOR] start asserted
[5983000 ns] [MONITOR] start asserted
[5988000 ns] [MONITOR] start asserted
[5993000 ns] [MONITOR] start asserted
[5998000 ns] [MONITOR] start asserted
[5998000 ns] [MONITOR] Input handshake: data=0x0161 (pixel #199)
[6003000 ns] [MONITOR] start asserted
[6008000 ns] [MONITOR] start asserted
[6013000 ns] [MONITOR] start asserted
[6018000 ns] [MONITOR] start asserted
[6023000 ns] [MONITOR] start asserted
[6028000 ns] [MONITOR] start asserted
[6028000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #200)
[6033000 ns] [MONITOR] start asserted
[6038000 ns] [MONITOR] start asserted
[6043000 ns] [MONITOR] start asserted
[6048000 ns] [MONITOR] start asserted
[6053000 ns] [MONITOR] start asserted
[6058000 ns] [MONITOR] start asserted
[6058000 ns] [MONITOR] Input handshake: data=0x013f (pixel #201)
[6063000 ns] [MONITOR] start asserted
[6068000 ns] [MONITOR] start asserted
[6073000 ns] [MONITOR] start asserted
[6078000 ns] [MONITOR] start asserted
[6083000 ns] [MONITOR] start asserted
[6088000 ns] [MONITOR] start asserted
[6088000 ns] [MONITOR] Input handshake: data=0xff0f (pixel #202)
[6093000 ns] [MONITOR] start asserted
[6098000 ns] [MONITOR] start asserted
[6103000 ns] [MONITOR] start asserted
[6108000 ns] [MONITOR] start asserted
[6113000 ns] [MONITOR] start asserted
[6118000 ns] [MONITOR] start asserted
[6118000 ns] [MONITOR] Input handshake: data=0xffaf (pixel #203)
[6123000 ns] [MONITOR] start asserted
[6128000 ns] [MONITOR] start asserted
[6133000 ns] [MONITOR] start asserted
[6138000 ns] [MONITOR] start asserted
[6143000 ns] [MONITOR] start asserted
[6148000 ns] [MONITOR] start asserted
[6148000 ns] [MONITOR] Input handshake: data=0x017d (pixel #204)
[6153000 ns] [MONITOR] start asserted
[6158000 ns] [MONITOR] start asserted
[6163000 ns] [MONITOR] start asserted
[6168000 ns] [MONITOR] start asserted
[6173000 ns] [MONITOR] start asserted
[6178000 ns] [MONITOR] start asserted
[6178000 ns] [MONITOR] Input handshake: data=0xfe00 (pixel #205)
[6183000 ns] [MONITOR] start asserted
[6188000 ns] [MONITOR] start asserted
[6193000 ns] [MONITOR] start asserted
[6198000 ns] [MONITOR] start asserted
[6203000 ns] [MONITOR] start asserted
[6208000 ns] [MONITOR] start asserted
[6208000 ns] [MONITOR] Input handshake: data=0x0001 (pixel #206)
[6213000 ns] [MONITOR] start asserted
[6218000 ns] [MONITOR] start asserted
[6223000 ns] [MONITOR] start asserted
[6228000 ns] [MONITOR] start asserted
[6233000 ns] [MONITOR] start asserted
[6238000 ns] [MONITOR] start asserted
[6238000 ns] [MONITOR] Input handshake: data=0xffed (pixel #207)
[6243000 ns] [MONITOR] start asserted
[6248000 ns] [MONITOR] start asserted
[6253000 ns] [MONITOR] start asserted
[6258000 ns] [MONITOR] start asserted
[6263000 ns] [MONITOR] start asserted
[6268000 ns] [MONITOR] start asserted
[6268000 ns] [MONITOR] Input handshake: data=0xfe8f (pixel #208)
[6273000 ns] [MONITOR] start asserted
[6278000 ns] [MONITOR] start asserted
[6283000 ns] [MONITOR] start asserted
[6288000 ns] [MONITOR] start asserted
[6293000 ns] [MONITOR] start asserted
[6298000 ns] [MONITOR] start asserted
[6298000 ns] [MONITOR] Input handshake: data=0x0208 (pixel #209)
[6303000 ns] [MONITOR] start asserted
[6308000 ns] [MONITOR] start asserted
[6313000 ns] [MONITOR] start asserted
[6318000 ns] [MONITOR] start asserted
[6323000 ns] [MONITOR] start asserted
[6328000 ns] [MONITOR] start asserted
[6328000 ns] [MONITOR] Input handshake: data=0x00ed (pixel #210)
[6333000 ns] [MONITOR] start asserted
[6338000 ns] [MONITOR] start asserted
[6343000 ns] [MONITOR] start asserted
[6348000 ns] [MONITOR] start asserted
[6353000 ns] [MONITOR] start asserted
[6358000 ns] [MONITOR] start asserted
[6358000 ns] [MONITOR] Input handshake: data=0xfeac (pixel #211)
[6363000 ns] [MONITOR] start asserted
[6368000 ns] [MONITOR] start asserted
[6373000 ns] [MONITOR] start asserted
[6378000 ns] [MONITOR] start asserted
[6383000 ns] [MONITOR] start asserted
[6388000 ns] [MONITOR] start asserted
[6388000 ns] [MONITOR] Input handshake: data=0xfe3a (pixel #212)
[6393000 ns] [MONITOR] start asserted
[6398000 ns] [MONITOR] start asserted
[6403000 ns] [MONITOR] start asserted
[6408000 ns] [MONITOR] start asserted
[6413000 ns] [MONITOR] start asserted
[6418000 ns] [MONITOR] start asserted
[6418000 ns] [MONITOR] Input handshake: data=0xfe37 (pixel #213)
[6423000 ns] [MONITOR] start asserted
[6428000 ns] [MONITOR] start asserted
[6433000 ns] [MONITOR] start asserted
[6438000 ns] [MONITOR] start asserted
[6443000 ns] [MONITOR] start asserted
[6448000 ns] [MONITOR] start asserted
[6448000 ns] [MONITOR] Input handshake: data=0x0179 (pixel #214)
[6453000 ns] [MONITOR] start asserted
[6458000 ns] [MONITOR] start asserted
[6463000 ns] [MONITOR] start asserted
[6468000 ns] [MONITOR] start asserted
[6473000 ns] [MONITOR] start asserted
[6478000 ns] [MONITOR] start asserted
[6478000 ns] [MONITOR] Input handshake: data=0x01e9 (pixel #215)
[6483000 ns] [MONITOR] start asserted
[6488000 ns] [MONITOR] start asserted
[6493000 ns] [MONITOR] start asserted
[6498000 ns] [MONITOR] start asserted
[6503000 ns] [MONITOR] start asserted
[6508000 ns] [MONITOR] start asserted
[6508000 ns] [MONITOR] Input handshake: data=0x008b (pixel #216)
[6513000 ns] [MONITOR] start asserted
[6518000 ns] [MONITOR] start asserted
[6523000 ns] [MONITOR] start asserted
[6528000 ns] [MONITOR] start asserted
[6533000 ns] [MONITOR] start asserted
[6538000 ns] [MONITOR] start asserted
[6538000 ns] [MONITOR] Input handshake: data=0x00e3 (pixel #217)
[6543000 ns] [MONITOR] start asserted
[6548000 ns] [MONITOR] start asserted
[6553000 ns] [MONITOR] start asserted
[6558000 ns] [MONITOR] start asserted
[6563000 ns] [MONITOR] start asserted
[6568000 ns] [MONITOR] start asserted
[6568000 ns] [MONITOR] Input handshake: data=0x00fe (pixel #218)
[6573000 ns] [MONITOR] start asserted
[6578000 ns] [MONITOR] start asserted
[6583000 ns] [MONITOR] start asserted
[6588000 ns] [MONITOR] start asserted
[6593000 ns] [MONITOR] start asserted
[6598000 ns] [MONITOR] start asserted
[6598000 ns] [MONITOR] Input handshake: data=0x00f6 (pixel #219)
[6603000 ns] [MONITOR] start asserted
[6608000 ns] [MONITOR] start asserted
[6613000 ns] [MONITOR] start asserted
[6618000 ns] [MONITOR] start asserted
[6623000 ns] [MONITOR] start asserted
[6628000 ns] [MONITOR] start asserted
[6628000 ns] [MONITOR] Input handshake: data=0xfe41 (pixel #220)
[6633000 ns] [MONITOR] start asserted
[6638000 ns] [MONITOR] start asserted
[6643000 ns] [MONITOR] start asserted
[6648000 ns] [MONITOR] start asserted
[6653000 ns] [MONITOR] start asserted
[6658000 ns] [MONITOR] start asserted
[6658000 ns] [MONITOR] Input handshake: data=0xff87 (pixel #221)
[6663000 ns] [MONITOR] start asserted
[6668000 ns] [MONITOR] start asserted
[6673000 ns] [MONITOR] start asserted
[6678000 ns] [MONITOR] start asserted
[6683000 ns] [MONITOR] start asserted
[6688000 ns] [MONITOR] start asserted
[6688000 ns] [MONITOR] Input handshake: data=0xfed8 (pixel #222)
[6693000 ns] [MONITOR] start asserted
[6698000 ns] [MONITOR] start asserted
[6703000 ns] [MONITOR] start asserted
[6708000 ns] [MONITOR] start asserted
[6713000 ns] [MONITOR] start asserted
[6718000 ns] [MONITOR] start asserted
[6718000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #223)
[6723000 ns] [MONITOR] start asserted
[6728000 ns] [MONITOR] start asserted
[6733000 ns] [MONITOR] start asserted
[6738000 ns] [MONITOR] start asserted
[6743000 ns] [MONITOR] start asserted
[6748000 ns] [MONITOR] start asserted
[6748000 ns] [MONITOR] Input handshake: data=0x015e (pixel #224)
[6753000 ns] [MONITOR] start asserted
[6758000 ns] [MONITOR] start asserted
[6763000 ns] [MONITOR] start asserted
[6768000 ns] [MONITOR] start asserted
[6773000 ns] [MONITOR] start asserted
[6778000 ns] [MONITOR] start asserted
[6778000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #225)
[6783000 ns] [MONITOR] start asserted
[6788000 ns] [MONITOR] start asserted
[6793000 ns] [MONITOR] start asserted
[6798000 ns] [MONITOR] start asserted
[6803000 ns] [MONITOR] start asserted
[6808000 ns] [MONITOR] start asserted
[6808000 ns] [MONITOR] Input handshake: data=0xff5e (pixel #226)
[6813000 ns] [MONITOR] start asserted
[6818000 ns] [MONITOR] start asserted
[6823000 ns] [MONITOR] start asserted
[6828000 ns] [MONITOR] start asserted
[6833000 ns] [MONITOR] start asserted
[6838000 ns] [MONITOR] start asserted
[6838000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #227)
[6843000 ns] [MONITOR] start asserted
[6848000 ns] [MONITOR] start asserted
[6853000 ns] [MONITOR] start asserted
[6858000 ns] [MONITOR] start asserted
[6863000 ns] [MONITOR] start asserted
[6868000 ns] [MONITOR] start asserted
[6868000 ns] [MONITOR] Input handshake: data=0xfec4 (pixel #228)
[6873000 ns] [MONITOR] start asserted
[6878000 ns] [MONITOR] start asserted
[6883000 ns] [MONITOR] start asserted
[6888000 ns] [MONITOR] start asserted
[6893000 ns] [MONITOR] start asserted
[6898000 ns] [MONITOR] start asserted
[6898000 ns] [MONITOR] Input handshake: data=0xff7b (pixel #229)
[6903000 ns] [MONITOR] start asserted
[6908000 ns] [MONITOR] start asserted
[6913000 ns] [MONITOR] start asserted
[6918000 ns] [MONITOR] start asserted
[6923000 ns] [MONITOR] start asserted
[6928000 ns] [MONITOR] start asserted
[6928000 ns] [MONITOR] Input handshake: data=0xffb5 (pixel #230)
[6933000 ns] [MONITOR] start asserted
[6938000 ns] [MONITOR] start asserted
[6943000 ns] [MONITOR] start asserted
[6948000 ns] [MONITOR] start asserted
[6953000 ns] [MONITOR] start asserted
[6958000 ns] [MONITOR] start asserted
[6958000 ns] [MONITOR] Input handshake: data=0x01fd (pixel #231)
[6963000 ns] [MONITOR] start asserted
[6968000 ns] [MONITOR] start asserted
[6973000 ns] [MONITOR] start asserted
[6978000 ns] [MONITOR] start asserted
[6983000 ns] [MONITOR] start asserted
[6988000 ns] [MONITOR] start asserted
[6988000 ns] [MONITOR] Input handshake: data=0x025c (pixel #232)
[6993000 ns] [MONITOR] start asserted
[6998000 ns] [MONITOR] start asserted
[7003000 ns] [MONITOR] start asserted
[7008000 ns] [MONITOR] start asserted
[7013000 ns] [MONITOR] start asserted
[7018000 ns] [MONITOR] start asserted
[7018000 ns] [MONITOR] Input handshake: data=0x0106 (pixel #233)
[7023000 ns] [MONITOR] start asserted
[7028000 ns] [MONITOR] start asserted
[7033000 ns] [MONITOR] start asserted
[7038000 ns] [MONITOR] start asserted
[7043000 ns] [MONITOR] start asserted
[7048000 ns] [MONITOR] start asserted
[7048000 ns] [MONITOR] Input handshake: data=0xff20 (pixel #234)
[7053000 ns] [MONITOR] start asserted
[7058000 ns] [MONITOR] start asserted
[7063000 ns] [MONITOR] start asserted
[7068000 ns] [MONITOR] start asserted
[7073000 ns] [MONITOR] start asserted
[7078000 ns] [MONITOR] start asserted
[7078000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #235)
[7083000 ns] [MONITOR] start asserted
[7088000 ns] [MONITOR] start asserted
[7093000 ns] [MONITOR] start asserted
[7098000 ns] [MONITOR] start asserted
[7103000 ns] [MONITOR] start asserted
[7108000 ns] [MONITOR] start asserted
[7108000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #236)
[7113000 ns] [MONITOR] start asserted
[7118000 ns] [MONITOR] start asserted
[7123000 ns] [MONITOR] start asserted
[7128000 ns] [MONITOR] start asserted
[7133000 ns] [MONITOR] start asserted
[7138000 ns] [MONITOR] start asserted
[7138000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #237)
[7143000 ns] [MONITOR] start asserted
[7148000 ns] [MONITOR] start asserted
[7153000 ns] [MONITOR] start asserted
[7158000 ns] [MONITOR] start asserted
[7163000 ns] [MONITOR] start asserted
[7168000 ns] [MONITOR] start asserted
[7168000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #238)
[7173000 ns] [MONITOR] start asserted
[7178000 ns] [MONITOR] start asserted
[7183000 ns] [MONITOR] start asserted
[7188000 ns] [MONITOR] start asserted
[7193000 ns] [MONITOR] start asserted
[7198000 ns] [MONITOR] start asserted
[7198000 ns] [MONITOR] Input handshake: data=0x0297 (pixel #239)
[7203000 ns] [MONITOR] start asserted
[7208000 ns] [MONITOR] start asserted
[7213000 ns] [MONITOR] start asserted
[7218000 ns] [MONITOR] start asserted
[7223000 ns] [MONITOR] start asserted
[7228000 ns] [MONITOR] start asserted
[7228000 ns] [MONITOR] Input handshake: data=0x0086 (pixel #240)
[7233000 ns] [MONITOR] start asserted
[7238000 ns] [MONITOR] start asserted
[7243000 ns] [MONITOR] start asserted
[7248000 ns] [MONITOR] start asserted
[7253000 ns] [MONITOR] start asserted
[7258000 ns] [MONITOR] start asserted
[7258000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #241)
[7263000 ns] [MONITOR] start asserted
[7268000 ns] [MONITOR] start asserted
[7273000 ns] [MONITOR] start asserted
[7278000 ns] [MONITOR] start asserted
[7283000 ns] [MONITOR] start asserted
[7288000 ns] [MONITOR] start asserted
[7288000 ns] [MONITOR] Input handshake: data=0xffa0 (pixel #242)
[7293000 ns] [MONITOR] start asserted
[7298000 ns] [MONITOR] start asserted
[7303000 ns] [MONITOR] start asserted
[7308000 ns] [MONITOR] start asserted
[7313000 ns] [MONITOR] start asserted
[7318000 ns] [MONITOR] start asserted
[7318000 ns] [MONITOR] Input handshake: data=0xfec1 (pixel #243)
[7323000 ns] [MONITOR] start asserted
[7328000 ns] [MONITOR] start asserted
[7333000 ns] [MONITOR] start asserted
[7338000 ns] [MONITOR] start asserted
[7343000 ns] [MONITOR] start asserted
[7348000 ns] [MONITOR] start asserted
[7348000 ns] [MONITOR] Input handshake: data=0xff56 (pixel #244)
[7353000 ns] [MONITOR] start asserted
[7358000 ns] [MONITOR] start asserted
[7363000 ns] [MONITOR] start asserted
[7368000 ns] [MONITOR] start asserted
[7373000 ns] [MONITOR] start asserted
[7378000 ns] [MONITOR] start asserted
[7378000 ns] [MONITOR] Input handshake: data=0x0032 (pixel #245)
[7383000 ns] [MONITOR] start asserted
[7388000 ns] [MONITOR] start asserted
[7393000 ns] [MONITOR] start asserted
[7398000 ns] [MONITOR] start asserted
[7403000 ns] [MONITOR] start asserted
[7408000 ns] [MONITOR] start asserted
[7408000 ns] [MONITOR] Input handshake: data=0x021c (pixel #246)
[7413000 ns] [MONITOR] start asserted
[7418000 ns] [MONITOR] start asserted
[7423000 ns] [MONITOR] start asserted
[7428000 ns] [MONITOR] start asserted
[7433000 ns] [MONITOR] start asserted
[7438000 ns] [MONITOR] start asserted
[7438000 ns] [MONITOR] Input handshake: data=0xffed (pixel #247)
[7443000 ns] [MONITOR] start asserted
[7448000 ns] [MONITOR] start asserted
[7453000 ns] [MONITOR] start asserted
[7458000 ns] [MONITOR] start asserted
[7463000 ns] [MONITOR] start asserted
[7468000 ns] [MONITOR] start asserted
[7468000 ns] [MONITOR] Input handshake: data=0xfcab (pixel #248)
[7473000 ns] [MONITOR] start asserted
[7478000 ns] [MONITOR] start asserted
[7483000 ns] [MONITOR] start asserted
[7488000 ns] [MONITOR] start asserted
[7493000 ns] [MONITOR] start asserted
[7498000 ns] [MONITOR] start asserted
[7498000 ns] [MONITOR] Input handshake: data=0x0011 (pixel #249)
[7503000 ns] [MONITOR] start asserted
[7508000 ns] [MONITOR] start asserted
[7513000 ns] [MONITOR] start asserted
[7518000 ns] [MONITOR] start asserted
[7523000 ns] [MONITOR] start asserted
[7528000 ns] [MONITOR] start asserted
[7528000 ns] [MONITOR] Input handshake: data=0x0281 (pixel #250)
[7533000 ns] [MONITOR] start asserted
[7538000 ns] [MONITOR] start asserted
[7543000 ns] [MONITOR] start asserted
[7548000 ns] [MONITOR] start asserted
[7553000 ns] [MONITOR] start asserted
[7558000 ns] [MONITOR] start asserted
[7558000 ns] [MONITOR] Input handshake: data=0x0263 (pixel #251)
[7563000 ns] [MONITOR] start asserted
[7568000 ns] [MONITOR] start asserted
[7573000 ns] [MONITOR] start asserted
[7578000 ns] [MONITOR] start asserted
[7583000 ns] [MONITOR] start asserted
[7588000 ns] [MONITOR] start asserted
[7588000 ns] [MONITOR] Input handshake: data=0x0100 (pixel #252)
[7593000 ns] [MONITOR] start asserted
[7598000 ns] [MONITOR] start asserted
[7603000 ns] [MONITOR] start asserted
[7608000 ns] [MONITOR] start asserted
[7613000 ns] [MONITOR] start asserted
[7618000 ns] [MONITOR] start asserted
[7618000 ns] [MONITOR] Input handshake: data=0xfdb8 (pixel #253)
[7623000 ns] [MONITOR] start asserted
[7628000 ns] [MONITOR] start asserted
[7633000 ns] [MONITOR] start asserted
[7638000 ns] [MONITOR] start asserted
[7643000 ns] [MONITOR] start asserted
[7648000 ns] [MONITOR] start asserted
[7648000 ns] [MONITOR] Input handshake: data=0xff1a (pixel #254)
[7653000 ns] [MONITOR] start asserted
[7658000 ns] [MONITOR] start asserted
[7663000 ns] [MONITOR] start asserted
[7668000 ns] [MONITOR] start asserted
[7673000 ns] [MONITOR] start asserted
[7678000 ns] [MONITOR] start asserted
[7678000 ns] [MONITOR] Input handshake: data=0x0086 (pixel #255)
[7683000 ns] [MONITOR] start asserted
[7688000 ns] [MONITOR] start asserted
[7693000 ns] [MONITOR] start asserted
[7698000 ns] [MONITOR] start asserted
[7703000 ns] [MONITOR] start asserted
[7708000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[7708000 ns] [MONITOR] start asserted
[7708000 ns] [MONITOR] Input handshake: data=0xffb2 (pixel #256)
[7713000 ns] [MONITOR] start asserted
[7718000 ns] [MONITOR] start asserted
[7723000 ns] [MONITOR] start asserted
[7728000 ns] [MONITOR] start asserted
[7733000 ns] [MONITOR] start asserted
[7738000 ns] [MONITOR] start asserted
[7738000 ns] [MONITOR] Input handshake: data=0xffad (pixel #257)
[7743000 ns] [MONITOR] start asserted
[7748000 ns] [MONITOR] start asserted
[7753000 ns] [MONITOR] start asserted
[7758000 ns] [MONITOR] start asserted
[7763000 ns] [MONITOR] start asserted
[7768000 ns] [MONITOR] start asserted
[7768000 ns] [MONITOR] Input handshake: data=0x014a (pixel #258)
[7773000 ns] [MONITOR] start asserted
[7778000 ns] [MONITOR] start asserted
[7783000 ns] [MONITOR] start asserted
[7788000 ns] [MONITOR] start asserted
[7793000 ns] [MONITOR] start asserted
[7798000 ns] [MONITOR] start asserted
[7798000 ns] [MONITOR] Input handshake: data=0xfe32 (pixel #259)
[7803000 ns] [MONITOR] start asserted
[7808000 ns] [MONITOR] start asserted
[7813000 ns] [MONITOR] start asserted
[7818000 ns] [MONITOR] start asserted
[7823000 ns] [MONITOR] start asserted
[7828000 ns] [MONITOR] start asserted
[7828000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #260)
[7833000 ns] [MONITOR] start asserted
[7838000 ns] [MONITOR] start asserted
[7843000 ns] [MONITOR] start asserted
[7848000 ns] [MONITOR] start asserted
[7853000 ns] [MONITOR] start asserted
[7858000 ns] [MONITOR] start asserted
[7858000 ns] [MONITOR] Input handshake: data=0x0047 (pixel #261)
[7863000 ns] [MONITOR] start asserted
[7868000 ns] [MONITOR] start asserted
[7873000 ns] [MONITOR] start asserted
[7878000 ns] [MONITOR] start asserted
[7883000 ns] [MONITOR] start asserted
[7888000 ns] [MONITOR] start asserted
[7888000 ns] [MONITOR] Input handshake: data=0xfebb (pixel #262)
[7893000 ns] [MONITOR] start asserted
[7898000 ns] [MONITOR] start asserted
[7903000 ns] [MONITOR] start asserted
[7908000 ns] [MONITOR] start asserted
[7913000 ns] [MONITOR] start asserted
[7918000 ns] [MONITOR] start asserted
[7918000 ns] [MONITOR] Input handshake: data=0x001f (pixel #263)
[7923000 ns] [MONITOR] start asserted
[7928000 ns] [MONITOR] start asserted
[7933000 ns] [MONITOR] start asserted
[7938000 ns] [MONITOR] start asserted
[7943000 ns] [MONITOR] start asserted
[7948000 ns] [MONITOR] start asserted
[7948000 ns] [MONITOR] Input handshake: data=0x00c6 (pixel #264)
[7953000 ns] [MONITOR] start asserted
[7958000 ns] [MONITOR] start asserted
[7963000 ns] [MONITOR] start asserted
[7968000 ns] [MONITOR] start asserted
[7973000 ns] [MONITOR] start asserted
[7978000 ns] [MONITOR] start asserted
[7978000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #265)
[7983000 ns] [MONITOR] start asserted
[7988000 ns] [MONITOR] start asserted
[7993000 ns] [MONITOR] start asserted
[7998000 ns] [MONITOR] start asserted
[8003000 ns] [MONITOR] start asserted
[8008000 ns] [MONITOR] start asserted
[8008000 ns] [MONITOR] Input handshake: data=0x00e7 (pixel #266)
[8013000 ns] [MONITOR] start asserted
[8018000 ns] [MONITOR] start asserted
[8023000 ns] [MONITOR] start asserted
[8028000 ns] [MONITOR] start asserted
[8033000 ns] [MONITOR] start asserted
[8038000 ns] [MONITOR] start asserted
[8038000 ns] [MONITOR] Input handshake: data=0xff3f (pixel #267)
[8043000 ns] [MONITOR] start asserted
[8048000 ns] [MONITOR] start asserted
[8053000 ns] [MONITOR] start asserted
[8058000 ns] [MONITOR] start asserted
[8063000 ns] [MONITOR] start asserted
[8068000 ns] [MONITOR] start asserted
[8068000 ns] [MONITOR] Input handshake: data=0xff6e (pixel #268)
[8073000 ns] [MONITOR] start asserted
[8078000 ns] [MONITOR] start asserted
[8083000 ns] [MONITOR] start asserted
[8088000 ns] [MONITOR] start asserted
[8093000 ns] [MONITOR] start asserted
[8098000 ns] [MONITOR] start asserted
[8098000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #269)
[8103000 ns] [MONITOR] start asserted
[8108000 ns] [MONITOR] start asserted
[8113000 ns] [MONITOR] start asserted
[8118000 ns] [MONITOR] start asserted
[8123000 ns] [MONITOR] start asserted
[8128000 ns] [MONITOR] start asserted
[8128000 ns] [MONITOR] Input handshake: data=0xfe62 (pixel #270)
[8133000 ns] [MONITOR] start asserted
[8138000 ns] [MONITOR] start asserted
[8143000 ns] [MONITOR] start asserted
[8148000 ns] [MONITOR] start asserted
[8153000 ns] [MONITOR] start asserted
[8158000 ns] [MONITOR] start asserted
[8158000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #271)
[8163000 ns] [MONITOR] start asserted
[8168000 ns] [MONITOR] start asserted
[8173000 ns] [MONITOR] start asserted
[8178000 ns] [MONITOR] start asserted
[8183000 ns] [MONITOR] start asserted
[8188000 ns] [MONITOR] start asserted
[8188000 ns] [MONITOR] Input handshake: data=0x00d9 (pixel #272)
[8193000 ns] [MONITOR] start asserted
[8198000 ns] [MONITOR] start asserted
[8203000 ns] [MONITOR] start asserted
[8208000 ns] [MONITOR] start asserted
[8213000 ns] [MONITOR] start asserted
[8218000 ns] [MONITOR] start asserted
[8218000 ns] [MONITOR] Input handshake: data=0x0284 (pixel #273)
[8223000 ns] [MONITOR] start asserted
[8228000 ns] [MONITOR] start asserted
[8233000 ns] [MONITOR] start asserted
[8238000 ns] [MONITOR] start asserted
[8243000 ns] [MONITOR] start asserted
[8248000 ns] [MONITOR] start asserted
[8248000 ns] [MONITOR] Input handshake: data=0x0068 (pixel #274)
[8253000 ns] [MONITOR] start asserted
[8258000 ns] [MONITOR] start asserted
[8263000 ns] [MONITOR] start asserted
[8268000 ns] [MONITOR] start asserted
[8273000 ns] [MONITOR] start asserted
[8278000 ns] [MONITOR] start asserted
[8278000 ns] [MONITOR] Input handshake: data=0xfed0 (pixel #275)
[8283000 ns] [MONITOR] start asserted
[8288000 ns] [MONITOR] start asserted
[8293000 ns] [MONITOR] start asserted
[8298000 ns] [MONITOR] start asserted
[8303000 ns] [MONITOR] start asserted
[8308000 ns] [MONITOR] start asserted
[8308000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #276)
[8313000 ns] [MONITOR] start asserted
[8318000 ns] [MONITOR] start asserted
[8323000 ns] [MONITOR] start asserted
[8328000 ns] [MONITOR] start asserted
[8333000 ns] [MONITOR] start asserted
[8338000 ns] [MONITOR] start asserted
[8338000 ns] [MONITOR] Input handshake: data=0x005f (pixel #277)
[8343000 ns] [MONITOR] start asserted
[8348000 ns] [MONITOR] start asserted
[8353000 ns] [MONITOR] start asserted
[8358000 ns] [MONITOR] start asserted
[8363000 ns] [MONITOR] start asserted
[8368000 ns] [MONITOR] start asserted
[8368000 ns] [MONITOR] Input handshake: data=0x00d6 (pixel #278)
[8373000 ns] [MONITOR] start asserted
[8378000 ns] [MONITOR] start asserted
[8383000 ns] [MONITOR] start asserted
[8388000 ns] [MONITOR] start asserted
[8393000 ns] [MONITOR] start asserted
[8398000 ns] [MONITOR] start asserted
[8398000 ns] [MONITOR] Input handshake: data=0x0407 (pixel #279)
[8403000 ns] [MONITOR] start asserted
[8408000 ns] [MONITOR] start asserted
[8413000 ns] [MONITOR] start asserted
[8418000 ns] [MONITOR] start asserted
[8423000 ns] [MONITOR] start asserted
[8428000 ns] [MONITOR] start asserted
[8428000 ns] [MONITOR] Input handshake: data=0x01a2 (pixel #280)
[8433000 ns] [MONITOR] start asserted
[8438000 ns] [MONITOR] start asserted
[8443000 ns] [MONITOR] start asserted
[8448000 ns] [MONITOR] start asserted
[8453000 ns] [MONITOR] start asserted
[8458000 ns] [MONITOR] start asserted
[8458000 ns] [MONITOR] Input handshake: data=0xfefa (pixel #281)
[8463000 ns] [MONITOR] start asserted
[8468000 ns] [MONITOR] start asserted
[8473000 ns] [MONITOR] start asserted
[8478000 ns] [MONITOR] start asserted
[8483000 ns] [MONITOR] start asserted
[8488000 ns] [MONITOR] start asserted
[8488000 ns] [MONITOR] Input handshake: data=0xfd6f (pixel #282)
[8493000 ns] [MONITOR] start asserted
[8498000 ns] [MONITOR] start asserted
[8503000 ns] [MONITOR] start asserted
[8508000 ns] [MONITOR] start asserted
[8513000 ns] [MONITOR] start asserted
[8518000 ns] [MONITOR] start asserted
[8518000 ns] [MONITOR] Input handshake: data=0xfb52 (pixel #283)
[8523000 ns] [MONITOR] start asserted
[8528000 ns] [MONITOR] start asserted
[8533000 ns] [MONITOR] start asserted
[8538000 ns] [MONITOR] start asserted
[8543000 ns] [MONITOR] start asserted
[8548000 ns] [MONITOR] start asserted
[8548000 ns] [MONITOR] Input handshake: data=0xfdcf (pixel #284)
[8553000 ns] [MONITOR] start asserted
[8558000 ns] [MONITOR] start asserted
[8563000 ns] [MONITOR] start asserted
[8568000 ns] [MONITOR] start asserted
[8573000 ns] [MONITOR] start asserted
[8578000 ns] [MONITOR] start asserted
[8578000 ns] [MONITOR] Input handshake: data=0xff80 (pixel #285)
[8583000 ns] [MONITOR] start asserted
[8588000 ns] [MONITOR] start asserted
[8593000 ns] [MONITOR] start asserted
[8598000 ns] [MONITOR] start asserted
[8603000 ns] [MONITOR] start asserted
[8608000 ns] [MONITOR] start asserted
[8608000 ns] [MONITOR] Input handshake: data=0x0019 (pixel #286)
[8613000 ns] [MONITOR] start asserted
[8618000 ns] [MONITOR] start asserted
[8623000 ns] [MONITOR] start asserted
[8628000 ns] [MONITOR] start asserted
[8633000 ns] [MONITOR] start asserted
[8638000 ns] [MONITOR] start asserted
[8638000 ns] [MONITOR] Input handshake: data=0x0131 (pixel #287)
[8643000 ns] [MONITOR] start asserted
[8648000 ns] [MONITOR] start asserted
[8653000 ns] [MONITOR] start asserted
[8658000 ns] [MONITOR] start asserted
[8663000 ns] [MONITOR] start asserted
[8668000 ns] [MONITOR] start asserted
[8668000 ns] [MONITOR] Input handshake: data=0x013c (pixel #288)
[8673000 ns] [MONITOR] start asserted
[8678000 ns] [MONITOR] start asserted
[8683000 ns] [MONITOR] start asserted
[8688000 ns] [MONITOR] start asserted
[8693000 ns] [MONITOR] start asserted
[8698000 ns] [MONITOR] start asserted
[8698000 ns] [MONITOR] Input handshake: data=0x0107 (pixel #289)
[8703000 ns] [MONITOR] start asserted
[8708000 ns] [MONITOR] start asserted
[8713000 ns] [MONITOR] start asserted
[8718000 ns] [MONITOR] start asserted
[8723000 ns] [MONITOR] start asserted
[8728000 ns] [MONITOR] start asserted
[8728000 ns] [MONITOR] Input handshake: data=0x00fa (pixel #290)
[8733000 ns] [MONITOR] start asserted
[8738000 ns] [MONITOR] start asserted
[8743000 ns] [MONITOR] start asserted
[8748000 ns] [MONITOR] start asserted
[8753000 ns] [MONITOR] start asserted
[8758000 ns] [MONITOR] start asserted
[8758000 ns] [MONITOR] Input handshake: data=0x00c0 (pixel #291)
[8763000 ns] [MONITOR] start asserted
[8768000 ns] [MONITOR] start asserted
[8773000 ns] [MONITOR] start asserted
[8778000 ns] [MONITOR] start asserted
[8783000 ns] [MONITOR] start asserted
[8788000 ns] [MONITOR] start asserted
[8788000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #292)
[8793000 ns] [MONITOR] start asserted
[8798000 ns] [MONITOR] start asserted
[8803000 ns] [MONITOR] start asserted
[8808000 ns] [MONITOR] start asserted
[8813000 ns] [MONITOR] start asserted
[8818000 ns] [MONITOR] start asserted
[8818000 ns] [MONITOR] Input handshake: data=0x0109 (pixel #293)
[8823000 ns] [MONITOR] start asserted
[8828000 ns] [MONITOR] start asserted
[8833000 ns] [MONITOR] start asserted
[8838000 ns] [MONITOR] start asserted
[8843000 ns] [MONITOR] start asserted
[8848000 ns] [MONITOR] start asserted
[8848000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #294)
[8853000 ns] [MONITOR] start asserted
[8858000 ns] [MONITOR] start asserted
[8863000 ns] [MONITOR] start asserted
[8868000 ns] [MONITOR] start asserted
[8873000 ns] [MONITOR] start asserted
[8878000 ns] [MONITOR] start asserted
[8878000 ns] [MONITOR] Input handshake: data=0xff44 (pixel #295)
[8883000 ns] [MONITOR] start asserted
[8888000 ns] [MONITOR] start asserted
[8893000 ns] [MONITOR] start asserted
[8898000 ns] [MONITOR] start asserted
[8903000 ns] [MONITOR] start asserted
[8908000 ns] [MONITOR] start asserted
[8908000 ns] [MONITOR] Input handshake: data=0x0121 (pixel #296)
[8913000 ns] [MONITOR] start asserted
[8918000 ns] [MONITOR] start asserted
[8923000 ns] [MONITOR] start asserted
[8928000 ns] [MONITOR] start asserted
[8933000 ns] [MONITOR] start asserted
[8938000 ns] [MONITOR] start asserted
[8938000 ns] [MONITOR] Input handshake: data=0x000f (pixel #297)
[8943000 ns] [MONITOR] start asserted
[8948000 ns] [MONITOR] start asserted
[8953000 ns] [MONITOR] start asserted
[8958000 ns] [MONITOR] start asserted
[8963000 ns] [MONITOR] start asserted
[8968000 ns] [MONITOR] start asserted
[8968000 ns] [MONITOR] Input handshake: data=0xfe63 (pixel #298)
[8973000 ns] [MONITOR] start asserted
[8978000 ns] [MONITOR] start asserted
[8983000 ns] [MONITOR] start asserted
[8988000 ns] [MONITOR] start asserted
[8993000 ns] [MONITOR] start asserted
[8998000 ns] [MONITOR] start asserted
[8998000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #299)
[9003000 ns] [MONITOR] start asserted
[9008000 ns] [MONITOR] start asserted
[9013000 ns] [MONITOR] start asserted
[9018000 ns] [MONITOR] start asserted
[9023000 ns] [MONITOR] start asserted
[9028000 ns] [MONITOR] start asserted
[9028000 ns] [MONITOR] Input handshake: data=0xff8b (pixel #300)
[9033000 ns] [MONITOR] start asserted
[9038000 ns] [MONITOR] start asserted
[9043000 ns] [MONITOR] start asserted
[9048000 ns] [MONITOR] start asserted
[9053000 ns] [MONITOR] start asserted
[9058000 ns] [MONITOR] start asserted
[9058000 ns] [MONITOR] Input handshake: data=0x001d (pixel #301)
[9063000 ns] [MONITOR] start asserted
[9068000 ns] [MONITOR] start asserted
[9073000 ns] [MONITOR] start asserted
[9078000 ns] [MONITOR] start asserted
[9083000 ns] [MONITOR] start asserted
[9088000 ns] [MONITOR] start asserted
[9088000 ns] [MONITOR] Input handshake: data=0xff6c (pixel #302)
[9093000 ns] [MONITOR] start asserted
[9098000 ns] [MONITOR] start asserted
[9103000 ns] [MONITOR] start asserted
[9108000 ns] [MONITOR] start asserted
[9113000 ns] [MONITOR] start asserted
[9118000 ns] [MONITOR] start asserted
[9118000 ns] [MONITOR] Input handshake: data=0xfe21 (pixel #303)
[9123000 ns] [MONITOR] start asserted
[9128000 ns] [MONITOR] start asserted
[9133000 ns] [MONITOR] start asserted
[9138000 ns] [MONITOR] start asserted
[9143000 ns] [MONITOR] start asserted
[9148000 ns] [MONITOR] start asserted
[9148000 ns] [MONITOR] Input handshake: data=0xffef (pixel #304)
[9153000 ns] [MONITOR] start asserted
[9158000 ns] [MONITOR] start asserted
[9163000 ns] [MONITOR] start asserted
[9168000 ns] [MONITOR] start asserted
[9173000 ns] [MONITOR] start asserted
[9178000 ns] [MONITOR] start asserted
[9178000 ns] [MONITOR] Input handshake: data=0x0200 (pixel #305)
[9183000 ns] [MONITOR] start asserted
[9188000 ns] [MONITOR] start asserted
[9193000 ns] [MONITOR] start asserted
[9198000 ns] [MONITOR] start asserted
[9203000 ns] [MONITOR] start asserted
[9208000 ns] [MONITOR] start asserted
[9208000 ns] [MONITOR] Input handshake: data=0x02d9 (pixel #306)
[9213000 ns] [MONITOR] start asserted
[9218000 ns] [MONITOR] start asserted
[9223000 ns] [MONITOR] start asserted
[9228000 ns] [MONITOR] start asserted
[9233000 ns] [MONITOR] start asserted
[9238000 ns] [MONITOR] start asserted
[9238000 ns] [MONITOR] Input handshake: data=0x0214 (pixel #307)
[9243000 ns] [MONITOR] start asserted
[9248000 ns] [MONITOR] start asserted
[9253000 ns] [MONITOR] start asserted
[9258000 ns] [MONITOR] start asserted
[9263000 ns] [MONITOR] start asserted
[9268000 ns] [MONITOR] start asserted
[9268000 ns] [MONITOR] Input handshake: data=0xfeab (pixel #308)
[9273000 ns] [MONITOR] start asserted
[9278000 ns] [MONITOR] start asserted
[9283000 ns] [MONITOR] start asserted
[9288000 ns] [MONITOR] start asserted
[9293000 ns] [MONITOR] start asserted
[9298000 ns] [MONITOR] start asserted
[9298000 ns] [MONITOR] Input handshake: data=0xfdea (pixel #309)
[9303000 ns] [MONITOR] start asserted
[9308000 ns] [MONITOR] start asserted
[9313000 ns] [MONITOR] start asserted
[9318000 ns] [MONITOR] start asserted
[9323000 ns] [MONITOR] start asserted
[9328000 ns] [MONITOR] start asserted
[9328000 ns] [MONITOR] Input handshake: data=0xffdd (pixel #310)
[9333000 ns] [MONITOR] start asserted
[9338000 ns] [MONITOR] start asserted
[9343000 ns] [MONITOR] start asserted
[9348000 ns] [MONITOR] start asserted
[9353000 ns] [MONITOR] start asserted
[9358000 ns] [MONITOR] start asserted
[9358000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #311)
[9363000 ns] [MONITOR] start asserted
[9368000 ns] [MONITOR] start asserted
[9373000 ns] [MONITOR] start asserted
[9378000 ns] [MONITOR] start asserted
[9383000 ns] [MONITOR] start asserted
[9388000 ns] [MONITOR] start asserted
[9388000 ns] [MONITOR] Input handshake: data=0xffd2 (pixel #312)
[9393000 ns] [MONITOR] start asserted
[9398000 ns] [MONITOR] start asserted
[9403000 ns] [MONITOR] start asserted
[9408000 ns] [MONITOR] start asserted
[9413000 ns] [MONITOR] start asserted
[9418000 ns] [MONITOR] start asserted
[9418000 ns] [MONITOR] Input handshake: data=0xffb1 (pixel #313)
[9423000 ns] [MONITOR] start asserted
[9428000 ns] [MONITOR] start asserted
[9433000 ns] [MONITOR] start asserted
[9438000 ns] [MONITOR] start asserted
[9443000 ns] [MONITOR] start asserted
[9448000 ns] [MONITOR] start asserted
[9448000 ns] [MONITOR] Input handshake: data=0x006c (pixel #314)
[9453000 ns] [MONITOR] start asserted
[9458000 ns] [MONITOR] start asserted
[9463000 ns] [MONITOR] start asserted
[9468000 ns] [MONITOR] start asserted
[9473000 ns] [MONITOR] start asserted
[9478000 ns] [MONITOR] start asserted
[9478000 ns] [MONITOR] Input handshake: data=0xff8f (pixel #315)
[9483000 ns] [MONITOR] start asserted
[9488000 ns] [MONITOR] start asserted
[9493000 ns] [MONITOR] start asserted
[9498000 ns] [MONITOR] start asserted
[9503000 ns] [MONITOR] start asserted
[9508000 ns] [MONITOR] start asserted
[9508000 ns] [MONITOR] Input handshake: data=0xfd07 (pixel #316)
[9513000 ns] [MONITOR] start asserted
[9518000 ns] [MONITOR] start asserted
[9523000 ns] [MONITOR] start asserted
[9528000 ns] [MONITOR] start asserted
[9533000 ns] [MONITOR] start asserted
[9538000 ns] [MONITOR] start asserted
[9538000 ns] [MONITOR] Input handshake: data=0xfe33 (pixel #317)
[9543000 ns] [MONITOR] start asserted
[9548000 ns] [MONITOR] start asserted
[9553000 ns] [MONITOR] start asserted
[9558000 ns] [MONITOR] start asserted
[9563000 ns] [MONITOR] start asserted
[9568000 ns] [MONITOR] start asserted
[9568000 ns] [MONITOR] Input handshake: data=0x0090 (pixel #318)
[9573000 ns] [MONITOR] start asserted
[9578000 ns] [MONITOR] start asserted
[9583000 ns] [MONITOR] start asserted
[9588000 ns] [MONITOR] start asserted
[9593000 ns] [MONITOR] start asserted
[9598000 ns] [MONITOR] start asserted
[9598000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #319)
[9603000 ns] [MONITOR] start asserted
[9608000 ns] [MONITOR] start asserted
[9613000 ns] [MONITOR] start asserted
[9618000 ns] [MONITOR] start asserted
[9623000 ns] [MONITOR] start asserted
[9628000 ns] [MONITOR] start asserted
[9628000 ns] [MONITOR] Input handshake: data=0x00de (pixel #320)
[9633000 ns] [MONITOR] start asserted
[9638000 ns] [MONITOR] start asserted
[9643000 ns] [MONITOR] start asserted
[9648000 ns] [MONITOR] start asserted
[9653000 ns] [MONITOR] start asserted
[9658000 ns] [MONITOR] start asserted
[9658000 ns] [MONITOR] Input handshake: data=0x0301 (pixel #321)
[9663000 ns] [MONITOR] start asserted
[9668000 ns] [MONITOR] start asserted
[9673000 ns] [MONITOR] start asserted
[9678000 ns] [MONITOR] start asserted
[9683000 ns] [MONITOR] start asserted
[9688000 ns] [MONITOR] start asserted
[9688000 ns] [MONITOR] Input handshake: data=0x054c (pixel #322)
[9693000 ns] [MONITOR] start asserted
[9698000 ns] [MONITOR] start asserted
[9703000 ns] [MONITOR] start asserted
[9708000 ns] [MONITOR] start asserted
[9713000 ns] [MONITOR] start asserted
[9718000 ns] [MONITOR] start asserted
[9718000 ns] [MONITOR] Input handshake: data=0x014d (pixel #323)
[9723000 ns] [MONITOR] start asserted
[9728000 ns] [MONITOR] start asserted
[9733000 ns] [MONITOR] start asserted
[9738000 ns] [MONITOR] start asserted
[9743000 ns] [MONITOR] start asserted
[9748000 ns] [MONITOR] start asserted
[9748000 ns] [MONITOR] Input handshake: data=0xfd38 (pixel #324)
[9753000 ns] [MONITOR] start asserted
[9758000 ns] [MONITOR] start asserted
[9763000 ns] [MONITOR] start asserted
[9768000 ns] [MONITOR] start asserted
[9773000 ns] [MONITOR] start asserted
[9778000 ns] [MONITOR] start asserted
[9778000 ns] [MONITOR] Input handshake: data=0xfd3f (pixel #325)
[9783000 ns] [MONITOR] start asserted
[9788000 ns] [MONITOR] start asserted
[9793000 ns] [MONITOR] start asserted
[9798000 ns] [MONITOR] start asserted
[9803000 ns] [MONITOR] start asserted
[9808000 ns] [MONITOR] start asserted
[9808000 ns] [MONITOR] Input handshake: data=0xfd88 (pixel #326)
[9813000 ns] [MONITOR] start asserted
[9818000 ns] [MONITOR] start asserted
[9823000 ns] [MONITOR] start asserted
[9828000 ns] [MONITOR] start asserted
[9833000 ns] [MONITOR] start asserted
[9838000 ns] [MONITOR] start asserted
[9838000 ns] [MONITOR] Input handshake: data=0x0027 (pixel #327)
[9843000 ns] [MONITOR] start asserted
[9848000 ns] [MONITOR] start asserted
[9853000 ns] [MONITOR] start asserted
[9858000 ns] [MONITOR] start asserted
[9863000 ns] [MONITOR] start asserted
[9868000 ns] [MONITOR] start asserted
[9868000 ns] [MONITOR] Input handshake: data=0x00df (pixel #328)
[9873000 ns] [MONITOR] start asserted
[9878000 ns] [MONITOR] start asserted
[9883000 ns] [MONITOR] start asserted
[9888000 ns] [MONITOR] start asserted
[9893000 ns] [MONITOR] start asserted
[9898000 ns] [MONITOR] start asserted
[9898000 ns] [MONITOR] Input handshake: data=0x00f7 (pixel #329)
[9903000 ns] [MONITOR] start asserted
[9908000 ns] [MONITOR] start asserted
[9913000 ns] [MONITOR] start asserted
[9918000 ns] [MONITOR] start asserted
[9923000 ns] [MONITOR] start asserted
[9928000 ns] [MONITOR] start asserted
[9928000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #330)
[9933000 ns] [MONITOR] start asserted
[9938000 ns] [MONITOR] start asserted
[9943000 ns] [MONITOR] start asserted
[9948000 ns] [MONITOR] start asserted
[9953000 ns] [MONITOR] start asserted
[9958000 ns] [MONITOR] start asserted
[9958000 ns] [MONITOR] Input handshake: data=0xfe3b (pixel #331)
[9963000 ns] [MONITOR] start asserted
[9968000 ns] [MONITOR] start asserted
[9973000 ns] [MONITOR] start asserted
[9978000 ns] [MONITOR] start asserted
[9983000 ns] [MONITOR] start asserted
[9988000 ns] [MONITOR] start asserted
[9988000 ns] [MONITOR] Input handshake: data=0xff69 (pixel #332)
[9993000 ns] [MONITOR] start asserted
[9998000 ns] [MONITOR] start asserted
[10003000 ns] [MONITOR] start asserted
[10008000 ns] [MONITOR] start asserted
[10013000 ns] [MONITOR] start asserted
[10018000 ns] [MONITOR] start asserted
[10018000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #333)
[10023000 ns] [MONITOR] start asserted
[10028000 ns] [MONITOR] start asserted
[10033000 ns] [MONITOR] start asserted
[10038000 ns] [MONITOR] start asserted
[10043000 ns] [MONITOR] start asserted
[10048000 ns] [MONITOR] start asserted
[10048000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #334)
[10053000 ns] [MONITOR] start asserted
[10058000 ns] [MONITOR] start asserted
[10063000 ns] [MONITOR] start asserted
[10068000 ns] [MONITOR] start asserted
[10073000 ns] [MONITOR] start asserted
[10078000 ns] [MONITOR] start asserted
[10078000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #335)
[10083000 ns] [MONITOR] start asserted
[10088000 ns] [MONITOR] start asserted
[10093000 ns] [MONITOR] start asserted
[10098000 ns] [MONITOR] start asserted
[10103000 ns] [MONITOR] start asserted
[10108000 ns] [MONITOR] start asserted
[10108000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #336)
[10113000 ns] [MONITOR] start asserted
[10118000 ns] [MONITOR] start asserted
[10123000 ns] [MONITOR] start asserted
[10128000 ns] [MONITOR] start asserted
[10133000 ns] [MONITOR] start asserted
[10138000 ns] [MONITOR] start asserted
[10138000 ns] [MONITOR] Input handshake: data=0x0205 (pixel #337)
[10143000 ns] [MONITOR] start asserted
[10148000 ns] [MONITOR] start asserted
[10153000 ns] [MONITOR] start asserted
[10158000 ns] [MONITOR] start asserted
[10163000 ns] [MONITOR] start asserted
[10168000 ns] [MONITOR] start asserted
[10168000 ns] [MONITOR] Input handshake: data=0x0179 (pixel #338)
[10173000 ns] [MONITOR] start asserted
[10178000 ns] [MONITOR] start asserted
[10183000 ns] [MONITOR] start asserted
[10188000 ns] [MONITOR] start asserted
[10193000 ns] [MONITOR] start asserted
[10198000 ns] [MONITOR] start asserted
[10198000 ns] [MONITOR] Input handshake: data=0x01ba (pixel #339)
[10203000 ns] [MONITOR] start asserted
[10208000 ns] [MONITOR] start asserted
[10213000 ns] [MONITOR] start asserted
[10218000 ns] [MONITOR] start asserted
[10223000 ns] [MONITOR] start asserted
[10228000 ns] [MONITOR] start asserted
[10228000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #340)
[10233000 ns] [MONITOR] start asserted
[10238000 ns] [MONITOR] start asserted
[10243000 ns] [MONITOR] start asserted
[10248000 ns] [MONITOR] start asserted
[10253000 ns] [MONITOR] start asserted
[10258000 ns] [MONITOR] start asserted
[10258000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #341)
[10263000 ns] [MONITOR] start asserted
[10268000 ns] [MONITOR] start asserted
[10273000 ns] [MONITOR] start asserted
[10278000 ns] [MONITOR] start asserted
[10283000 ns] [MONITOR] start asserted
[10288000 ns] [MONITOR] start asserted
[10288000 ns] [MONITOR] Input handshake: data=0xfcac (pixel #342)
[10293000 ns] [MONITOR] start asserted
[10298000 ns] [MONITOR] start asserted
[10303000 ns] [MONITOR] start asserted
[10308000 ns] [MONITOR] start asserted
[10313000 ns] [MONITOR] start asserted
[10318000 ns] [MONITOR] start asserted
[10318000 ns] [MONITOR] Input handshake: data=0xffcc (pixel #343)
[10323000 ns] [MONITOR] start asserted
[10328000 ns] [MONITOR] start asserted
[10333000 ns] [MONITOR] start asserted
[10338000 ns] [MONITOR] start asserted
[10343000 ns] [MONITOR] start asserted
[10348000 ns] [MONITOR] start asserted
[10348000 ns] [MONITOR] Input handshake: data=0x023e (pixel #344)
[10353000 ns] [MONITOR] start asserted
[10358000 ns] [MONITOR] start asserted
[10363000 ns] [MONITOR] start asserted
[10368000 ns] [MONITOR] start asserted
[10373000 ns] [MONITOR] start asserted
[10378000 ns] [MONITOR] start asserted
[10378000 ns] [MONITOR] Input handshake: data=0xfffd (pixel #345)
[10383000 ns] [MONITOR] start asserted
[10388000 ns] [MONITOR] start asserted
[10393000 ns] [MONITOR] start asserted
[10398000 ns] [MONITOR] start asserted
[10403000 ns] [MONITOR] start asserted
[10408000 ns] [MONITOR] start asserted
[10408000 ns] [MONITOR] Input handshake: data=0xff04 (pixel #346)
[10413000 ns] [MONITOR] start asserted
[10418000 ns] [MONITOR] start asserted
[10423000 ns] [MONITOR] start asserted
[10428000 ns] [MONITOR] start asserted
[10433000 ns] [MONITOR] start asserted
[10438000 ns] [MONITOR] start asserted
[10438000 ns] [MONITOR] Input handshake: data=0xfdca (pixel #347)
[10443000 ns] [MONITOR] start asserted
[10448000 ns] [MONITOR] start asserted
[10453000 ns] [MONITOR] start asserted
[10458000 ns] [MONITOR] start asserted
[10463000 ns] [MONITOR] start asserted
[10468000 ns] [MONITOR] start asserted
[10468000 ns] [MONITOR] Input handshake: data=0xff86 (pixel #348)
[10473000 ns] [MONITOR] start asserted
[10478000 ns] [MONITOR] start asserted
[10483000 ns] [MONITOR] start asserted
[10488000 ns] [MONITOR] start asserted
[10493000 ns] [MONITOR] start asserted
[10498000 ns] [MONITOR] start asserted
[10498000 ns] [MONITOR] Input handshake: data=0x0158 (pixel #349)
[10503000 ns] [MONITOR] start asserted
[10508000 ns] [MONITOR] start asserted
[10513000 ns] [MONITOR] start asserted
[10518000 ns] [MONITOR] start asserted
[10523000 ns] [MONITOR] start asserted
[10528000 ns] [MONITOR] start asserted
[10528000 ns] [MONITOR] Input handshake: data=0xff2f (pixel #350)
[10533000 ns] [MONITOR] start asserted
[10538000 ns] [MONITOR] start asserted
[10543000 ns] [MONITOR] start asserted
[10548000 ns] [MONITOR] start asserted
[10553000 ns] [MONITOR] start asserted
[10558000 ns] [MONITOR] start asserted
[10558000 ns] [MONITOR] Input handshake: data=0xffff (pixel #351)
[10563000 ns] [MONITOR] start asserted
[10568000 ns] [MONITOR] start asserted
[10573000 ns] [MONITOR] start asserted
[10578000 ns] [MONITOR] start asserted
[10583000 ns] [MONITOR] start asserted
[10588000 ns] [MONITOR] start asserted
[10588000 ns] [MONITOR] Input handshake: data=0x0110 (pixel #352)
[10593000 ns] [MONITOR] start asserted
[10598000 ns] [MONITOR] start asserted
[10603000 ns] [MONITOR] start asserted
[10608000 ns] [MONITOR] start asserted
[10613000 ns] [MONITOR] start asserted
[10618000 ns] [MONITOR] start asserted
[10618000 ns] [MONITOR] Input handshake: data=0x00be (pixel #353)
[10623000 ns] [MONITOR] start asserted
[10628000 ns] [MONITOR] start asserted
[10633000 ns] [MONITOR] start asserted
[10638000 ns] [MONITOR] start asserted
[10643000 ns] [MONITOR] start asserted
[10648000 ns] [MONITOR] start asserted
[10648000 ns] [MONITOR] Input handshake: data=0x013e (pixel #354)
[10653000 ns] [MONITOR] start asserted
[10658000 ns] [MONITOR] start asserted
[10663000 ns] [MONITOR] start asserted
[10668000 ns] [MONITOR] start asserted
[10673000 ns] [MONITOR] start asserted
[10678000 ns] [MONITOR] start asserted
[10678000 ns] [MONITOR] Input handshake: data=0x006e (pixel #355)
[10683000 ns] [MONITOR] start asserted
[10688000 ns] [MONITOR] start asserted
[10693000 ns] [MONITOR] start asserted
[10698000 ns] [MONITOR] start asserted
[10703000 ns] [MONITOR] start asserted
[10708000 ns] [MONITOR] start asserted
[10708000 ns] [MONITOR] Input handshake: data=0xff3f (pixel #356)
[10713000 ns] [MONITOR] start asserted
[10718000 ns] [MONITOR] start asserted
[10723000 ns] [MONITOR] start asserted
[10728000 ns] [MONITOR] start asserted
[10733000 ns] [MONITOR] start asserted
[10738000 ns] [MONITOR] start asserted
[10738000 ns] [MONITOR] Input handshake: data=0xff63 (pixel #357)
[10743000 ns] [MONITOR] start asserted
[10748000 ns] [MONITOR] start asserted
[10753000 ns] [MONITOR] start asserted
[10758000 ns] [MONITOR] start asserted
[10763000 ns] [MONITOR] start asserted
[10768000 ns] [MONITOR] start asserted
[10768000 ns] [MONITOR] Input handshake: data=0x006b (pixel #358)
[10773000 ns] [MONITOR] start asserted
[10778000 ns] [MONITOR] start asserted
[10783000 ns] [MONITOR] start asserted
[10788000 ns] [MONITOR] start asserted
[10793000 ns] [MONITOR] start asserted
[10798000 ns] [MONITOR] start asserted
[10798000 ns] [MONITOR] Input handshake: data=0xffcf (pixel #359)
[10803000 ns] [MONITOR] start asserted
[10808000 ns] [MONITOR] start asserted
[10813000 ns] [MONITOR] start asserted
[10818000 ns] [MONITOR] start asserted
[10823000 ns] [MONITOR] start asserted
[10828000 ns] [MONITOR] start asserted
[10828000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #360)
[10833000 ns] [MONITOR] start asserted
[10838000 ns] [MONITOR] start asserted
[10843000 ns] [MONITOR] start asserted
[10848000 ns] [MONITOR] start asserted
[10853000 ns] [MONITOR] start asserted
[10858000 ns] [MONITOR] start asserted
[10858000 ns] [MONITOR] Input handshake: data=0xffea (pixel #361)
[10863000 ns] [MONITOR] start asserted
[10868000 ns] [MONITOR] start asserted
[10873000 ns] [MONITOR] start asserted
[10878000 ns] [MONITOR] start asserted
[10883000 ns] [MONITOR] start asserted
[10888000 ns] [MONITOR] start asserted
[10888000 ns] [MONITOR] Input handshake: data=0xfed2 (pixel #362)
[10893000 ns] [MONITOR] start asserted
[10898000 ns] [MONITOR] start asserted
[10903000 ns] [MONITOR] start asserted
[10908000 ns] [MONITOR] start asserted
[10913000 ns] [MONITOR] start asserted
[10918000 ns] [MONITOR] start asserted
[10918000 ns] [MONITOR] Input handshake: data=0x0130 (pixel #363)
[10923000 ns] [MONITOR] start asserted
[10928000 ns] [MONITOR] start asserted
[10933000 ns] [MONITOR] start asserted
[10938000 ns] [MONITOR] start asserted
[10943000 ns] [MONITOR] start asserted
[10948000 ns] [MONITOR] start asserted
[10948000 ns] [MONITOR] Input handshake: data=0xfff4 (pixel #364)
[10953000 ns] [MONITOR] start asserted
[10958000 ns] [MONITOR] start asserted
[10963000 ns] [MONITOR] start asserted
[10968000 ns] [MONITOR] start asserted
[10973000 ns] [MONITOR] start asserted
[10978000 ns] [MONITOR] start asserted
[10978000 ns] [MONITOR] Input handshake: data=0x0053 (pixel #365)
[10983000 ns] [MONITOR] start asserted
[10988000 ns] [MONITOR] start asserted
[10993000 ns] [MONITOR] start asserted
[10998000 ns] [MONITOR] start asserted
[11003000 ns] [MONITOR] start asserted
[11008000 ns] [MONITOR] start asserted
[11008000 ns] [MONITOR] Input handshake: data=0x004d (pixel #366)
[11013000 ns] [MONITOR] start asserted
[11018000 ns] [MONITOR] start asserted
[11023000 ns] [MONITOR] start asserted
[11028000 ns] [MONITOR] start asserted
[11033000 ns] [MONITOR] start asserted
[11038000 ns] [MONITOR] start asserted
[11038000 ns] [MONITOR] Input handshake: data=0xfde2 (pixel #367)
[11043000 ns] [MONITOR] start asserted
[11048000 ns] [MONITOR] start asserted
[11053000 ns] [MONITOR] start asserted
[11058000 ns] [MONITOR] start asserted
[11063000 ns] [MONITOR] start asserted
[11068000 ns] [MONITOR] start asserted
[11068000 ns] [MONITOR] Input handshake: data=0xfc4e (pixel #368)
[11073000 ns] [MONITOR] start asserted
[11078000 ns] [MONITOR] start asserted
[11083000 ns] [MONITOR] start asserted
[11088000 ns] [MONITOR] start asserted
[11093000 ns] [MONITOR] start asserted
[11098000 ns] [MONITOR] start asserted
[11098000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #369)
[11103000 ns] [MONITOR] start asserted
[11108000 ns] [MONITOR] start asserted
[11113000 ns] [MONITOR] start asserted
[11118000 ns] [MONITOR] start asserted
[11123000 ns] [MONITOR] start asserted
[11128000 ns] [MONITOR] start asserted
[11128000 ns] [MONITOR] Input handshake: data=0x02de (pixel #370)
[11133000 ns] [MONITOR] start asserted
[11138000 ns] [MONITOR] start asserted
[11143000 ns] [MONITOR] start asserted
[11148000 ns] [MONITOR] start asserted
[11153000 ns] [MONITOR] start asserted
[11158000 ns] [MONITOR] start asserted
[11158000 ns] [MONITOR] Input handshake: data=0x0104 (pixel #371)
[11163000 ns] [MONITOR] start asserted
[11168000 ns] [MONITOR] start asserted
[11173000 ns] [MONITOR] start asserted
[11178000 ns] [MONITOR] start asserted
[11183000 ns] [MONITOR] start asserted
[11188000 ns] [MONITOR] start asserted
[11188000 ns] [MONITOR] Input handshake: data=0xfe4a (pixel #372)
[11193000 ns] [MONITOR] start asserted
[11198000 ns] [MONITOR] start asserted
[11203000 ns] [MONITOR] start asserted
[11208000 ns] [MONITOR] start asserted
[11213000 ns] [MONITOR] start asserted
[11218000 ns] [MONITOR] start asserted
[11218000 ns] [MONITOR] Input handshake: data=0xfdfc (pixel #373)
[11223000 ns] [MONITOR] start asserted
[11228000 ns] [MONITOR] start asserted
[11233000 ns] [MONITOR] start asserted
[11238000 ns] [MONITOR] start asserted
[11243000 ns] [MONITOR] start asserted
[11248000 ns] [MONITOR] start asserted
[11248000 ns] [MONITOR] Input handshake: data=0xff5a (pixel #374)
[11253000 ns] [MONITOR] start asserted
[11258000 ns] [MONITOR] start asserted
[11263000 ns] [MONITOR] start asserted
[11268000 ns] [MONITOR] start asserted
[11273000 ns] [MONITOR] start asserted
[11278000 ns] [MONITOR] start asserted
[11278000 ns] [MONITOR] Input handshake: data=0x025e (pixel #375)
[11283000 ns] [MONITOR] start asserted
[11288000 ns] [MONITOR] start asserted
[11293000 ns] [MONITOR] start asserted
[11298000 ns] [MONITOR] start asserted
[11303000 ns] [MONITOR] start asserted
[11308000 ns] [MONITOR] start asserted
[11308000 ns] [MONITOR] Input handshake: data=0x03c3 (pixel #376)
[11313000 ns] [MONITOR] start asserted
[11318000 ns] [MONITOR] start asserted
[11323000 ns] [MONITOR] start asserted
[11328000 ns] [MONITOR] start asserted
[11333000 ns] [MONITOR] start asserted
[11338000 ns] [MONITOR] start asserted
[11338000 ns] [MONITOR] Input handshake: data=0x0208 (pixel #377)
[11343000 ns] [MONITOR] start asserted
[11348000 ns] [MONITOR] start asserted
[11353000 ns] [MONITOR] start asserted
[11358000 ns] [MONITOR] start asserted
[11363000 ns] [MONITOR] start asserted
[11368000 ns] [MONITOR] start asserted
[11368000 ns] [MONITOR] Input handshake: data=0xfe2a (pixel #378)
[11373000 ns] [MONITOR] start asserted
[11378000 ns] [MONITOR] start asserted
[11383000 ns] [MONITOR] start asserted
[11388000 ns] [MONITOR] start asserted
[11393000 ns] [MONITOR] start asserted
[11398000 ns] [MONITOR] start asserted
[11398000 ns] [MONITOR] Input handshake: data=0xff04 (pixel #379)
[11403000 ns] [MONITOR] start asserted
[11408000 ns] [MONITOR] start asserted
[11413000 ns] [MONITOR] start asserted
[11418000 ns] [MONITOR] start asserted
[11423000 ns] [MONITOR] start asserted
[11428000 ns] [MONITOR] start asserted
[11428000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #380)
[11433000 ns] [MONITOR] start asserted
[11438000 ns] [MONITOR] start asserted
[11443000 ns] [MONITOR] start asserted
[11448000 ns] [MONITOR] start asserted
[11453000 ns] [MONITOR] start asserted
[11458000 ns] [MONITOR] start asserted
[11458000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #381)
[11463000 ns] [MONITOR] start asserted
[11468000 ns] [MONITOR] start asserted
[11473000 ns] [MONITOR] start asserted
[11478000 ns] [MONITOR] start asserted
[11483000 ns] [MONITOR] start asserted
[11488000 ns] [MONITOR] start asserted
[11488000 ns] [MONITOR] Input handshake: data=0x0249 (pixel #382)
[11493000 ns] [MONITOR] start asserted
[11498000 ns] [MONITOR] start asserted
[11503000 ns] [MONITOR] start asserted
[11508000 ns] [MONITOR] start asserted
[11513000 ns] [MONITOR] start asserted
[11518000 ns] [MONITOR] start asserted
[11518000 ns] [MONITOR] Input handshake: data=0x0085 (pixel #383)
[11523000 ns] [MONITOR] start asserted
[11528000 ns] [MONITOR] start asserted
[11533000 ns] [MONITOR] start asserted
[11538000 ns] [MONITOR] start asserted
[11543000 ns] [MONITOR] start asserted
[11548000 ns] [MONITOR] start asserted
[11548000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #384)
[11553000 ns] [MONITOR] start asserted
[11558000 ns] [MONITOR] start asserted
[11563000 ns] [MONITOR] start asserted
[11568000 ns] [MONITOR] start asserted
[11573000 ns] [MONITOR] start asserted
[11578000 ns] [MONITOR] start asserted
[11578000 ns] [MONITOR] Input handshake: data=0xffdc (pixel #385)
[11583000 ns] [MONITOR] start asserted
[11588000 ns] [MONITOR] start asserted
[11593000 ns] [MONITOR] start asserted
[11598000 ns] [MONITOR] start asserted
[11603000 ns] [MONITOR] start asserted
[11608000 ns] [MONITOR] start asserted
[11608000 ns] [MONITOR] Input handshake: data=0xfea3 (pixel #386)
[11613000 ns] [MONITOR] start asserted
[11618000 ns] [MONITOR] start asserted
[11623000 ns] [MONITOR] start asserted
[11628000 ns] [MONITOR] start asserted
[11633000 ns] [MONITOR] start asserted
[11638000 ns] [MONITOR] start asserted
[11638000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #387)
[11643000 ns] [MONITOR] start asserted
[11648000 ns] [MONITOR] start asserted
[11653000 ns] [MONITOR] start asserted
[11658000 ns] [MONITOR] start asserted
[11663000 ns] [MONITOR] start asserted
[11668000 ns] [MONITOR] start asserted
[11668000 ns] [MONITOR] Input handshake: data=0xff27 (pixel #388)
[11673000 ns] [MONITOR] start asserted
[11678000 ns] [MONITOR] start asserted
[11683000 ns] [MONITOR] start asserted
[11688000 ns] [MONITOR] start asserted
[11693000 ns] [MONITOR] start asserted
[11698000 ns] [MONITOR] start asserted
[11698000 ns] [MONITOR] Input handshake: data=0xff8c (pixel #389)
[11703000 ns] [MONITOR] start asserted
[11708000 ns] [MONITOR] start asserted
[11713000 ns] [MONITOR] start asserted
[11718000 ns] [MONITOR] start asserted
[11723000 ns] [MONITOR] start asserted
[11728000 ns] [MONITOR] start asserted
[11728000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #390)
[11733000 ns] [MONITOR] start asserted
[11738000 ns] [MONITOR] start asserted
[11743000 ns] [MONITOR] start asserted
[11748000 ns] [MONITOR] start asserted
[11753000 ns] [MONITOR] start asserted
[11758000 ns] [MONITOR] start asserted
[11758000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #391)
[11763000 ns] [MONITOR] start asserted
[11768000 ns] [MONITOR] start asserted
[11773000 ns] [MONITOR] start asserted
[11778000 ns] [MONITOR] start asserted
[11783000 ns] [MONITOR] start asserted
[11788000 ns] [MONITOR] start asserted
[11788000 ns] [MONITOR] Input handshake: data=0x019f (pixel #392)
[11793000 ns] [MONITOR] start asserted
[11798000 ns] [MONITOR] start asserted
[11803000 ns] [MONITOR] start asserted
[11808000 ns] [MONITOR] start asserted
[11813000 ns] [MONITOR] start asserted
[11818000 ns] [MONITOR] start asserted
[11818000 ns] [MONITOR] Input handshake: data=0x0123 (pixel #393)
[11823000 ns] [MONITOR] start asserted
[11828000 ns] [MONITOR] start asserted
[11833000 ns] [MONITOR] start asserted
[11838000 ns] [MONITOR] start asserted
[11843000 ns] [MONITOR] start asserted
[11848000 ns] [MONITOR] start asserted
[11848000 ns] [MONITOR] Input handshake: data=0x005d (pixel #394)
[11853000 ns] [MONITOR] start asserted
[11858000 ns] [MONITOR] start asserted
[11863000 ns] [MONITOR] start asserted
[11868000 ns] [MONITOR] start asserted
[11873000 ns] [MONITOR] start asserted
[11878000 ns] [MONITOR] start asserted
[11878000 ns] [MONITOR] Input handshake: data=0xff24 (pixel #395)
[11883000 ns] [MONITOR] start asserted
[11888000 ns] [MONITOR] start asserted
[11893000 ns] [MONITOR] start asserted
[11898000 ns] [MONITOR] start asserted
[11903000 ns] [MONITOR] start asserted
[11908000 ns] [MONITOR] start asserted
[11908000 ns] [MONITOR] Input handshake: data=0xfecb (pixel #396)
[11913000 ns] [MONITOR] start asserted
[11918000 ns] [MONITOR] start asserted
[11923000 ns] [MONITOR] start asserted
[11928000 ns] [MONITOR] start asserted
[11933000 ns] [MONITOR] start asserted
[11938000 ns] [MONITOR] start asserted
[11938000 ns] [MONITOR] Input handshake: data=0x0246 (pixel #397)
[11943000 ns] [MONITOR] start asserted
[11948000 ns] [MONITOR] start asserted
[11953000 ns] [MONITOR] start asserted
[11958000 ns] [MONITOR] start asserted
[11963000 ns] [MONITOR] start asserted
[11968000 ns] [MONITOR] start asserted
[11968000 ns] [MONITOR] Input handshake: data=0x0067 (pixel #398)
[11973000 ns] [MONITOR] start asserted
[11978000 ns] [MONITOR] start asserted
[11983000 ns] [MONITOR] start asserted
[11988000 ns] [MONITOR] start asserted
[11993000 ns] [MONITOR] start asserted
[11998000 ns] [MONITOR] start asserted
[11998000 ns] [MONITOR] Input handshake: data=0x0099 (pixel #399)
[12003000 ns] [MONITOR] start asserted
[12008000 ns] [MONITOR] start asserted
[12013000 ns] [MONITOR] start asserted
[12018000 ns] [MONITOR] start asserted
[12023000 ns] [MONITOR] start asserted
[12028000 ns] [MONITOR] start asserted
[12028000 ns] [MONITOR] Input handshake: data=0x0300 (pixel #400)
[12033000 ns] [MONITOR] start asserted
[12038000 ns] [MONITOR] start asserted
[12043000 ns] [MONITOR] start asserted
[12048000 ns] [MONITOR] start asserted
[12053000 ns] [MONITOR] start asserted
[12058000 ns] [MONITOR] start asserted
[12058000 ns] [MONITOR] Input handshake: data=0x012b (pixel #401)
[12063000 ns] [MONITOR] start asserted
[12068000 ns] [MONITOR] start asserted
[12073000 ns] [MONITOR] start asserted
[12078000 ns] [MONITOR] start asserted
[12083000 ns] [MONITOR] start asserted
[12088000 ns] [MONITOR] start asserted
[12088000 ns] [MONITOR] Input handshake: data=0x0098 (pixel #402)
[12093000 ns] [MONITOR] start asserted
[12098000 ns] [MONITOR] start asserted
[12103000 ns] [MONITOR] start asserted
[12108000 ns] [MONITOR] start asserted
[12113000 ns] [MONITOR] start asserted
[12118000 ns] [MONITOR] start asserted
[12118000 ns] [MONITOR] Input handshake: data=0xfcef (pixel #403)
[12123000 ns] [MONITOR] start asserted
[12128000 ns] [MONITOR] start asserted
[12133000 ns] [MONITOR] start asserted
[12138000 ns] [MONITOR] start asserted
[12143000 ns] [MONITOR] start asserted
[12148000 ns] [MONITOR] start asserted
[12148000 ns] [MONITOR] Input handshake: data=0xfc82 (pixel #404)
[12153000 ns] [MONITOR] start asserted
[12158000 ns] [MONITOR] start asserted
[12163000 ns] [MONITOR] start asserted
[12168000 ns] [MONITOR] start asserted
[12173000 ns] [MONITOR] start asserted
[12178000 ns] [MONITOR] start asserted
[12178000 ns] [MONITOR] Input handshake: data=0xfefe (pixel #405)
[12183000 ns] [MONITOR] start asserted
[12188000 ns] [MONITOR] start asserted
[12193000 ns] [MONITOR] start asserted
[12198000 ns] [MONITOR] start asserted
[12203000 ns] [MONITOR] start asserted
[12208000 ns] [MONITOR] start asserted
[12208000 ns] [MONITOR] Input handshake: data=0xfe33 (pixel #406)
[12213000 ns] [MONITOR] start asserted
[12218000 ns] [MONITOR] start asserted
[12223000 ns] [MONITOR] start asserted
[12228000 ns] [MONITOR] start asserted
[12233000 ns] [MONITOR] start asserted
[12238000 ns] [MONITOR] start asserted
[12238000 ns] [MONITOR] Input handshake: data=0x01d1 (pixel #407)
[12243000 ns] [MONITOR] start asserted
[12248000 ns] [MONITOR] start asserted
[12253000 ns] [MONITOR] start asserted
[12258000 ns] [MONITOR] start asserted
[12263000 ns] [MONITOR] start asserted
[12268000 ns] [MONITOR] start asserted
[12268000 ns] [MONITOR] Input handshake: data=0x03e0 (pixel #408)
[12273000 ns] [MONITOR] start asserted
[12278000 ns] [MONITOR] start asserted
[12283000 ns] [MONITOR] start asserted
[12288000 ns] [MONITOR] start asserted
[12293000 ns] [MONITOR] start asserted
[12298000 ns] [MONITOR] start asserted
[12298000 ns] [MONITOR] Input handshake: data=0x00ee (pixel #409)
[12303000 ns] [MONITOR] start asserted
[12308000 ns] [MONITOR] start asserted
[12313000 ns] [MONITOR] start asserted
[12318000 ns] [MONITOR] start asserted
[12323000 ns] [MONITOR] start asserted
[12328000 ns] [MONITOR] start asserted
[12328000 ns] [MONITOR] Input handshake: data=0x00d6 (pixel #410)
[12333000 ns] [MONITOR] start asserted
[12338000 ns] [MONITOR] start asserted
[12343000 ns] [MONITOR] start asserted
[12348000 ns] [MONITOR] start asserted
[12353000 ns] [MONITOR] start asserted
[12358000 ns] [MONITOR] start asserted
[12358000 ns] [MONITOR] Input handshake: data=0xfef4 (pixel #411)
[12363000 ns] [MONITOR] start asserted
[12368000 ns] [MONITOR] start asserted
[12373000 ns] [MONITOR] start asserted
[12378000 ns] [MONITOR] start asserted
[12383000 ns] [MONITOR] start asserted
[12388000 ns] [MONITOR] start asserted
[12388000 ns] [MONITOR] Input handshake: data=0xfd26 (pixel #412)
[12393000 ns] [MONITOR] start asserted
[12398000 ns] [MONITOR] start asserted
[12403000 ns] [MONITOR] start asserted
[12408000 ns] [MONITOR] start asserted
[12413000 ns] [MONITOR] start asserted
[12418000 ns] [MONITOR] start asserted
[12418000 ns] [MONITOR] Input handshake: data=0xfe19 (pixel #413)
[12423000 ns] [MONITOR] start asserted
[12428000 ns] [MONITOR] start asserted
[12433000 ns] [MONITOR] start asserted
[12438000 ns] [MONITOR] start asserted
[12443000 ns] [MONITOR] start asserted
[12448000 ns] [MONITOR] start asserted
[12448000 ns] [MONITOR] Input handshake: data=0xfedf (pixel #414)
[12453000 ns] [MONITOR] start asserted
[12458000 ns] [MONITOR] start asserted
[12463000 ns] [MONITOR] start asserted
[12468000 ns] [MONITOR] start asserted
[12473000 ns] [MONITOR] start asserted
[12478000 ns] [MONITOR] start asserted
[12478000 ns] [MONITOR] Input handshake: data=0x002b (pixel #415)
[12483000 ns] [MONITOR] start asserted
[12488000 ns] [MONITOR] start asserted
[12493000 ns] [MONITOR] start asserted
[12498000 ns] [MONITOR] start asserted
[12503000 ns] [MONITOR] start asserted
[12508000 ns] [MONITOR] start asserted
[12508000 ns] [MONITOR] Input handshake: data=0x0177 (pixel #416)
[12513000 ns] [MONITOR] start asserted
[12518000 ns] [MONITOR] start asserted
[12523000 ns] [MONITOR] start asserted
[12528000 ns] [MONITOR] start asserted
[12533000 ns] [MONITOR] start asserted
[12538000 ns] [MONITOR] start asserted
[12538000 ns] [MONITOR] Input handshake: data=0x012a (pixel #417)
[12543000 ns] [MONITOR] start asserted
[12548000 ns] [MONITOR] start asserted
[12553000 ns] [MONITOR] start asserted
[12558000 ns] [MONITOR] start asserted
[12563000 ns] [MONITOR] start asserted
[12568000 ns] [MONITOR] start asserted
[12568000 ns] [MONITOR] Input handshake: data=0x01a7 (pixel #418)
[12573000 ns] [MONITOR] start asserted
[12578000 ns] [MONITOR] start asserted
[12583000 ns] [MONITOR] start asserted
[12588000 ns] [MONITOR] start asserted
[12593000 ns] [MONITOR] start asserted
[12598000 ns] [MONITOR] start asserted
[12598000 ns] [MONITOR] Input handshake: data=0x010d (pixel #419)
[12603000 ns] [MONITOR] start asserted
[12608000 ns] [MONITOR] start asserted
[12613000 ns] [MONITOR] start asserted
[12618000 ns] [MONITOR] start asserted
[12623000 ns] [MONITOR] start asserted
[12628000 ns] [MONITOR] start asserted
[12628000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #420)
[12633000 ns] [MONITOR] start asserted
[12638000 ns] [MONITOR] start asserted
[12643000 ns] [MONITOR] start asserted
[12648000 ns] [MONITOR] start asserted
[12653000 ns] [MONITOR] start asserted
[12658000 ns] [MONITOR] start asserted
[12658000 ns] [MONITOR] Input handshake: data=0xff7a (pixel #421)
[12663000 ns] [MONITOR] start asserted
[12668000 ns] [MONITOR] start asserted
[12673000 ns] [MONITOR] start asserted
[12678000 ns] [MONITOR] start asserted
[12683000 ns] [MONITOR] start asserted
[12688000 ns] [MONITOR] start asserted
[12688000 ns] [MONITOR] Input handshake: data=0xff5f (pixel #422)
[12693000 ns] [MONITOR] start asserted
[12698000 ns] [MONITOR] start asserted
[12703000 ns] [MONITOR] start asserted
[12708000 ns] [MONITOR] start asserted
[12713000 ns] [MONITOR] start asserted
[12718000 ns] [MONITOR] start asserted
[12718000 ns] [MONITOR] Input handshake: data=0xff14 (pixel #423)
[12723000 ns] [MONITOR] start asserted
[12728000 ns] [MONITOR] start asserted
[12733000 ns] [MONITOR] start asserted
[12738000 ns] [MONITOR] start asserted
[12743000 ns] [MONITOR] start asserted
[12748000 ns] [MONITOR] start asserted
[12748000 ns] [MONITOR] Input handshake: data=0x00a1 (pixel #424)
[12753000 ns] [MONITOR] start asserted
[12758000 ns] [MONITOR] start asserted
[12763000 ns] [MONITOR] start asserted
[12768000 ns] [MONITOR] start asserted
[12773000 ns] [MONITOR] start asserted
[12778000 ns] [MONITOR] start asserted
[12778000 ns] [MONITOR] Input handshake: data=0x01cf (pixel #425)
[12783000 ns] [MONITOR] start asserted
[12788000 ns] [MONITOR] start asserted
[12793000 ns] [MONITOR] start asserted
[12798000 ns] [MONITOR] start asserted
[12803000 ns] [MONITOR] start asserted
[12808000 ns] [MONITOR] start asserted
[12808000 ns] [MONITOR] Input handshake: data=0x00ca (pixel #426)
[12813000 ns] [MONITOR] start asserted
[12818000 ns] [MONITOR] start asserted
[12823000 ns] [MONITOR] start asserted
[12828000 ns] [MONITOR] start asserted
[12833000 ns] [MONITOR] start asserted
[12838000 ns] [MONITOR] start asserted
[12838000 ns] [MONITOR] Input handshake: data=0xff89 (pixel #427)
[12843000 ns] [MONITOR] start asserted
[12848000 ns] [MONITOR] start asserted
[12853000 ns] [MONITOR] start asserted
[12858000 ns] [MONITOR] start asserted
[12863000 ns] [MONITOR] start asserted
[12868000 ns] [MONITOR] start asserted
[12868000 ns] [MONITOR] Input handshake: data=0x002b (pixel #428)
[12873000 ns] [MONITOR] start asserted
[12878000 ns] [MONITOR] start asserted
[12883000 ns] [MONITOR] start asserted
[12888000 ns] [MONITOR] start asserted
[12893000 ns] [MONITOR] start asserted
[12898000 ns] [MONITOR] start asserted
[12898000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #429)
[12903000 ns] [MONITOR] start asserted
[12908000 ns] [MONITOR] start asserted
[12913000 ns] [MONITOR] start asserted
[12918000 ns] [MONITOR] start asserted
[12923000 ns] [MONITOR] start asserted
[12928000 ns] [MONITOR] start asserted
[12928000 ns] [MONITOR] Input handshake: data=0xfca3 (pixel #430)
[12933000 ns] [MONITOR] start asserted
[12938000 ns] [MONITOR] start asserted
[12943000 ns] [MONITOR] start asserted
[12948000 ns] [MONITOR] start asserted
[12953000 ns] [MONITOR] start asserted
[12958000 ns] [MONITOR] start asserted
[12958000 ns] [MONITOR] Input handshake: data=0xfd21 (pixel #431)
[12963000 ns] [MONITOR] start asserted
[12968000 ns] [MONITOR] start asserted
[12973000 ns] [MONITOR] start asserted
[12978000 ns] [MONITOR] start asserted
[12983000 ns] [MONITOR] start asserted
[12988000 ns] [MONITOR] start asserted
[12988000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #432)
[12993000 ns] [MONITOR] start asserted
[12998000 ns] [MONITOR] start asserted
[13003000 ns] [MONITOR] start asserted
[13008000 ns] [MONITOR] start asserted
[13013000 ns] [MONITOR] start asserted
[13018000 ns] [MONITOR] start asserted
[13018000 ns] [MONITOR] Input handshake: data=0x0305 (pixel #433)
[13023000 ns] [MONITOR] start asserted
[13028000 ns] [MONITOR] start asserted
[13033000 ns] [MONITOR] start asserted
[13038000 ns] [MONITOR] start asserted
[13043000 ns] [MONITOR] start asserted
[13048000 ns] [MONITOR] start asserted
[13048000 ns] [MONITOR] Input handshake: data=0xff49 (pixel #434)
[13053000 ns] [MONITOR] start asserted
[13058000 ns] [MONITOR] start asserted
[13063000 ns] [MONITOR] start asserted
[13068000 ns] [MONITOR] start asserted
[13073000 ns] [MONITOR] start asserted
[13078000 ns] [MONITOR] start asserted
[13078000 ns] [MONITOR] Input handshake: data=0xfdd9 (pixel #435)
[13083000 ns] [MONITOR] start asserted
[13088000 ns] [MONITOR] start asserted
[13093000 ns] [MONITOR] start asserted
[13098000 ns] [MONITOR] start asserted
[13103000 ns] [MONITOR] start asserted
[13108000 ns] [MONITOR] start asserted
[13108000 ns] [MONITOR] Input handshake: data=0xfeb1 (pixel #436)
[13113000 ns] [MONITOR] start asserted
[13118000 ns] [MONITOR] start asserted
[13123000 ns] [MONITOR] start asserted
[13128000 ns] [MONITOR] start asserted
[13133000 ns] [MONITOR] start asserted
[13138000 ns] [MONITOR] start asserted
[13138000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #437)
[13143000 ns] [MONITOR] start asserted
[13148000 ns] [MONITOR] start asserted
[13153000 ns] [MONITOR] start asserted
[13158000 ns] [MONITOR] start asserted
[13163000 ns] [MONITOR] start asserted
[13168000 ns] [MONITOR] start asserted
[13168000 ns] [MONITOR] Input handshake: data=0x021b (pixel #438)
[13173000 ns] [MONITOR] start asserted
[13178000 ns] [MONITOR] start asserted
[13183000 ns] [MONITOR] start asserted
[13188000 ns] [MONITOR] start asserted
[13193000 ns] [MONITOR] start asserted
[13198000 ns] [MONITOR] start asserted
[13198000 ns] [MONITOR] Input handshake: data=0x03a8 (pixel #439)
[13203000 ns] [MONITOR] start asserted
[13208000 ns] [MONITOR] start asserted
[13213000 ns] [MONITOR] start asserted
[13218000 ns] [MONITOR] start asserted
[13223000 ns] [MONITOR] start asserted
[13228000 ns] [MONITOR] start asserted
[13228000 ns] [MONITOR] Input handshake: data=0x008a (pixel #440)
[13233000 ns] [MONITOR] start asserted
[13238000 ns] [MONITOR] start asserted
[13243000 ns] [MONITOR] start asserted
[13248000 ns] [MONITOR] start asserted
[13253000 ns] [MONITOR] start asserted
[13258000 ns] [MONITOR] start asserted
[13258000 ns] [MONITOR] Input handshake: data=0xffe7 (pixel #441)
[13263000 ns] [MONITOR] start asserted
[13268000 ns] [MONITOR] start asserted
[13273000 ns] [MONITOR] start asserted
[13278000 ns] [MONITOR] start asserted
[13283000 ns] [MONITOR] start asserted
[13288000 ns] [MONITOR] start asserted
[13288000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #442)
[13293000 ns] [MONITOR] start asserted
[13298000 ns] [MONITOR] start asserted
[13303000 ns] [MONITOR] start asserted
[13308000 ns] [MONITOR] start asserted
[13313000 ns] [MONITOR] start asserted
[13318000 ns] [MONITOR] start asserted
[13318000 ns] [MONITOR] Input handshake: data=0xfe8e (pixel #443)
[13323000 ns] [MONITOR] start asserted
[13328000 ns] [MONITOR] start asserted
[13333000 ns] [MONITOR] start asserted
[13338000 ns] [MONITOR] start asserted
[13343000 ns] [MONITOR] start asserted
[13348000 ns] [MONITOR] start asserted
[13348000 ns] [MONITOR] Input handshake: data=0x000e (pixel #444)
[13353000 ns] [MONITOR] start asserted
[13358000 ns] [MONITOR] start asserted
[13363000 ns] [MONITOR] start asserted
[13368000 ns] [MONITOR] start asserted
[13373000 ns] [MONITOR] start asserted
[13378000 ns] [MONITOR] start asserted
[13378000 ns] [MONITOR] Input handshake: data=0xffa9 (pixel #445)
[13383000 ns] [MONITOR] start asserted
[13388000 ns] [MONITOR] start asserted
[13393000 ns] [MONITOR] start asserted
[13398000 ns] [MONITOR] start asserted
[13403000 ns] [MONITOR] start asserted
[13408000 ns] [MONITOR] start asserted
[13408000 ns] [MONITOR] Input handshake: data=0xfd13 (pixel #446)
[13413000 ns] [MONITOR] start asserted
[13418000 ns] [MONITOR] start asserted
[13423000 ns] [MONITOR] start asserted
[13428000 ns] [MONITOR] start asserted
[13433000 ns] [MONITOR] start asserted
[13438000 ns] [MONITOR] start asserted
[13438000 ns] [MONITOR] Input handshake: data=0xfcc1 (pixel #447)
[13443000 ns] [MONITOR] start asserted
[13448000 ns] [MONITOR] start asserted
[13453000 ns] [MONITOR] start asserted
[13458000 ns] [MONITOR] start asserted
[13463000 ns] [MONITOR] start asserted
[13468000 ns] [MONITOR] start asserted
[13468000 ns] [MONITOR] Input handshake: data=0x0026 (pixel #448)
[13473000 ns] [MONITOR] start asserted
[13478000 ns] [MONITOR] start asserted
[13483000 ns] [MONITOR] start asserted
[13488000 ns] [MONITOR] start asserted
[13493000 ns] [MONITOR] start asserted
[13498000 ns] [MONITOR] start asserted
[13498000 ns] [MONITOR] Input handshake: data=0x01d4 (pixel #449)
[13503000 ns] [MONITOR] start asserted
[13508000 ns] [MONITOR] start asserted
[13513000 ns] [MONITOR] start asserted
[13518000 ns] [MONITOR] start asserted
[13523000 ns] [MONITOR] start asserted
[13528000 ns] [MONITOR] start asserted
[13528000 ns] [MONITOR] Input handshake: data=0x028b (pixel #450)
[13533000 ns] [MONITOR] start asserted
[13538000 ns] [MONITOR] start asserted
[13543000 ns] [MONITOR] start asserted
[13548000 ns] [MONITOR] start asserted
[13553000 ns] [MONITOR] start asserted
[13558000 ns] [MONITOR] start asserted
[13558000 ns] [MONITOR] Input handshake: data=0x002b (pixel #451)
[13563000 ns] [MONITOR] start asserted
[13568000 ns] [MONITOR] start asserted
[13573000 ns] [MONITOR] start asserted
[13578000 ns] [MONITOR] start asserted
[13583000 ns] [MONITOR] start asserted
[13588000 ns] [MONITOR] start asserted
[13588000 ns] [MONITOR] Input handshake: data=0xfe09 (pixel #452)
[13593000 ns] [MONITOR] start asserted
[13598000 ns] [MONITOR] start asserted
[13603000 ns] [MONITOR] start asserted
[13608000 ns] [MONITOR] start asserted
[13613000 ns] [MONITOR] start asserted
[13618000 ns] [MONITOR] start asserted
[13618000 ns] [MONITOR] Input handshake: data=0x00c9 (pixel #453)
[13623000 ns] [MONITOR] start asserted
[13628000 ns] [MONITOR] start asserted
[13633000 ns] [MONITOR] start asserted
[13638000 ns] [MONITOR] start asserted
[13643000 ns] [MONITOR] start asserted
[13648000 ns] [MONITOR] start asserted
[13648000 ns] [MONITOR] Input handshake: data=0x011d (pixel #454)
[13653000 ns] [MONITOR] start asserted
[13658000 ns] [MONITOR] start asserted
[13663000 ns] [MONITOR] start asserted
[13668000 ns] [MONITOR] start asserted
[13673000 ns] [MONITOR] start asserted
[13678000 ns] [MONITOR] start asserted
[13678000 ns] [MONITOR] Input handshake: data=0xfe44 (pixel #455)
[13683000 ns] [MONITOR] start asserted
[13688000 ns] [MONITOR] start asserted
[13693000 ns] [MONITOR] start asserted
[13698000 ns] [MONITOR] start asserted
[13703000 ns] [MONITOR] start asserted
[13708000 ns] [MONITOR] start asserted
[13708000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #456)
[13713000 ns] [MONITOR] start asserted
[13718000 ns] [MONITOR] start asserted
[13723000 ns] [MONITOR] start asserted
[13728000 ns] [MONITOR] start asserted
[13733000 ns] [MONITOR] start asserted
[13738000 ns] [MONITOR] start asserted
[13738000 ns] [MONITOR] Input handshake: data=0x0359 (pixel #457)
[13743000 ns] [MONITOR] start asserted
[13748000 ns] [MONITOR] start asserted
[13753000 ns] [MONITOR] start asserted
[13758000 ns] [MONITOR] start asserted
[13763000 ns] [MONITOR] start asserted
[13768000 ns] [MONITOR] start asserted
[13768000 ns] [MONITOR] Input handshake: data=0x0166 (pixel #458)
[13773000 ns] [MONITOR] start asserted
[13778000 ns] [MONITOR] start asserted
[13783000 ns] [MONITOR] start asserted
[13788000 ns] [MONITOR] start asserted
[13793000 ns] [MONITOR] start asserted
[13798000 ns] [MONITOR] start asserted
[13798000 ns] [MONITOR] Input handshake: data=0xffea (pixel #459)
[13803000 ns] [MONITOR] start asserted
[13808000 ns] [MONITOR] start asserted
[13813000 ns] [MONITOR] start asserted
[13818000 ns] [MONITOR] start asserted
[13823000 ns] [MONITOR] start asserted
[13828000 ns] [MONITOR] start asserted
[13828000 ns] [MONITOR] Input handshake: data=0x00d7 (pixel #460)
[13833000 ns] [MONITOR] start asserted
[13838000 ns] [MONITOR] start asserted
[13843000 ns] [MONITOR] start asserted
[13848000 ns] [MONITOR] start asserted
[13853000 ns] [MONITOR] start asserted
[13858000 ns] [MONITOR] start asserted
[13858000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #461)
[13863000 ns] [MONITOR] start asserted
[13868000 ns] [MONITOR] start asserted
[13873000 ns] [MONITOR] start asserted
[13878000 ns] [MONITOR] start asserted
[13883000 ns] [MONITOR] start asserted
[13888000 ns] [MONITOR] start asserted
[13888000 ns] [MONITOR] Input handshake: data=0xfc8d (pixel #462)
[13893000 ns] [MONITOR] start asserted
[13898000 ns] [MONITOR] start asserted
[13903000 ns] [MONITOR] start asserted
[13908000 ns] [MONITOR] start asserted
[13913000 ns] [MONITOR] start asserted
[13918000 ns] [MONITOR] start asserted
[13918000 ns] [MONITOR] Input handshake: data=0xff32 (pixel #463)
[13923000 ns] [MONITOR] start asserted
[13928000 ns] [MONITOR] start asserted
[13933000 ns] [MONITOR] start asserted
[13938000 ns] [MONITOR] start asserted
[13943000 ns] [MONITOR] start asserted
[13948000 ns] [MONITOR] start asserted
[13948000 ns] [MONITOR] Input handshake: data=0x0126 (pixel #464)
[13953000 ns] [MONITOR] start asserted
[13958000 ns] [MONITOR] start asserted
[13963000 ns] [MONITOR] start asserted
[13968000 ns] [MONITOR] start asserted
[13973000 ns] [MONITOR] start asserted
[13978000 ns] [MONITOR] start asserted
[13978000 ns] [MONITOR] Input handshake: data=0xff80 (pixel #465)
[13983000 ns] [MONITOR] start asserted
[13988000 ns] [MONITOR] start asserted
[13993000 ns] [MONITOR] start asserted
[13998000 ns] [MONITOR] start asserted
[14003000 ns] [MONITOR] start asserted
[14008000 ns] [MONITOR] start asserted
[14008000 ns] [MONITOR] Input handshake: data=0xff64 (pixel #466)
[14013000 ns] [MONITOR] start asserted
[14018000 ns] [MONITOR] start asserted
[14023000 ns] [MONITOR] start asserted
[14028000 ns] [MONITOR] start asserted
[14033000 ns] [MONITOR] start asserted
[14038000 ns] [MONITOR] start asserted
[14038000 ns] [MONITOR] Input handshake: data=0xffe9 (pixel #467)
[14043000 ns] [MONITOR] start asserted
[14048000 ns] [MONITOR] start asserted
[14053000 ns] [MONITOR] start asserted
[14058000 ns] [MONITOR] start asserted
[14063000 ns] [MONITOR] start asserted
[14068000 ns] [MONITOR] start asserted
[14068000 ns] [MONITOR] Input handshake: data=0xffca (pixel #468)
[14073000 ns] [MONITOR] start asserted
[14078000 ns] [MONITOR] start asserted
[14083000 ns] [MONITOR] start asserted
[14088000 ns] [MONITOR] start asserted
[14093000 ns] [MONITOR] start asserted
[14098000 ns] [MONITOR] start asserted
[14098000 ns] [MONITOR] Input handshake: data=0xff15 (pixel #469)
[14103000 ns] [MONITOR] start asserted
[14108000 ns] [MONITOR] start asserted
[14113000 ns] [MONITOR] start asserted
[14118000 ns] [MONITOR] start asserted
[14123000 ns] [MONITOR] start asserted
[14128000 ns] [MONITOR] start asserted
[14128000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #470)
[14133000 ns] [MONITOR] start asserted
[14138000 ns] [MONITOR] start asserted
[14143000 ns] [MONITOR] start asserted
[14148000 ns] [MONITOR] start asserted
[14153000 ns] [MONITOR] start asserted
[14158000 ns] [MONITOR] start asserted
[14158000 ns] [MONITOR] Input handshake: data=0x02e1 (pixel #471)
[14163000 ns] [MONITOR] start asserted
[14168000 ns] [MONITOR] start asserted
[14173000 ns] [MONITOR] start asserted
[14178000 ns] [MONITOR] start asserted
[14183000 ns] [MONITOR] start asserted
[14188000 ns] [MONITOR] start asserted
[14188000 ns] [MONITOR] Input handshake: data=0x0199 (pixel #472)
[14193000 ns] [MONITOR] start asserted
[14198000 ns] [MONITOR] start asserted
[14203000 ns] [MONITOR] start asserted
[14208000 ns] [MONITOR] start asserted
[14213000 ns] [MONITOR] start asserted
[14218000 ns] [MONITOR] start asserted
[14218000 ns] [MONITOR] Input handshake: data=0xfe9c (pixel #473)
[14223000 ns] [MONITOR] start asserted
[14228000 ns] [MONITOR] start asserted
[14233000 ns] [MONITOR] start asserted
[14238000 ns] [MONITOR] start asserted
[14243000 ns] [MONITOR] start asserted
[14248000 ns] [MONITOR] start asserted
[14248000 ns] [MONITOR] Input handshake: data=0x0009 (pixel #474)
[14253000 ns] [MONITOR] start asserted
[14258000 ns] [MONITOR] start asserted
[14263000 ns] [MONITOR] start asserted
[14268000 ns] [MONITOR] start asserted
[14273000 ns] [MONITOR] start asserted
[14278000 ns] [MONITOR] start asserted
[14278000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #475)
[14283000 ns] [MONITOR] start asserted
[14288000 ns] [MONITOR] start asserted
[14293000 ns] [MONITOR] start asserted
[14298000 ns] [MONITOR] start asserted
[14303000 ns] [MONITOR] start asserted
[14308000 ns] [MONITOR] start asserted
[14308000 ns] [MONITOR] Input handshake: data=0xfe94 (pixel #476)
[14313000 ns] [MONITOR] start asserted
[14318000 ns] [MONITOR] start asserted
[14323000 ns] [MONITOR] start asserted
[14328000 ns] [MONITOR] start asserted
[14333000 ns] [MONITOR] start asserted
[14338000 ns] [MONITOR] start asserted
[14338000 ns] [MONITOR] Input handshake: data=0x0045 (pixel #477)
[14343000 ns] [MONITOR] start asserted
[14348000 ns] [MONITOR] start asserted
[14353000 ns] [MONITOR] start asserted
[14358000 ns] [MONITOR] start asserted
[14363000 ns] [MONITOR] start asserted
[14368000 ns] [MONITOR] start asserted
[14368000 ns] [MONITOR] Input handshake: data=0xffb9 (pixel #478)
[14373000 ns] [MONITOR] start asserted
[14378000 ns] [MONITOR] start asserted
[14383000 ns] [MONITOR] start asserted
[14388000 ns] [MONITOR] start asserted
[14393000 ns] [MONITOR] start asserted
[14398000 ns] [MONITOR] start asserted
[14398000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #479)
[14403000 ns] [MONITOR] start asserted
[14408000 ns] [MONITOR] start asserted
[14413000 ns] [MONITOR] start asserted
[14418000 ns] [MONITOR] start asserted
[14423000 ns] [MONITOR] start asserted
[14428000 ns] [MONITOR] start asserted
[14428000 ns] [MONITOR] Input handshake: data=0x00ea (pixel #480)
[14433000 ns] [MONITOR] start asserted
[14438000 ns] [MONITOR] start asserted
[14443000 ns] [MONITOR] start asserted
[14448000 ns] [MONITOR] start asserted
[14453000 ns] [MONITOR] start asserted
[14458000 ns] [MONITOR] start asserted
[14458000 ns] [MONITOR] Input handshake: data=0x01df (pixel #481)
[14463000 ns] [MONITOR] start asserted
[14468000 ns] [MONITOR] start asserted
[14473000 ns] [MONITOR] start asserted
[14478000 ns] [MONITOR] start asserted
[14483000 ns] [MONITOR] start asserted
[14488000 ns] [MONITOR] start asserted
[14488000 ns] [MONITOR] Input handshake: data=0x00c8 (pixel #482)
[14493000 ns] [MONITOR] start asserted
[14498000 ns] [MONITOR] start asserted
[14503000 ns] [MONITOR] start asserted
[14508000 ns] [MONITOR] start asserted
[14513000 ns] [MONITOR] start asserted
[14518000 ns] [MONITOR] start asserted
[14518000 ns] [MONITOR] Input handshake: data=0xfeb1 (pixel #483)
[14523000 ns] [MONITOR] start asserted
[14528000 ns] [MONITOR] start asserted
[14533000 ns] [MONITOR] start asserted
[14538000 ns] [MONITOR] start asserted
[14543000 ns] [MONITOR] start asserted
[14548000 ns] [MONITOR] start asserted
[14548000 ns] [MONITOR] Input handshake: data=0xfee6 (pixel #484)
[14553000 ns] [MONITOR] start asserted
[14558000 ns] [MONITOR] start asserted
[14563000 ns] [MONITOR] start asserted
[14568000 ns] [MONITOR] start asserted
[14573000 ns] [MONITOR] start asserted
[14578000 ns] [MONITOR] start asserted
[14578000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #485)
[14583000 ns] [MONITOR] start asserted
[14588000 ns] [MONITOR] start asserted
[14593000 ns] [MONITOR] start asserted
[14598000 ns] [MONITOR] start asserted
[14603000 ns] [MONITOR] start asserted
[14608000 ns] [MONITOR] start asserted
[14608000 ns] [MONITOR] Input handshake: data=0xff86 (pixel #486)
[14613000 ns] [MONITOR] start asserted
[14618000 ns] [MONITOR] start asserted
[14623000 ns] [MONITOR] start asserted
[14628000 ns] [MONITOR] start asserted
[14633000 ns] [MONITOR] start asserted
[14638000 ns] [MONITOR] start asserted
[14638000 ns] [MONITOR] Input handshake: data=0x01cc (pixel #487)
[14643000 ns] [MONITOR] start asserted
[14648000 ns] [MONITOR] start asserted
[14653000 ns] [MONITOR] start asserted
[14658000 ns] [MONITOR] start asserted
[14663000 ns] [MONITOR] start asserted
[14668000 ns] [MONITOR] start asserted
[14668000 ns] [MONITOR] Input handshake: data=0x01a0 (pixel #488)
[14673000 ns] [MONITOR] start asserted
[14678000 ns] [MONITOR] start asserted
[14683000 ns] [MONITOR] start asserted
[14688000 ns] [MONITOR] start asserted
[14693000 ns] [MONITOR] start asserted
[14698000 ns] [MONITOR] start asserted
[14698000 ns] [MONITOR] Input handshake: data=0xffd7 (pixel #489)
[14703000 ns] [MONITOR] start asserted
[14708000 ns] [MONITOR] start asserted
[14713000 ns] [MONITOR] start asserted
[14718000 ns] [MONITOR] start asserted
[14723000 ns] [MONITOR] start asserted
[14728000 ns] [MONITOR] start asserted
[14728000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #490)
[14733000 ns] [MONITOR] start asserted
[14738000 ns] [MONITOR] start asserted
[14743000 ns] [MONITOR] start asserted
[14748000 ns] [MONITOR] start asserted
[14753000 ns] [MONITOR] start asserted
[14758000 ns] [MONITOR] start asserted
[14758000 ns] [MONITOR] Input handshake: data=0xfe3f (pixel #491)
[14763000 ns] [MONITOR] start asserted
[14768000 ns] [MONITOR] start asserted
[14773000 ns] [MONITOR] start asserted
[14778000 ns] [MONITOR] start asserted
[14783000 ns] [MONITOR] start asserted
[14788000 ns] [MONITOR] start asserted
[14788000 ns] [MONITOR] Input handshake: data=0xfdb1 (pixel #492)
[14793000 ns] [MONITOR] start asserted
[14798000 ns] [MONITOR] start asserted
[14803000 ns] [MONITOR] start asserted
[14808000 ns] [MONITOR] start asserted
[14813000 ns] [MONITOR] start asserted
[14818000 ns] [MONITOR] start asserted
[14818000 ns] [MONITOR] Input handshake: data=0xffed (pixel #493)
[14823000 ns] [MONITOR] start asserted
[14828000 ns] [MONITOR] start asserted
[14833000 ns] [MONITOR] start asserted
[14838000 ns] [MONITOR] start asserted
[14843000 ns] [MONITOR] start asserted
[14848000 ns] [MONITOR] start asserted
[14848000 ns] [MONITOR] Input handshake: data=0x011f (pixel #494)
[14853000 ns] [MONITOR] start asserted
[14858000 ns] [MONITOR] start asserted
[14863000 ns] [MONITOR] start asserted
[14868000 ns] [MONITOR] start asserted
[14873000 ns] [MONITOR] start asserted
[14878000 ns] [MONITOR] start asserted
[14878000 ns] [MONITOR] Input handshake: data=0x0085 (pixel #495)
[14883000 ns] [MONITOR] start asserted
[14888000 ns] [MONITOR] start asserted
[14893000 ns] [MONITOR] start asserted
[14898000 ns] [MONITOR] start asserted
[14903000 ns] [MONITOR] start asserted
[14908000 ns] [MONITOR] start asserted
[14908000 ns] [MONITOR] Input handshake: data=0x033f (pixel #496)
[14913000 ns] [MONITOR] start asserted
[14918000 ns] [MONITOR] start asserted
[14923000 ns] [MONITOR] start asserted
[14928000 ns] [MONITOR] start asserted
[14933000 ns] [MONITOR] start asserted
[14938000 ns] [MONITOR] start asserted
[14938000 ns] [MONITOR] Input handshake: data=0x0178 (pixel #497)
[14943000 ns] [MONITOR] start asserted
[14948000 ns] [MONITOR] start asserted
[14953000 ns] [MONITOR] start asserted
[14958000 ns] [MONITOR] start asserted
[14963000 ns] [MONITOR] start asserted
[14968000 ns] [MONITOR] start asserted
[14968000 ns] [MONITOR] Input handshake: data=0x000f (pixel #498)
[14973000 ns] [MONITOR] start asserted
[14978000 ns] [MONITOR] start asserted
[14983000 ns] [MONITOR] start asserted
[14988000 ns] [MONITOR] start asserted
[14993000 ns] [MONITOR] start asserted
[14998000 ns] [MONITOR] start asserted
[14998000 ns] [MONITOR] Input handshake: data=0x00ce (pixel #499)
[15003000 ns] [MONITOR] start asserted
[15008000 ns] [MONITOR] start asserted
[15013000 ns] [MONITOR] start asserted
[15018000 ns] [MONITOR] start asserted
[15023000 ns] [MONITOR] start asserted
[15028000 ns] [MONITOR] start asserted
[15028000 ns] [MONITOR] Input handshake: data=0xffa5 (pixel #500)
[15033000 ns] [MONITOR] start asserted
[15038000 ns] [MONITOR] start asserted
[15043000 ns] [MONITOR] start asserted
[15048000 ns] [MONITOR] start asserted
[15053000 ns] [MONITOR] start asserted
[15058000 ns] [MONITOR] start asserted
[15058000 ns] [MONITOR] Input handshake: data=0xffd8 (pixel #501)
[15063000 ns] [MONITOR] start asserted
[15068000 ns] [MONITOR] start asserted
[15073000 ns] [MONITOR] start asserted
[15078000 ns] [MONITOR] start asserted
[15083000 ns] [MONITOR] start asserted
[15088000 ns] [MONITOR] start asserted
[15088000 ns] [MONITOR] Input handshake: data=0xfe4c (pixel #502)
[15093000 ns] [MONITOR] start asserted
[15098000 ns] [MONITOR] start asserted
[15103000 ns] [MONITOR] start asserted
[15108000 ns] [MONITOR] start asserted
[15113000 ns] [MONITOR] start asserted
[15118000 ns] [MONITOR] start asserted
[15118000 ns] [MONITOR] Input handshake: data=0xfdd4 (pixel #503)
[15123000 ns] [MONITOR] start asserted
[15128000 ns] [MONITOR] start asserted
[15133000 ns] [MONITOR] start asserted
[15138000 ns] [MONITOR] start asserted
[15143000 ns] [MONITOR] start asserted
[15148000 ns] [MONITOR] start asserted
[15148000 ns] [MONITOR] Input handshake: data=0x0041 (pixel #504)
[15153000 ns] [MONITOR] start asserted
[15158000 ns] [MONITOR] start asserted
[15163000 ns] [MONITOR] start asserted
[15168000 ns] [MONITOR] start asserted
[15173000 ns] [MONITOR] start asserted
[15178000 ns] [MONITOR] start asserted
[15178000 ns] [MONITOR] Input handshake: data=0x0280 (pixel #505)
[15183000 ns] [MONITOR] start asserted
[15188000 ns] [MONITOR] start asserted
[15193000 ns] [MONITOR] start asserted
[15198000 ns] [MONITOR] start asserted
[15203000 ns] [MONITOR] start asserted
[15208000 ns] [MONITOR] start asserted
[15208000 ns] [MONITOR] Input handshake: data=0x03f8 (pixel #506)
[15213000 ns] [MONITOR] start asserted
[15218000 ns] [MONITOR] start asserted
[15223000 ns] [MONITOR] start asserted
[15228000 ns] [MONITOR] start asserted
[15233000 ns] [MONITOR] start asserted
[15238000 ns] [MONITOR] start asserted
[15238000 ns] [MONITOR] Input handshake: data=0x005e (pixel #507)
[15243000 ns] [MONITOR] start asserted
[15248000 ns] [MONITOR] start asserted
[15253000 ns] [MONITOR] start asserted
[15258000 ns] [MONITOR] start asserted
[15263000 ns] [MONITOR] start asserted
[15268000 ns] [MONITOR] start asserted
[15268000 ns] [MONITOR] Input handshake: data=0xffa6 (pixel #508)
[15273000 ns] [MONITOR] start asserted
[15278000 ns] [MONITOR] start asserted
[15283000 ns] [MONITOR] start asserted
[15288000 ns] [MONITOR] start asserted
[15293000 ns] [MONITOR] start asserted
[15298000 ns] [MONITOR] start asserted
[15298000 ns] [MONITOR] Input handshake: data=0x0163 (pixel #509)
[15303000 ns] [MONITOR] start asserted
[15308000 ns] [MONITOR] start asserted
[15313000 ns] [MONITOR] start asserted
[15318000 ns] [MONITOR] start asserted
[15323000 ns] [MONITOR] start asserted
[15328000 ns] [MONITOR] start asserted
[15328000 ns] [MONITOR] Input handshake: data=0xff6f (pixel #510)
[15333000 ns] [MONITOR] start asserted
[15338000 ns] [MONITOR] start asserted
[15343000 ns] [MONITOR] start asserted
[15348000 ns] [MONITOR] start asserted
[15353000 ns] [MONITOR] start asserted
[15358000 ns] [MONITOR] start asserted
[15358000 ns] [MONITOR] Input handshake: data=0xfdbf (pixel #511)
[15363000 ns] [MONITOR] start asserted
[15368000 ns] [MONITOR] start asserted
[15373000 ns] [MONITOR] start asserted
[15378000 ns] [MONITOR] start asserted
[15383000 ns] [MONITOR] start asserted
[15388000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[15388000 ns] [MONITOR] start asserted
[15388000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #512)
[15393000 ns] [MONITOR] start asserted
[15398000 ns] [MONITOR] start asserted
[15403000 ns] [MONITOR] start asserted
[15408000 ns] [MONITOR] start asserted
[15413000 ns] [MONITOR] start asserted
[15418000 ns] [MONITOR] start asserted
[15418000 ns] [MONITOR] Input handshake: data=0xffe4 (pixel #513)
[15423000 ns] [MONITOR] start asserted
[15428000 ns] [MONITOR] start asserted
[15433000 ns] [MONITOR] start asserted
[15438000 ns] [MONITOR] start asserted
[15443000 ns] [MONITOR] start asserted
[15448000 ns] [MONITOR] start asserted
[15448000 ns] [MONITOR] Input handshake: data=0x0286 (pixel #514)
[15453000 ns] [MONITOR] start asserted
[15458000 ns] [MONITOR] start asserted
[15463000 ns] [MONITOR] start asserted
[15468000 ns] [MONITOR] start asserted
[15473000 ns] [MONITOR] start asserted
[15478000 ns] [MONITOR] start asserted
[15478000 ns] [MONITOR] Input handshake: data=0xfe4f (pixel #515)
[15483000 ns] [MONITOR] start asserted
[15488000 ns] [MONITOR] start asserted
[15493000 ns] [MONITOR] start asserted
[15498000 ns] [MONITOR] start asserted
[15503000 ns] [MONITOR] start asserted
[15508000 ns] [MONITOR] start asserted
[15508000 ns] [MONITOR] Input handshake: data=0xfec7 (pixel #516)
[15513000 ns] [MONITOR] start asserted
[15518000 ns] [MONITOR] start asserted
[15523000 ns] [MONITOR] start asserted
[15528000 ns] [MONITOR] start asserted
[15533000 ns] [MONITOR] start asserted
[15538000 ns] [MONITOR] start asserted
[15538000 ns] [MONITOR] Input handshake: data=0xfef3 (pixel #517)
[15543000 ns] [MONITOR] start asserted
[15548000 ns] [MONITOR] start asserted
[15553000 ns] [MONITOR] start asserted
[15558000 ns] [MONITOR] start asserted
[15563000 ns] [MONITOR] start asserted
[15568000 ns] [MONITOR] start asserted
[15568000 ns] [MONITOR] Input handshake: data=0xffb3 (pixel #518)
[15573000 ns] [MONITOR] start asserted
[15578000 ns] [MONITOR] start asserted
[15583000 ns] [MONITOR] start asserted
[15588000 ns] [MONITOR] start asserted
[15593000 ns] [MONITOR] start asserted
[15598000 ns] [MONITOR] start asserted
[15598000 ns] [MONITOR] Input handshake: data=0x0076 (pixel #519)
[15603000 ns] [MONITOR] start asserted
[15608000 ns] [MONITOR] start asserted
[15613000 ns] [MONITOR] start asserted
[15618000 ns] [MONITOR] start asserted
[15623000 ns] [MONITOR] start asserted
[15628000 ns] [MONITOR] start asserted
[15628000 ns] [MONITOR] Input handshake: data=0xfe69 (pixel #520)
[15633000 ns] [MONITOR] start asserted
[15638000 ns] [MONITOR] start asserted
[15643000 ns] [MONITOR] start asserted
[15648000 ns] [MONITOR] start asserted
[15653000 ns] [MONITOR] start asserted
[15658000 ns] [MONITOR] start asserted
[15658000 ns] [MONITOR] Input handshake: data=0x0004 (pixel #521)
[15663000 ns] [MONITOR] start asserted
[15668000 ns] [MONITOR] start asserted
[15673000 ns] [MONITOR] start asserted
[15678000 ns] [MONITOR] start asserted
[15683000 ns] [MONITOR] start asserted
[15688000 ns] [MONITOR] start asserted
[15688000 ns] [MONITOR] Input handshake: data=0x02fc (pixel #522)
[15693000 ns] [MONITOR] start asserted
[15698000 ns] [MONITOR] start asserted
[15703000 ns] [MONITOR] start asserted
[15708000 ns] [MONITOR] start asserted
[15713000 ns] [MONITOR] start asserted
[15718000 ns] [MONITOR] start asserted
[15718000 ns] [MONITOR] Input handshake: data=0x0105 (pixel #523)
[15723000 ns] [MONITOR] start asserted
[15728000 ns] [MONITOR] start asserted
[15733000 ns] [MONITOR] start asserted
[15738000 ns] [MONITOR] start asserted
[15743000 ns] [MONITOR] start asserted
[15748000 ns] [MONITOR] start asserted
[15748000 ns] [MONITOR] Input handshake: data=0xffef (pixel #524)
[15753000 ns] [MONITOR] start asserted
[15758000 ns] [MONITOR] start asserted
[15763000 ns] [MONITOR] start asserted
[15768000 ns] [MONITOR] start asserted
[15773000 ns] [MONITOR] start asserted
[15778000 ns] [MONITOR] start asserted
[15778000 ns] [MONITOR] Input handshake: data=0xfee5 (pixel #525)
[15783000 ns] [MONITOR] start asserted
[15788000 ns] [MONITOR] start asserted
[15793000 ns] [MONITOR] start asserted
[15798000 ns] [MONITOR] start asserted
[15803000 ns] [MONITOR] start asserted
[15808000 ns] [MONITOR] start asserted
[15808000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #526)
[15813000 ns] [MONITOR] start asserted
[15818000 ns] [MONITOR] start asserted
[15823000 ns] [MONITOR] start asserted
[15828000 ns] [MONITOR] start asserted
[15833000 ns] [MONITOR] start asserted
[15838000 ns] [MONITOR] start asserted
[15838000 ns] [MONITOR] Input handshake: data=0x011a (pixel #527)
[15843000 ns] [MONITOR] start asserted
[15848000 ns] [MONITOR] start asserted
[15853000 ns] [MONITOR] start asserted
[15858000 ns] [MONITOR] start asserted
[15863000 ns] [MONITOR] start asserted
[15868000 ns] [MONITOR] start asserted
[15868000 ns] [MONITOR] Input handshake: data=0x00a7 (pixel #528)
[15873000 ns] [MONITOR] start asserted
[15878000 ns] [MONITOR] start asserted
[15883000 ns] [MONITOR] start asserted
[15888000 ns] [MONITOR] start asserted
[15893000 ns] [MONITOR] start asserted
[15898000 ns] [MONITOR] start asserted
[15898000 ns] [MONITOR] Input handshake: data=0x0124 (pixel #529)
[15903000 ns] [MONITOR] start asserted
[15908000 ns] [MONITOR] start asserted
[15913000 ns] [MONITOR] start asserted
[15918000 ns] [MONITOR] start asserted
[15923000 ns] [MONITOR] start asserted
[15928000 ns] [MONITOR] start asserted
[15928000 ns] [MONITOR] Input handshake: data=0x0043 (pixel #530)
[15933000 ns] [MONITOR] start asserted
[15938000 ns] [MONITOR] start asserted
[15943000 ns] [MONITOR] start asserted
[15948000 ns] [MONITOR] start asserted
[15953000 ns] [MONITOR] start asserted
[15958000 ns] [MONITOR] start asserted
[15958000 ns] [MONITOR] Input handshake: data=0xffe9 (pixel #531)
[15963000 ns] [MONITOR] start asserted
[15968000 ns] [MONITOR] start asserted
[15973000 ns] [MONITOR] start asserted
[15978000 ns] [MONITOR] start asserted
[15983000 ns] [MONITOR] start asserted
[15988000 ns] [MONITOR] start asserted
[15988000 ns] [MONITOR] Input handshake: data=0xfeca (pixel #532)
[15993000 ns] [MONITOR] start asserted
[15998000 ns] [MONITOR] start asserted
[16003000 ns] [MONITOR] start asserted
[16008000 ns] [MONITOR] start asserted
[16013000 ns] [MONITOR] start asserted
[16018000 ns] [MONITOR] start asserted
[16018000 ns] [MONITOR] Input handshake: data=0xffa4 (pixel #533)
[16023000 ns] [MONITOR] start asserted
[16028000 ns] [MONITOR] start asserted
[16033000 ns] [MONITOR] start asserted
[16038000 ns] [MONITOR] start asserted
[16043000 ns] [MONITOR] start asserted
[16048000 ns] [MONITOR] start asserted
[16048000 ns] [MONITOR] Input handshake: data=0xff90 (pixel #534)
[16053000 ns] [MONITOR] start asserted
[16058000 ns] [MONITOR] start asserted
[16063000 ns] [MONITOR] start asserted
[16068000 ns] [MONITOR] start asserted
[16073000 ns] [MONITOR] start asserted
[16078000 ns] [MONITOR] start asserted
[16078000 ns] [MONITOR] Input handshake: data=0xfef6 (pixel #535)
[16083000 ns] [MONITOR] start asserted
[16088000 ns] [MONITOR] start asserted
[16093000 ns] [MONITOR] start asserted
[16098000 ns] [MONITOR] start asserted
[16103000 ns] [MONITOR] start asserted
[16108000 ns] [MONITOR] start asserted
[16108000 ns] [MONITOR] Input handshake: data=0xff94 (pixel #536)
[16113000 ns] [MONITOR] start asserted
[16118000 ns] [MONITOR] start asserted
[16123000 ns] [MONITOR] start asserted
[16128000 ns] [MONITOR] start asserted
[16133000 ns] [MONITOR] start asserted
[16138000 ns] [MONITOR] start asserted
[16138000 ns] [MONITOR] Input handshake: data=0x012f (pixel #537)
[16143000 ns] [MONITOR] start asserted
[16148000 ns] [MONITOR] start asserted
[16153000 ns] [MONITOR] start asserted
[16158000 ns] [MONITOR] start asserted
[16163000 ns] [MONITOR] start asserted
[16168000 ns] [MONITOR] start asserted
[16168000 ns] [MONITOR] Input handshake: data=0xffdc (pixel #538)
[16173000 ns] [MONITOR] start asserted
[16178000 ns] [MONITOR] start asserted
[16183000 ns] [MONITOR] start asserted
[16188000 ns] [MONITOR] start asserted
[16193000 ns] [MONITOR] start asserted
[16198000 ns] [MONITOR] start asserted
[16198000 ns] [MONITOR] Input handshake: data=0x008a (pixel #539)
[16203000 ns] [MONITOR] start asserted
[16208000 ns] [MONITOR] start asserted
[16213000 ns] [MONITOR] start asserted
[16218000 ns] [MONITOR] start asserted
[16223000 ns] [MONITOR] start asserted
[16228000 ns] [MONITOR] start asserted
[16228000 ns] [MONITOR] Input handshake: data=0x003f (pixel #540)
[16233000 ns] [MONITOR] start asserted
[16238000 ns] [MONITOR] start asserted
[16243000 ns] [MONITOR] start asserted
[16248000 ns] [MONITOR] start asserted
[16253000 ns] [MONITOR] start asserted
[16258000 ns] [MONITOR] start asserted
[16258000 ns] [MONITOR] Input handshake: data=0x009e (pixel #541)
[16263000 ns] [MONITOR] start asserted
[16268000 ns] [MONITOR] start asserted
[16273000 ns] [MONITOR] start asserted
[16278000 ns] [MONITOR] start asserted
[16283000 ns] [MONITOR] start asserted
[16288000 ns] [MONITOR] start asserted
[16288000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #542)
[16293000 ns] [MONITOR] start asserted
[16298000 ns] [MONITOR] start asserted
[16303000 ns] [MONITOR] start asserted
[16308000 ns] [MONITOR] start asserted
[16313000 ns] [MONITOR] start asserted
[16318000 ns] [MONITOR] start asserted
[16318000 ns] [MONITOR] Input handshake: data=0xff90 (pixel #543)
[16323000 ns] [MONITOR] start asserted
[16328000 ns] [MONITOR] start asserted
[16333000 ns] [MONITOR] start asserted
[16338000 ns] [MONITOR] start asserted
[16343000 ns] [MONITOR] start asserted
[16348000 ns] [MONITOR] start asserted
[16348000 ns] [MONITOR] Input handshake: data=0x00c6 (pixel #544)
[16353000 ns] [MONITOR] start asserted
[16358000 ns] [MONITOR] start asserted
[16363000 ns] [MONITOR] start asserted
[16368000 ns] [MONITOR] start asserted
[16373000 ns] [MONITOR] start asserted
[16378000 ns] [MONITOR] start asserted
[16378000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #545)
[16383000 ns] [MONITOR] start asserted
[16388000 ns] [MONITOR] start asserted
[16393000 ns] [MONITOR] start asserted
[16398000 ns] [MONITOR] start asserted
[16403000 ns] [MONITOR] start asserted
[16408000 ns] [MONITOR] start asserted
[16408000 ns] [MONITOR] Input handshake: data=0x01d7 (pixel #546)
[16413000 ns] [MONITOR] start asserted
[16418000 ns] [MONITOR] start asserted
[16423000 ns] [MONITOR] start asserted
[16428000 ns] [MONITOR] start asserted
[16433000 ns] [MONITOR] start asserted
[16438000 ns] [MONITOR] start asserted
[16438000 ns] [MONITOR] Input handshake: data=0x015d (pixel #547)
[16443000 ns] [MONITOR] start asserted
[16448000 ns] [MONITOR] start asserted
[16453000 ns] [MONITOR] start asserted
[16458000 ns] [MONITOR] start asserted
[16463000 ns] [MONITOR] start asserted
[16468000 ns] [MONITOR] start asserted
[16468000 ns] [MONITOR] Input handshake: data=0xfdc9 (pixel #548)
[16473000 ns] [MONITOR] start asserted
[16478000 ns] [MONITOR] start asserted
[16483000 ns] [MONITOR] start asserted
[16488000 ns] [MONITOR] start asserted
[16493000 ns] [MONITOR] start asserted
[16498000 ns] [MONITOR] start asserted
[16498000 ns] [MONITOR] Input handshake: data=0xfe27 (pixel #549)
[16503000 ns] [MONITOR] start asserted
[16508000 ns] [MONITOR] start asserted
[16513000 ns] [MONITOR] start asserted
[16518000 ns] [MONITOR] start asserted
[16523000 ns] [MONITOR] start asserted
[16528000 ns] [MONITOR] start asserted
[16528000 ns] [MONITOR] Input handshake: data=0xfeeb (pixel #550)
[16533000 ns] [MONITOR] start asserted
[16538000 ns] [MONITOR] start asserted
[16543000 ns] [MONITOR] start asserted
[16548000 ns] [MONITOR] start asserted
[16553000 ns] [MONITOR] start asserted
[16558000 ns] [MONITOR] start asserted
[16558000 ns] [MONITOR] Input handshake: data=0x01c8 (pixel #551)
[16563000 ns] [MONITOR] start asserted
[16568000 ns] [MONITOR] start asserted
[16573000 ns] [MONITOR] start asserted
[16578000 ns] [MONITOR] start asserted
[16583000 ns] [MONITOR] start asserted
[16588000 ns] [MONITOR] start asserted
[16588000 ns] [MONITOR] Input handshake: data=0x020b (pixel #552)
[16593000 ns] [MONITOR] start asserted
[16598000 ns] [MONITOR] start asserted
[16603000 ns] [MONITOR] start asserted
[16608000 ns] [MONITOR] start asserted
[16613000 ns] [MONITOR] start asserted
[16618000 ns] [MONITOR] start asserted
[16618000 ns] [MONITOR] Input handshake: data=0xffce (pixel #553)
[16623000 ns] [MONITOR] start asserted
[16628000 ns] [MONITOR] start asserted
[16633000 ns] [MONITOR] start asserted
[16638000 ns] [MONITOR] start asserted
[16643000 ns] [MONITOR] start asserted
[16648000 ns] [MONITOR] start asserted
[16648000 ns] [MONITOR] Input handshake: data=0xfe1f (pixel #554)
[16653000 ns] [MONITOR] start asserted
[16658000 ns] [MONITOR] start asserted
[16663000 ns] [MONITOR] start asserted
[16668000 ns] [MONITOR] start asserted
[16673000 ns] [MONITOR] start asserted
[16678000 ns] [MONITOR] start asserted
[16678000 ns] [MONITOR] Input handshake: data=0xfdb4 (pixel #555)
[16683000 ns] [MONITOR] start asserted
[16688000 ns] [MONITOR] start asserted
[16693000 ns] [MONITOR] start asserted
[16698000 ns] [MONITOR] start asserted
[16703000 ns] [MONITOR] start asserted
[16708000 ns] [MONITOR] start asserted
[16708000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #556)
[16713000 ns] [MONITOR] start asserted
[16718000 ns] [MONITOR] start asserted
[16723000 ns] [MONITOR] start asserted
[16728000 ns] [MONITOR] start asserted
[16733000 ns] [MONITOR] start asserted
[16738000 ns] [MONITOR] start asserted
[16738000 ns] [MONITOR] Input handshake: data=0x015c (pixel #557)
[16743000 ns] [MONITOR] start asserted
[16748000 ns] [MONITOR] start asserted
[16753000 ns] [MONITOR] start asserted
[16758000 ns] [MONITOR] start asserted
[16763000 ns] [MONITOR] start asserted
[16768000 ns] [MONITOR] start asserted
[16768000 ns] [MONITOR] Input handshake: data=0xffd8 (pixel #558)
[16773000 ns] [MONITOR] start asserted
[16778000 ns] [MONITOR] start asserted
[16783000 ns] [MONITOR] start asserted
[16788000 ns] [MONITOR] start asserted
[16793000 ns] [MONITOR] start asserted
[16798000 ns] [MONITOR] start asserted
[16798000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #559)
[16803000 ns] [MONITOR] start asserted
[16808000 ns] [MONITOR] start asserted
[16813000 ns] [MONITOR] start asserted
[16818000 ns] [MONITOR] start asserted
[16823000 ns] [MONITOR] start asserted
[16828000 ns] [MONITOR] start asserted
[16828000 ns] [MONITOR] Input handshake: data=0x01f4 (pixel #560)
[16833000 ns] [MONITOR] start asserted
[16838000 ns] [MONITOR] start asserted
[16843000 ns] [MONITOR] start asserted
[16848000 ns] [MONITOR] start asserted
[16853000 ns] [MONITOR] start asserted
[16858000 ns] [MONITOR] start asserted
[16858000 ns] [MONITOR] Input handshake: data=0x0006 (pixel #561)
[16863000 ns] [MONITOR] start asserted
[16868000 ns] [MONITOR] start asserted
[16873000 ns] [MONITOR] start asserted
[16878000 ns] [MONITOR] start asserted
[16883000 ns] [MONITOR] start asserted
[16888000 ns] [MONITOR] start asserted
[16888000 ns] [MONITOR] Input handshake: data=0xfd15 (pixel #562)
[16893000 ns] [MONITOR] start asserted
[16898000 ns] [MONITOR] start asserted
[16903000 ns] [MONITOR] start asserted
[16908000 ns] [MONITOR] start asserted
[16913000 ns] [MONITOR] start asserted
[16918000 ns] [MONITOR] start asserted
[16918000 ns] [MONITOR] Input handshake: data=0xfc5d (pixel #563)
[16923000 ns] [MONITOR] start asserted
[16928000 ns] [MONITOR] start asserted
[16933000 ns] [MONITOR] start asserted
[16938000 ns] [MONITOR] start asserted
[16943000 ns] [MONITOR] start asserted
[16948000 ns] [MONITOR] start asserted
[16948000 ns] [MONITOR] Input handshake: data=0xfe67 (pixel #564)
[16953000 ns] [MONITOR] start asserted
[16958000 ns] [MONITOR] start asserted
[16963000 ns] [MONITOR] start asserted
[16968000 ns] [MONITOR] start asserted
[16973000 ns] [MONITOR] start asserted
[16978000 ns] [MONITOR] start asserted
[16978000 ns] [MONITOR] Input handshake: data=0xff7b (pixel #565)
[16983000 ns] [MONITOR] start asserted
[16988000 ns] [MONITOR] start asserted
[16993000 ns] [MONITOR] start asserted
[16998000 ns] [MONITOR] start asserted
[17003000 ns] [MONITOR] start asserted
[17008000 ns] [MONITOR] start asserted
[17008000 ns] [MONITOR] Input handshake: data=0x01fc (pixel #566)
[17013000 ns] [MONITOR] start asserted
[17018000 ns] [MONITOR] start asserted
[17023000 ns] [MONITOR] start asserted
[17028000 ns] [MONITOR] start asserted
[17033000 ns] [MONITOR] start asserted
[17038000 ns] [MONITOR] start asserted
[17038000 ns] [MONITOR] Input handshake: data=0x022b (pixel #567)
[17043000 ns] [MONITOR] start asserted
[17048000 ns] [MONITOR] start asserted
[17053000 ns] [MONITOR] start asserted
[17058000 ns] [MONITOR] start asserted
[17063000 ns] [MONITOR] start asserted
[17068000 ns] [MONITOR] start asserted
[17068000 ns] [MONITOR] Input handshake: data=0xffcb (pixel #568)
[17073000 ns] [MONITOR] start asserted
[17078000 ns] [MONITOR] start asserted
[17083000 ns] [MONITOR] start asserted
[17088000 ns] [MONITOR] start asserted
[17093000 ns] [MONITOR] start asserted
[17098000 ns] [MONITOR] start asserted
[17098000 ns] [MONITOR] Input handshake: data=0x006e (pixel #569)
[17103000 ns] [MONITOR] start asserted
[17108000 ns] [MONITOR] start asserted
[17113000 ns] [MONITOR] start asserted
[17118000 ns] [MONITOR] start asserted
[17123000 ns] [MONITOR] start asserted
[17128000 ns] [MONITOR] start asserted
[17128000 ns] [MONITOR] Input handshake: data=0x0244 (pixel #570)
[17133000 ns] [MONITOR] start asserted
[17138000 ns] [MONITOR] start asserted
[17143000 ns] [MONITOR] start asserted
[17148000 ns] [MONITOR] start asserted
[17153000 ns] [MONITOR] start asserted
[17158000 ns] [MONITOR] start asserted
[17158000 ns] [MONITOR] Input handshake: data=0x009b (pixel #571)
[17163000 ns] [MONITOR] start asserted
[17168000 ns] [MONITOR] start asserted
[17173000 ns] [MONITOR] start asserted
[17178000 ns] [MONITOR] start asserted
[17183000 ns] [MONITOR] start asserted
[17188000 ns] [MONITOR] start asserted
[17188000 ns] [MONITOR] Input handshake: data=0xfde1 (pixel #572)
[17193000 ns] [MONITOR] start asserted
[17198000 ns] [MONITOR] start asserted
[17203000 ns] [MONITOR] start asserted
[17208000 ns] [MONITOR] start asserted
[17213000 ns] [MONITOR] start asserted
[17218000 ns] [MONITOR] start asserted
[17218000 ns] [MONITOR] Input handshake: data=0xff34 (pixel #573)
[17223000 ns] [MONITOR] start asserted
[17228000 ns] [MONITOR] start asserted
[17233000 ns] [MONITOR] start asserted
[17238000 ns] [MONITOR] start asserted
[17243000 ns] [MONITOR] start asserted
[17248000 ns] [MONITOR] start asserted
[17248000 ns] [MONITOR] Input handshake: data=0xffa4 (pixel #574)
[17253000 ns] [MONITOR] start asserted
[17258000 ns] [MONITOR] start asserted
[17263000 ns] [MONITOR] start asserted
[17268000 ns] [MONITOR] start asserted
[17273000 ns] [MONITOR] start asserted
[17278000 ns] [MONITOR] start asserted
[17278000 ns] [MONITOR] Input handshake: data=0xfecc (pixel #575)
[17283000 ns] [MONITOR] start asserted
[17288000 ns] [MONITOR] start asserted
[17293000 ns] [MONITOR] start asserted
[17298000 ns] [MONITOR] start asserted
[17303000 ns] [MONITOR] start asserted
[17308000 ns] [MONITOR] start asserted
[17308000 ns] [MONITOR] Input handshake: data=0x012c (pixel #576)
[17313000 ns] [MONITOR] start asserted
[17318000 ns] [MONITOR] start asserted
[17323000 ns] [MONITOR] start asserted
[17328000 ns] [MONITOR] start asserted
[17333000 ns] [MONITOR] start asserted
[17338000 ns] [MONITOR] start asserted
[17338000 ns] [MONITOR] Input handshake: data=0x03fb (pixel #577)
[17343000 ns] [MONITOR] start asserted
[17348000 ns] [MONITOR] start asserted
[17353000 ns] [MONITOR] start asserted
[17358000 ns] [MONITOR] start asserted
[17363000 ns] [MONITOR] start asserted
[17368000 ns] [MONITOR] start asserted
[17368000 ns] [MONITOR] Input handshake: data=0x012e (pixel #578)
[17373000 ns] [MONITOR] start asserted
[17378000 ns] [MONITOR] start asserted
[17383000 ns] [MONITOR] start asserted
[17388000 ns] [MONITOR] start asserted
[17393000 ns] [MONITOR] start asserted
[17398000 ns] [MONITOR] start asserted
[17398000 ns] [MONITOR] Input handshake: data=0xfd1c (pixel #579)
[17403000 ns] [MONITOR] start asserted
[17408000 ns] [MONITOR] start asserted
[17413000 ns] [MONITOR] start asserted
[17418000 ns] [MONITOR] start asserted
[17423000 ns] [MONITOR] start asserted
[17428000 ns] [MONITOR] start asserted
[17428000 ns] [MONITOR] Input handshake: data=0xfda8 (pixel #580)
[17433000 ns] [MONITOR] start asserted
[17438000 ns] [MONITOR] start asserted
[17443000 ns] [MONITOR] start asserted
[17448000 ns] [MONITOR] start asserted
[17453000 ns] [MONITOR] start asserted
[17458000 ns] [MONITOR] start asserted
[17458000 ns] [MONITOR] Input handshake: data=0xfe31 (pixel #581)
[17463000 ns] [MONITOR] start asserted
[17468000 ns] [MONITOR] start asserted
[17473000 ns] [MONITOR] start asserted
[17478000 ns] [MONITOR] start asserted
[17483000 ns] [MONITOR] start asserted
[17488000 ns] [MONITOR] start asserted
[17488000 ns] [MONITOR] Input handshake: data=0x006b (pixel #582)
[17493000 ns] [MONITOR] start asserted
[17498000 ns] [MONITOR] start asserted
[17503000 ns] [MONITOR] start asserted
[17508000 ns] [MONITOR] start asserted
[17513000 ns] [MONITOR] start asserted
[17518000 ns] [MONITOR] start asserted
[17518000 ns] [MONITOR] Input handshake: data=0x022c (pixel #583)
[17523000 ns] [MONITOR] start asserted
[17528000 ns] [MONITOR] start asserted
[17533000 ns] [MONITOR] start asserted
[17538000 ns] [MONITOR] start asserted
[17543000 ns] [MONITOR] start asserted
[17548000 ns] [MONITOR] start asserted
[17548000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #584)
[17553000 ns] [MONITOR] start asserted
[17558000 ns] [MONITOR] start asserted
[17563000 ns] [MONITOR] start asserted
[17568000 ns] [MONITOR] start asserted
[17573000 ns] [MONITOR] start asserted
[17578000 ns] [MONITOR] start asserted
[17578000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #585)
[17583000 ns] [MONITOR] start asserted
[17588000 ns] [MONITOR] start asserted
[17593000 ns] [MONITOR] start asserted
[17598000 ns] [MONITOR] start asserted
[17603000 ns] [MONITOR] start asserted
[17608000 ns] [MONITOR] start asserted
[17608000 ns] [MONITOR] Input handshake: data=0xfff9 (pixel #586)
[17613000 ns] [MONITOR] start asserted
[17618000 ns] [MONITOR] start asserted
[17623000 ns] [MONITOR] start asserted
[17628000 ns] [MONITOR] start asserted
[17633000 ns] [MONITOR] start asserted
[17638000 ns] [MONITOR] start asserted
[17638000 ns] [MONITOR] Input handshake: data=0x000a (pixel #587)
[17643000 ns] [MONITOR] start asserted
[17648000 ns] [MONITOR] start asserted
[17653000 ns] [MONITOR] start asserted
[17658000 ns] [MONITOR] start asserted
[17663000 ns] [MONITOR] start asserted
[17668000 ns] [MONITOR] start asserted
[17668000 ns] [MONITOR] Input handshake: data=0xfefa (pixel #588)
[17673000 ns] [MONITOR] start asserted
[17678000 ns] [MONITOR] start asserted
[17683000 ns] [MONITOR] start asserted
[17688000 ns] [MONITOR] start asserted
[17693000 ns] [MONITOR] start asserted
[17698000 ns] [MONITOR] start asserted
[17698000 ns] [MONITOR] Input handshake: data=0xfe9a (pixel #589)
[17703000 ns] [MONITOR] start asserted
[17708000 ns] [MONITOR] start asserted
[17713000 ns] [MONITOR] start asserted
[17718000 ns] [MONITOR] start asserted
[17723000 ns] [MONITOR] start asserted
[17728000 ns] [MONITOR] start asserted
[17728000 ns] [MONITOR] Input handshake: data=0xffd3 (pixel #590)
[17733000 ns] [MONITOR] start asserted
[17738000 ns] [MONITOR] start asserted
[17743000 ns] [MONITOR] start asserted
[17748000 ns] [MONITOR] start asserted
[17753000 ns] [MONITOR] start asserted
[17758000 ns] [MONITOR] start asserted
[17758000 ns] [MONITOR] Input handshake: data=0x01be (pixel #591)
[17763000 ns] [MONITOR] start asserted
[17768000 ns] [MONITOR] start asserted
[17773000 ns] [MONITOR] start asserted
[17778000 ns] [MONITOR] start asserted
[17783000 ns] [MONITOR] start asserted
[17788000 ns] [MONITOR] start asserted
[17788000 ns] [MONITOR] Input handshake: data=0x01f2 (pixel #592)
[17793000 ns] [MONITOR] start asserted
[17798000 ns] [MONITOR] start asserted
[17803000 ns] [MONITOR] start asserted
[17808000 ns] [MONITOR] start asserted
[17813000 ns] [MONITOR] start asserted
[17818000 ns] [MONITOR] start asserted
[17818000 ns] [MONITOR] Input handshake: data=0x023f (pixel #593)
[17823000 ns] [MONITOR] start asserted
[17828000 ns] [MONITOR] start asserted
[17833000 ns] [MONITOR] start asserted
[17838000 ns] [MONITOR] start asserted
[17843000 ns] [MONITOR] start asserted
[17848000 ns] [MONITOR] start asserted
[17848000 ns] [MONITOR] Input handshake: data=0x01fa (pixel #594)
[17853000 ns] [MONITOR] start asserted
[17858000 ns] [MONITOR] start asserted
[17863000 ns] [MONITOR] start asserted
[17868000 ns] [MONITOR] start asserted
[17873000 ns] [MONITOR] start asserted
[17878000 ns] [MONITOR] start asserted
[17878000 ns] [MONITOR] Input handshake: data=0xff98 (pixel #595)
[17883000 ns] [MONITOR] start asserted
[17888000 ns] [MONITOR] start asserted
[17893000 ns] [MONITOR] start asserted
[17898000 ns] [MONITOR] start asserted
[17903000 ns] [MONITOR] start asserted
[17908000 ns] [MONITOR] start asserted
[17908000 ns] [MONITOR] Input handshake: data=0xfe3a (pixel #596)
[17913000 ns] [MONITOR] start asserted
[17918000 ns] [MONITOR] start asserted
[17923000 ns] [MONITOR] start asserted
[17928000 ns] [MONITOR] start asserted
[17933000 ns] [MONITOR] start asserted
[17938000 ns] [MONITOR] start asserted
[17938000 ns] [MONITOR] Input handshake: data=0xfc62 (pixel #597)
[17943000 ns] [MONITOR] start asserted
[17948000 ns] [MONITOR] start asserted
[17953000 ns] [MONITOR] start asserted
[17958000 ns] [MONITOR] start asserted
[17963000 ns] [MONITOR] start asserted
[17968000 ns] [MONITOR] start asserted
[17968000 ns] [MONITOR] Input handshake: data=0xfd8b (pixel #598)
[17973000 ns] [MONITOR] start asserted
[17978000 ns] [MONITOR] start asserted
[17983000 ns] [MONITOR] start asserted
[17988000 ns] [MONITOR] start asserted
[17993000 ns] [MONITOR] start asserted
[17998000 ns] [MONITOR] start asserted
[17998000 ns] [MONITOR] Input handshake: data=0x002f (pixel #599)
[18003000 ns] [MONITOR] start asserted
[18008000 ns] [MONITOR] start asserted
[18013000 ns] [MONITOR] start asserted
[18018000 ns] [MONITOR] start asserted
[18023000 ns] [MONITOR] start asserted
[18028000 ns] [MONITOR] start asserted
[18028000 ns] [MONITOR] Input handshake: data=0x0064 (pixel #600)
[18033000 ns] [MONITOR] start asserted
[18038000 ns] [MONITOR] start asserted
[18043000 ns] [MONITOR] start asserted
[18048000 ns] [MONITOR] start asserted
[18053000 ns] [MONITOR] start asserted
[18058000 ns] [MONITOR] start asserted
[18058000 ns] [MONITOR] Input handshake: data=0x016f (pixel #601)
[18063000 ns] [MONITOR] start asserted
[18068000 ns] [MONITOR] start asserted
[18073000 ns] [MONITOR] start asserted
[18078000 ns] [MONITOR] start asserted
[18083000 ns] [MONITOR] start asserted
[18088000 ns] [MONITOR] start asserted
[18088000 ns] [MONITOR] Input handshake: data=0x01c7 (pixel #602)
[18093000 ns] [MONITOR] start asserted
[18098000 ns] [MONITOR] start asserted
[18103000 ns] [MONITOR] start asserted
[18108000 ns] [MONITOR] start asserted
[18113000 ns] [MONITOR] start asserted
[18118000 ns] [MONITOR] start asserted
[18118000 ns] [MONITOR] Input handshake: data=0xffc0 (pixel #603)
[18123000 ns] [MONITOR] start asserted
[18128000 ns] [MONITOR] start asserted
[18133000 ns] [MONITOR] start asserted
[18138000 ns] [MONITOR] start asserted
[18143000 ns] [MONITOR] start asserted
[18148000 ns] [MONITOR] start asserted
[18148000 ns] [MONITOR] Input handshake: data=0x004a (pixel #604)
[18153000 ns] [MONITOR] start asserted
[18158000 ns] [MONITOR] start asserted
[18163000 ns] [MONITOR] start asserted
[18168000 ns] [MONITOR] start asserted
[18173000 ns] [MONITOR] start asserted
[18178000 ns] [MONITOR] start asserted
[18178000 ns] [MONITOR] Input handshake: data=0x0061 (pixel #605)
[18183000 ns] [MONITOR] start asserted
[18188000 ns] [MONITOR] start asserted
[18193000 ns] [MONITOR] start asserted
[18198000 ns] [MONITOR] start asserted
[18203000 ns] [MONITOR] start asserted
[18208000 ns] [MONITOR] start asserted
[18208000 ns] [MONITOR] Input handshake: data=0x00e1 (pixel #606)
[18213000 ns] [MONITOR] start asserted
[18218000 ns] [MONITOR] start asserted
[18223000 ns] [MONITOR] start asserted
[18228000 ns] [MONITOR] start asserted
[18233000 ns] [MONITOR] start asserted
[18238000 ns] [MONITOR] start asserted
[18238000 ns] [MONITOR] Input handshake: data=0x0023 (pixel #607)
[18243000 ns] [MONITOR] start asserted
[18248000 ns] [MONITOR] start asserted
[18253000 ns] [MONITOR] start asserted
[18258000 ns] [MONITOR] start asserted
[18263000 ns] [MONITOR] start asserted
[18268000 ns] [MONITOR] start asserted
[18268000 ns] [MONITOR] Input handshake: data=0xff6b (pixel #608)
[18273000 ns] [MONITOR] start asserted
[18278000 ns] [MONITOR] start asserted
[18283000 ns] [MONITOR] start asserted
[18288000 ns] [MONITOR] start asserted
[18293000 ns] [MONITOR] start asserted
[18298000 ns] [MONITOR] start asserted
[18298000 ns] [MONITOR] Input handshake: data=0x0077 (pixel #609)
[18303000 ns] [MONITOR] start asserted
[18308000 ns] [MONITOR] start asserted
[18313000 ns] [MONITOR] start asserted
[18318000 ns] [MONITOR] start asserted
[18323000 ns] [MONITOR] start asserted
[18328000 ns] [MONITOR] start asserted
[18328000 ns] [MONITOR] Input handshake: data=0xfeb0 (pixel #610)
[18333000 ns] [MONITOR] start asserted
[18338000 ns] [MONITOR] start asserted
[18343000 ns] [MONITOR] start asserted
[18348000 ns] [MONITOR] start asserted
[18353000 ns] [MONITOR] start asserted
[18358000 ns] [MONITOR] start asserted
[18358000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #611)
[18363000 ns] [MONITOR] start asserted
[18368000 ns] [MONITOR] start asserted
[18373000 ns] [MONITOR] start asserted
[18378000 ns] [MONITOR] start asserted
[18383000 ns] [MONITOR] start asserted
[18388000 ns] [MONITOR] start asserted
[18388000 ns] [MONITOR] Input handshake: data=0xffae (pixel #612)
[18393000 ns] [MONITOR] start asserted
[18398000 ns] [MONITOR] start asserted
[18403000 ns] [MONITOR] start asserted
[18408000 ns] [MONITOR] start asserted
[18413000 ns] [MONITOR] start asserted
[18418000 ns] [MONITOR] start asserted
[18418000 ns] [MONITOR] Input handshake: data=0xfe2f (pixel #613)
[18423000 ns] [MONITOR] start asserted
[18428000 ns] [MONITOR] start asserted
[18433000 ns] [MONITOR] start asserted
[18438000 ns] [MONITOR] start asserted
[18443000 ns] [MONITOR] start asserted
[18448000 ns] [MONITOR] start asserted
[18448000 ns] [MONITOR] Input handshake: data=0xfdf6 (pixel #614)
[18453000 ns] [MONITOR] start asserted
[18458000 ns] [MONITOR] start asserted
[18463000 ns] [MONITOR] start asserted
[18468000 ns] [MONITOR] start asserted
[18473000 ns] [MONITOR] start asserted
[18478000 ns] [MONITOR] start asserted
[18478000 ns] [MONITOR] Input handshake: data=0x0042 (pixel #615)
[18483000 ns] [MONITOR] start asserted
[18488000 ns] [MONITOR] start asserted
[18493000 ns] [MONITOR] start asserted
[18498000 ns] [MONITOR] start asserted
[18503000 ns] [MONITOR] start asserted
[18508000 ns] [MONITOR] start asserted
[18508000 ns] [MONITOR] Input handshake: data=0x0368 (pixel #616)
[18513000 ns] [MONITOR] start asserted
[18518000 ns] [MONITOR] start asserted
[18523000 ns] [MONITOR] start asserted
[18528000 ns] [MONITOR] start asserted
[18533000 ns] [MONITOR] start asserted
[18538000 ns] [MONITOR] start asserted
[18538000 ns] [MONITOR] Input handshake: data=0x0189 (pixel #617)
[18543000 ns] [MONITOR] start asserted
[18548000 ns] [MONITOR] start asserted
[18553000 ns] [MONITOR] start asserted
[18558000 ns] [MONITOR] start asserted
[18563000 ns] [MONITOR] start asserted
[18568000 ns] [MONITOR] start asserted
[18568000 ns] [MONITOR] Input handshake: data=0xff4f (pixel #618)
[18573000 ns] [MONITOR] start asserted
[18578000 ns] [MONITOR] start asserted
[18583000 ns] [MONITOR] start asserted
[18588000 ns] [MONITOR] start asserted
[18593000 ns] [MONITOR] start asserted
[18598000 ns] [MONITOR] start asserted
[18598000 ns] [MONITOR] Input handshake: data=0x00f0 (pixel #619)
[18603000 ns] [MONITOR] start asserted
[18608000 ns] [MONITOR] start asserted
[18613000 ns] [MONITOR] start asserted
[18618000 ns] [MONITOR] start asserted
[18623000 ns] [MONITOR] start asserted
[18628000 ns] [MONITOR] start asserted
[18628000 ns] [MONITOR] Input handshake: data=0x009e (pixel #620)
[18633000 ns] [MONITOR] start asserted
[18638000 ns] [MONITOR] start asserted
[18643000 ns] [MONITOR] start asserted
[18648000 ns] [MONITOR] start asserted
[18653000 ns] [MONITOR] start asserted
[18658000 ns] [MONITOR] start asserted
[18658000 ns] [MONITOR] Input handshake: data=0xfe3b (pixel #621)
[18663000 ns] [MONITOR] start asserted
[18668000 ns] [MONITOR] start asserted
[18673000 ns] [MONITOR] start asserted
[18678000 ns] [MONITOR] start asserted
[18683000 ns] [MONITOR] start asserted
[18688000 ns] [MONITOR] start asserted
[18688000 ns] [MONITOR] Input handshake: data=0x0115 (pixel #622)
[18693000 ns] [MONITOR] start asserted
[18698000 ns] [MONITOR] start asserted
[18703000 ns] [MONITOR] start asserted
[18708000 ns] [MONITOR] start asserted
[18713000 ns] [MONITOR] start asserted
[18718000 ns] [MONITOR] start asserted
[18718000 ns] [MONITOR] Input handshake: data=0x0203 (pixel #623)
[18723000 ns] [MONITOR] start asserted
[18728000 ns] [MONITOR] start asserted
[18733000 ns] [MONITOR] start asserted
[18738000 ns] [MONITOR] start asserted
[18743000 ns] [MONITOR] start asserted
[18748000 ns] [MONITOR] start asserted
[18748000 ns] [MONITOR] Input handshake: data=0xff09 (pixel #624)
[18753000 ns] [MONITOR] start asserted
[18758000 ns] [MONITOR] start asserted
[18763000 ns] [MONITOR] start asserted
[18768000 ns] [MONITOR] start asserted
[18773000 ns] [MONITOR] start asserted
[18778000 ns] [MONITOR] start asserted
[18778000 ns] [MONITOR] Input handshake: data=0x001e (pixel #625)
[18783000 ns] [MONITOR] start asserted
[18788000 ns] [MONITOR] start asserted
[18793000 ns] [MONITOR] start asserted
[18798000 ns] [MONITOR] start asserted
[18803000 ns] [MONITOR] start asserted
[18808000 ns] [MONITOR] start asserted
[18808000 ns] [MONITOR] Input handshake: data=0xfdf8 (pixel #626)
[18813000 ns] [MONITOR] start asserted
[18818000 ns] [MONITOR] start asserted
[18823000 ns] [MONITOR] start asserted
[18828000 ns] [MONITOR] start asserted
[18833000 ns] [MONITOR] start asserted
[18838000 ns] [MONITOR] start asserted
[18838000 ns] [MONITOR] Input handshake: data=0xff2f (pixel #627)
[18843000 ns] [MONITOR] start asserted
[18848000 ns] [MONITOR] start asserted
[18853000 ns] [MONITOR] start asserted
[18858000 ns] [MONITOR] start asserted
[18863000 ns] [MONITOR] start asserted
[18868000 ns] [MONITOR] start asserted
[18868000 ns] [MONITOR] Input handshake: data=0x0121 (pixel #628)
[18873000 ns] [MONITOR] start asserted
[18878000 ns] [MONITOR] start asserted
[18883000 ns] [MONITOR] start asserted
[18888000 ns] [MONITOR] start asserted
[18893000 ns] [MONITOR] start asserted
[18898000 ns] [MONITOR] start asserted
[18898000 ns] [MONITOR] Input handshake: data=0x0084 (pixel #629)
[18903000 ns] [MONITOR] start asserted
[18908000 ns] [MONITOR] start asserted
[18913000 ns] [MONITOR] start asserted
[18918000 ns] [MONITOR] start asserted
[18923000 ns] [MONITOR] start asserted
[18928000 ns] [MONITOR] start asserted
[18928000 ns] [MONITOR] Input handshake: data=0xfe5b (pixel #630)
[18933000 ns] [MONITOR] start asserted
[18938000 ns] [MONITOR] start asserted
[18943000 ns] [MONITOR] start asserted
[18948000 ns] [MONITOR] start asserted
[18953000 ns] [MONITOR] start asserted
[18958000 ns] [MONITOR] start asserted
[18958000 ns] [MONITOR] Input handshake: data=0xfe82 (pixel #631)
[18963000 ns] [MONITOR] start asserted
[18968000 ns] [MONITOR] start asserted
[18973000 ns] [MONITOR] start asserted
[18978000 ns] [MONITOR] start asserted
[18983000 ns] [MONITOR] start asserted
[18988000 ns] [MONITOR] start asserted
[18988000 ns] [MONITOR] Input handshake: data=0x0094 (pixel #632)
[18993000 ns] [MONITOR] start asserted
[18998000 ns] [MONITOR] start asserted
[19003000 ns] [MONITOR] start asserted
[19008000 ns] [MONITOR] start asserted
[19013000 ns] [MONITOR] start asserted
[19018000 ns] [MONITOR] start asserted
[19018000 ns] [MONITOR] Input handshake: data=0x0118 (pixel #633)
[19023000 ns] [MONITOR] start asserted
[19028000 ns] [MONITOR] start asserted
[19033000 ns] [MONITOR] start asserted
[19038000 ns] [MONITOR] start asserted
[19043000 ns] [MONITOR] start asserted
[19048000 ns] [MONITOR] start asserted
[19048000 ns] [MONITOR] Input handshake: data=0x008f (pixel #634)
[19053000 ns] [MONITOR] start asserted
[19058000 ns] [MONITOR] start asserted
[19063000 ns] [MONITOR] start asserted
[19068000 ns] [MONITOR] start asserted
[19073000 ns] [MONITOR] start asserted
[19078000 ns] [MONITOR] start asserted
[19078000 ns] [MONITOR] Input handshake: data=0x0078 (pixel #635)
[19083000 ns] [MONITOR] start asserted
[19088000 ns] [MONITOR] start asserted
[19093000 ns] [MONITOR] start asserted
[19098000 ns] [MONITOR] start asserted
[19103000 ns] [MONITOR] start asserted
[19108000 ns] [MONITOR] start asserted
[19108000 ns] [MONITOR] Input handshake: data=0xfe48 (pixel #636)
[19113000 ns] [MONITOR] start asserted
[19118000 ns] [MONITOR] start asserted
[19123000 ns] [MONITOR] start asserted
[19128000 ns] [MONITOR] start asserted
[19133000 ns] [MONITOR] start asserted
[19138000 ns] [MONITOR] start asserted
[19138000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #637)
[19143000 ns] [MONITOR] start asserted
[19148000 ns] [MONITOR] start asserted
[19153000 ns] [MONITOR] start asserted
[19158000 ns] [MONITOR] start asserted
[19163000 ns] [MONITOR] start asserted
[19168000 ns] [MONITOR] start asserted
[19168000 ns] [MONITOR] Input handshake: data=0x009b (pixel #638)
[19173000 ns] [MONITOR] start asserted
[19178000 ns] [MONITOR] start asserted
[19183000 ns] [MONITOR] start asserted
[19188000 ns] [MONITOR] start asserted
[19193000 ns] [MONITOR] start asserted
[19198000 ns] [MONITOR] start asserted
[19198000 ns] [MONITOR] Input handshake: data=0x00b2 (pixel #639)
[19203000 ns] [MONITOR] start asserted
[19208000 ns] [MONITOR] start asserted
[19213000 ns] [MONITOR] start asserted
[19218000 ns] [MONITOR] start asserted
[19223000 ns] [MONITOR] start asserted
[19228000 ns] [MONITOR] start asserted
[19228000 ns] [MONITOR] Input handshake: data=0x01be (pixel #640)
[19233000 ns] [MONITOR] start asserted
[19238000 ns] [MONITOR] start asserted
[19243000 ns] [MONITOR] start asserted
[19248000 ns] [MONITOR] start asserted
[19253000 ns] [MONITOR] start asserted
[19258000 ns] [MONITOR] start asserted
[19258000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #641)
[19263000 ns] [MONITOR] start asserted
[19268000 ns] [MONITOR] start asserted
[19273000 ns] [MONITOR] start asserted
[19278000 ns] [MONITOR] start asserted
[19283000 ns] [MONITOR] start asserted
[19288000 ns] [MONITOR] start asserted
[19288000 ns] [MONITOR] Input handshake: data=0xffae (pixel #642)
[19293000 ns] [MONITOR] start asserted
[19298000 ns] [MONITOR] start asserted
[19303000 ns] [MONITOR] start asserted
[19308000 ns] [MONITOR] start asserted
[19313000 ns] [MONITOR] start asserted
[19318000 ns] [MONITOR] start asserted
[19318000 ns] [MONITOR] Input handshake: data=0xfdab (pixel #643)
[19323000 ns] [MONITOR] start asserted
[19328000 ns] [MONITOR] start asserted
[19333000 ns] [MONITOR] start asserted
[19338000 ns] [MONITOR] start asserted
[19343000 ns] [MONITOR] start asserted
[19348000 ns] [MONITOR] start asserted
[19348000 ns] [MONITOR] Input handshake: data=0x00f3 (pixel #644)
[19353000 ns] [MONITOR] start asserted
[19358000 ns] [MONITOR] start asserted
[19363000 ns] [MONITOR] start asserted
[19368000 ns] [MONITOR] start asserted
[19373000 ns] [MONITOR] start asserted
[19378000 ns] [MONITOR] start asserted
[19378000 ns] [MONITOR] Input handshake: data=0x0112 (pixel #645)
[19383000 ns] [MONITOR] start asserted
[19388000 ns] [MONITOR] start asserted
[19393000 ns] [MONITOR] start asserted
[19398000 ns] [MONITOR] start asserted
[19403000 ns] [MONITOR] start asserted
[19408000 ns] [MONITOR] start asserted
[19408000 ns] [MONITOR] Input handshake: data=0x00be (pixel #646)
[19413000 ns] [MONITOR] start asserted
[19418000 ns] [MONITOR] start asserted
[19423000 ns] [MONITOR] start asserted
[19428000 ns] [MONITOR] start asserted
[19433000 ns] [MONITOR] start asserted
[19438000 ns] [MONITOR] start asserted
[19438000 ns] [MONITOR] Input handshake: data=0x0152 (pixel #647)
[19443000 ns] [MONITOR] start asserted
[19448000 ns] [MONITOR] start asserted
[19453000 ns] [MONITOR] start asserted
[19458000 ns] [MONITOR] start asserted
[19463000 ns] [MONITOR] start asserted
[19468000 ns] [MONITOR] start asserted
[19468000 ns] [MONITOR] Input handshake: data=0xfe36 (pixel #648)
[19473000 ns] [MONITOR] start asserted
[19478000 ns] [MONITOR] start asserted
[19483000 ns] [MONITOR] start asserted
[19488000 ns] [MONITOR] start asserted
[19493000 ns] [MONITOR] start asserted
[19498000 ns] [MONITOR] start asserted
[19498000 ns] [MONITOR] Input handshake: data=0xfeb6 (pixel #649)
[19503000 ns] [MONITOR] start asserted
[19508000 ns] [MONITOR] start asserted
[19513000 ns] [MONITOR] start asserted
[19518000 ns] [MONITOR] start asserted
[19523000 ns] [MONITOR] start asserted
[19528000 ns] [MONITOR] start asserted
[19528000 ns] [MONITOR] Input handshake: data=0x011e (pixel #650)
[19533000 ns] [MONITOR] start asserted
[19538000 ns] [MONITOR] start asserted
[19543000 ns] [MONITOR] start asserted
[19548000 ns] [MONITOR] start asserted
[19553000 ns] [MONITOR] start asserted
[19558000 ns] [MONITOR] start asserted
[19558000 ns] [MONITOR] Input handshake: data=0x017b (pixel #651)
[19563000 ns] [MONITOR] start asserted
[19568000 ns] [MONITOR] start asserted
[19573000 ns] [MONITOR] start asserted
[19578000 ns] [MONITOR] start asserted
[19583000 ns] [MONITOR] start asserted
[19588000 ns] [MONITOR] start asserted
[19588000 ns] [MONITOR] Input handshake: data=0xfda9 (pixel #652)
[19593000 ns] [MONITOR] start asserted
[19598000 ns] [MONITOR] start asserted
[19603000 ns] [MONITOR] start asserted
[19608000 ns] [MONITOR] start asserted
[19613000 ns] [MONITOR] start asserted
[19618000 ns] [MONITOR] start asserted
[19618000 ns] [MONITOR] Input handshake: data=0xfc74 (pixel #653)
[19623000 ns] [MONITOR] start asserted
[19628000 ns] [MONITOR] start asserted
[19633000 ns] [MONITOR] start asserted
[19638000 ns] [MONITOR] start asserted
[19643000 ns] [MONITOR] start asserted
[19648000 ns] [MONITOR] start asserted
[19648000 ns] [MONITOR] Input handshake: data=0x005b (pixel #654)
[19653000 ns] [MONITOR] start asserted
[19658000 ns] [MONITOR] start asserted
[19663000 ns] [MONITOR] start asserted
[19668000 ns] [MONITOR] start asserted
[19673000 ns] [MONITOR] start asserted
[19678000 ns] [MONITOR] start asserted
[19678000 ns] [MONITOR] Input handshake: data=0x0167 (pixel #655)
[19683000 ns] [MONITOR] start asserted
[19688000 ns] [MONITOR] start asserted
[19693000 ns] [MONITOR] start asserted
[19698000 ns] [MONITOR] start asserted
[19703000 ns] [MONITOR] start asserted
[19708000 ns] [MONITOR] start asserted
[19708000 ns] [MONITOR] Input handshake: data=0x01c5 (pixel #656)
[19713000 ns] [MONITOR] start asserted
[19718000 ns] [MONITOR] start asserted
[19723000 ns] [MONITOR] start asserted
[19728000 ns] [MONITOR] start asserted
[19733000 ns] [MONITOR] start asserted
[19738000 ns] [MONITOR] start asserted
[19738000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #657)
[19743000 ns] [MONITOR] start asserted
[19748000 ns] [MONITOR] start asserted
[19753000 ns] [MONITOR] start asserted
[19758000 ns] [MONITOR] start asserted
[19763000 ns] [MONITOR] start asserted
[19768000 ns] [MONITOR] start asserted
[19768000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #658)
[19773000 ns] [MONITOR] start asserted
[19778000 ns] [MONITOR] start asserted
[19783000 ns] [MONITOR] start asserted
[19788000 ns] [MONITOR] start asserted
[19793000 ns] [MONITOR] start asserted
[19798000 ns] [MONITOR] start asserted
[19798000 ns] [MONITOR] Input handshake: data=0xfd7e (pixel #659)
[19803000 ns] [MONITOR] start asserted
[19808000 ns] [MONITOR] start asserted
[19813000 ns] [MONITOR] start asserted
[19818000 ns] [MONITOR] start asserted
[19823000 ns] [MONITOR] start asserted
[19828000 ns] [MONITOR] start asserted
[19828000 ns] [MONITOR] Input handshake: data=0xfeb8 (pixel #660)
[19833000 ns] [MONITOR] start asserted
[19838000 ns] [MONITOR] start asserted
[19843000 ns] [MONITOR] start asserted
[19848000 ns] [MONITOR] start asserted
[19853000 ns] [MONITOR] start asserted
[19858000 ns] [MONITOR] start asserted
[19858000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #661)
[19863000 ns] [MONITOR] start asserted
[19868000 ns] [MONITOR] start asserted
[19873000 ns] [MONITOR] start asserted
[19878000 ns] [MONITOR] start asserted
[19883000 ns] [MONITOR] start asserted
[19888000 ns] [MONITOR] start asserted
[19888000 ns] [MONITOR] Input handshake: data=0xff39 (pixel #662)
[19893000 ns] [MONITOR] start asserted
[19898000 ns] [MONITOR] start asserted
[19903000 ns] [MONITOR] start asserted
[19908000 ns] [MONITOR] start asserted
[19913000 ns] [MONITOR] start asserted
[19918000 ns] [MONITOR] start asserted
[19918000 ns] [MONITOR] Input handshake: data=0xfff9 (pixel #663)
[19923000 ns] [MONITOR] start asserted
[19928000 ns] [MONITOR] start asserted
[19933000 ns] [MONITOR] start asserted
[19938000 ns] [MONITOR] start asserted
[19943000 ns] [MONITOR] start asserted
[19948000 ns] [MONITOR] start asserted
[19948000 ns] [MONITOR] Input handshake: data=0x027e (pixel #664)
[19953000 ns] [MONITOR] start asserted
[19958000 ns] [MONITOR] start asserted
[19963000 ns] [MONITOR] start asserted
[19968000 ns] [MONITOR] start asserted
[19973000 ns] [MONITOR] start asserted
[19978000 ns] [MONITOR] start asserted
[19978000 ns] [MONITOR] Input handshake: data=0x0028 (pixel #665)
[19983000 ns] [MONITOR] start asserted
[19988000 ns] [MONITOR] start asserted
[19993000 ns] [MONITOR] start asserted
[19998000 ns] [MONITOR] start asserted
[20003000 ns] [MONITOR] start asserted
[20008000 ns] [MONITOR] start asserted
[20008000 ns] [MONITOR] Input handshake: data=0xfdc0 (pixel #666)
[20013000 ns] [MONITOR] start asserted
[20018000 ns] [MONITOR] start asserted
[20023000 ns] [MONITOR] start asserted
[20028000 ns] [MONITOR] start asserted
[20033000 ns] [MONITOR] start asserted
[20038000 ns] [MONITOR] start asserted
[20038000 ns] [MONITOR] Input handshake: data=0x0067 (pixel #667)
[20043000 ns] [MONITOR] start asserted
[20048000 ns] [MONITOR] start asserted
[20053000 ns] [MONITOR] start asserted
[20058000 ns] [MONITOR] start asserted
[20063000 ns] [MONITOR] start asserted
[20068000 ns] [MONITOR] start asserted
[20068000 ns] [MONITOR] Input handshake: data=0x026e (pixel #668)
[20073000 ns] [MONITOR] start asserted
[20078000 ns] [MONITOR] start asserted
[20083000 ns] [MONITOR] start asserted
[20088000 ns] [MONITOR] start asserted
[20093000 ns] [MONITOR] start asserted
[20098000 ns] [MONITOR] start asserted
[20098000 ns] [MONITOR] Input handshake: data=0x00be (pixel #669)
[20103000 ns] [MONITOR] start asserted
[20108000 ns] [MONITOR] start asserted
[20113000 ns] [MONITOR] start asserted
[20118000 ns] [MONITOR] start asserted
[20123000 ns] [MONITOR] start asserted
[20128000 ns] [MONITOR] start asserted
[20128000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #670)
[20133000 ns] [MONITOR] start asserted
[20138000 ns] [MONITOR] start asserted
[20143000 ns] [MONITOR] start asserted
[20148000 ns] [MONITOR] start asserted
[20153000 ns] [MONITOR] start asserted
[20158000 ns] [MONITOR] start asserted
[20158000 ns] [MONITOR] Input handshake: data=0x00e5 (pixel #671)
[20163000 ns] [MONITOR] start asserted
[20168000 ns] [MONITOR] start asserted
[20173000 ns] [MONITOR] start asserted
[20178000 ns] [MONITOR] start asserted
[20183000 ns] [MONITOR] start asserted
[20188000 ns] [MONITOR] start asserted
[20188000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #672)
[20193000 ns] [MONITOR] start asserted
[20198000 ns] [MONITOR] start asserted
[20203000 ns] [MONITOR] start asserted
[20208000 ns] [MONITOR] start asserted
[20213000 ns] [MONITOR] start asserted
[20218000 ns] [MONITOR] start asserted
[20218000 ns] [MONITOR] Input handshake: data=0xff61 (pixel #673)
[20223000 ns] [MONITOR] start asserted
[20228000 ns] [MONITOR] start asserted
[20233000 ns] [MONITOR] start asserted
[20238000 ns] [MONITOR] start asserted
[20243000 ns] [MONITOR] start asserted
[20248000 ns] [MONITOR] start asserted
[20248000 ns] [MONITOR] Input handshake: data=0xff35 (pixel #674)
[20253000 ns] [MONITOR] start asserted
[20258000 ns] [MONITOR] start asserted
[20263000 ns] [MONITOR] start asserted
[20268000 ns] [MONITOR] start asserted
[20273000 ns] [MONITOR] start asserted
[20278000 ns] [MONITOR] start asserted
[20278000 ns] [MONITOR] Input handshake: data=0xfef3 (pixel #675)
[20283000 ns] [MONITOR] start asserted
[20288000 ns] [MONITOR] start asserted
[20293000 ns] [MONITOR] start asserted
[20298000 ns] [MONITOR] start asserted
[20303000 ns] [MONITOR] start asserted
[20308000 ns] [MONITOR] start asserted
[20308000 ns] [MONITOR] Input handshake: data=0xfde2 (pixel #676)
[20313000 ns] [MONITOR] start asserted
[20318000 ns] [MONITOR] start asserted
[20323000 ns] [MONITOR] start asserted
[20328000 ns] [MONITOR] start asserted
[20333000 ns] [MONITOR] start asserted
[20338000 ns] [MONITOR] start asserted
[20338000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #677)
[20343000 ns] [MONITOR] start asserted
[20348000 ns] [MONITOR] start asserted
[20353000 ns] [MONITOR] start asserted
[20358000 ns] [MONITOR] start asserted
[20363000 ns] [MONITOR] start asserted
[20368000 ns] [MONITOR] start asserted
[20368000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #678)
[20373000 ns] [MONITOR] start asserted
[20378000 ns] [MONITOR] start asserted
[20383000 ns] [MONITOR] start asserted
[20388000 ns] [MONITOR] start asserted
[20393000 ns] [MONITOR] start asserted
[20398000 ns] [MONITOR] start asserted
[20398000 ns] [MONITOR] Input handshake: data=0x02ff (pixel #679)
[20403000 ns] [MONITOR] start asserted
[20408000 ns] [MONITOR] start asserted
[20413000 ns] [MONITOR] start asserted
[20418000 ns] [MONITOR] start asserted
[20423000 ns] [MONITOR] start asserted
[20428000 ns] [MONITOR] start asserted
[20428000 ns] [MONITOR] Input handshake: data=0x0149 (pixel #680)
[20433000 ns] [MONITOR] start asserted
[20438000 ns] [MONITOR] start asserted
[20443000 ns] [MONITOR] start asserted
[20448000 ns] [MONITOR] start asserted
[20453000 ns] [MONITOR] start asserted
[20458000 ns] [MONITOR] start asserted
[20458000 ns] [MONITOR] Input handshake: data=0xfedb (pixel #681)
[20463000 ns] [MONITOR] start asserted
[20468000 ns] [MONITOR] start asserted
[20473000 ns] [MONITOR] start asserted
[20478000 ns] [MONITOR] start asserted
[20483000 ns] [MONITOR] start asserted
[20488000 ns] [MONITOR] start asserted
[20488000 ns] [MONITOR] Input handshake: data=0xfeed (pixel #682)
[20493000 ns] [MONITOR] start asserted
[20498000 ns] [MONITOR] start asserted
[20503000 ns] [MONITOR] start asserted
[20508000 ns] [MONITOR] start asserted
[20513000 ns] [MONITOR] start asserted
[20518000 ns] [MONITOR] start asserted
[20518000 ns] [MONITOR] Input handshake: data=0xfe9f (pixel #683)
[20523000 ns] [MONITOR] start asserted
[20528000 ns] [MONITOR] start asserted
[20533000 ns] [MONITOR] start asserted
[20538000 ns] [MONITOR] start asserted
[20543000 ns] [MONITOR] start asserted
[20548000 ns] [MONITOR] start asserted
[20548000 ns] [MONITOR] Input handshake: data=0xffed (pixel #684)
[20553000 ns] [MONITOR] start asserted
[20558000 ns] [MONITOR] start asserted
[20563000 ns] [MONITOR] start asserted
[20568000 ns] [MONITOR] start asserted
[20573000 ns] [MONITOR] start asserted
[20578000 ns] [MONITOR] start asserted
[20578000 ns] [MONITOR] Input handshake: data=0x00ab (pixel #685)
[20583000 ns] [MONITOR] start asserted
[20588000 ns] [MONITOR] start asserted
[20593000 ns] [MONITOR] start asserted
[20598000 ns] [MONITOR] start asserted
[20603000 ns] [MONITOR] start asserted
[20608000 ns] [MONITOR] start asserted
[20608000 ns] [MONITOR] Input handshake: data=0xff96 (pixel #686)
[20613000 ns] [MONITOR] start asserted
[20618000 ns] [MONITOR] start asserted
[20623000 ns] [MONITOR] start asserted
[20628000 ns] [MONITOR] start asserted
[20633000 ns] [MONITOR] start asserted
[20638000 ns] [MONITOR] start asserted
[20638000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #687)
[20643000 ns] [MONITOR] start asserted
[20648000 ns] [MONITOR] start asserted
[20653000 ns] [MONITOR] start asserted
[20658000 ns] [MONITOR] start asserted
[20663000 ns] [MONITOR] start asserted
[20668000 ns] [MONITOR] start asserted
[20668000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #688)
[20673000 ns] [MONITOR] start asserted
[20678000 ns] [MONITOR] start asserted
[20683000 ns] [MONITOR] start asserted
[20688000 ns] [MONITOR] start asserted
[20693000 ns] [MONITOR] start asserted
[20698000 ns] [MONITOR] start asserted
[20698000 ns] [MONITOR] Input handshake: data=0x01e2 (pixel #689)
[20703000 ns] [MONITOR] start asserted
[20708000 ns] [MONITOR] start asserted
[20713000 ns] [MONITOR] start asserted
[20718000 ns] [MONITOR] start asserted
[20723000 ns] [MONITOR] start asserted
[20728000 ns] [MONITOR] start asserted
[20728000 ns] [MONITOR] Input handshake: data=0x019e (pixel #690)
[20733000 ns] [MONITOR] start asserted
[20738000 ns] [MONITOR] start asserted
[20743000 ns] [MONITOR] start asserted
[20748000 ns] [MONITOR] start asserted
[20753000 ns] [MONITOR] start asserted
[20758000 ns] [MONITOR] start asserted
[20758000 ns] [MONITOR] Input handshake: data=0x015b (pixel #691)
[20763000 ns] [MONITOR] start asserted
[20768000 ns] [MONITOR] start asserted
[20773000 ns] [MONITOR] start asserted
[20778000 ns] [MONITOR] start asserted
[20783000 ns] [MONITOR] start asserted
[20788000 ns] [MONITOR] start asserted
[20788000 ns] [MONITOR] Input handshake: data=0xfe74 (pixel #692)
[20793000 ns] [MONITOR] start asserted
[20798000 ns] [MONITOR] start asserted
[20803000 ns] [MONITOR] start asserted
[20808000 ns] [MONITOR] start asserted
[20813000 ns] [MONITOR] start asserted
[20818000 ns] [MONITOR] start asserted
[20818000 ns] [MONITOR] Input handshake: data=0xfcdc (pixel #693)
[20823000 ns] [MONITOR] start asserted
[20828000 ns] [MONITOR] start asserted
[20833000 ns] [MONITOR] start asserted
[20838000 ns] [MONITOR] start asserted
[20843000 ns] [MONITOR] start asserted
[20848000 ns] [MONITOR] start asserted
[20848000 ns] [MONITOR] Input handshake: data=0xfef4 (pixel #694)
[20853000 ns] [MONITOR] start asserted
[20858000 ns] [MONITOR] start asserted
[20863000 ns] [MONITOR] start asserted
[20868000 ns] [MONITOR] start asserted
[20873000 ns] [MONITOR] start asserted
[20878000 ns] [MONITOR] start asserted
[20878000 ns] [MONITOR] Input handshake: data=0x017e (pixel #695)
[20883000 ns] [MONITOR] start asserted
[20888000 ns] [MONITOR] start asserted
[20893000 ns] [MONITOR] start asserted
[20898000 ns] [MONITOR] start asserted
[20903000 ns] [MONITOR] start asserted
[20908000 ns] [MONITOR] start asserted
[20908000 ns] [MONITOR] Input handshake: data=0x00f6 (pixel #696)
[20913000 ns] [MONITOR] start asserted
[20918000 ns] [MONITOR] start asserted
[20923000 ns] [MONITOR] start asserted
[20928000 ns] [MONITOR] start asserted
[20933000 ns] [MONITOR] start asserted
[20938000 ns] [MONITOR] start asserted
[20938000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #697)
[20943000 ns] [MONITOR] start asserted
[20948000 ns] [MONITOR] start asserted
[20953000 ns] [MONITOR] start asserted
[20958000 ns] [MONITOR] start asserted
[20963000 ns] [MONITOR] start asserted
[20968000 ns] [MONITOR] start asserted
[20968000 ns] [MONITOR] Input handshake: data=0x00a8 (pixel #698)
[20973000 ns] [MONITOR] start asserted
[20978000 ns] [MONITOR] start asserted
[20983000 ns] [MONITOR] start asserted
[20988000 ns] [MONITOR] start asserted
[20993000 ns] [MONITOR] start asserted
[20998000 ns] [MONITOR] start asserted
[20998000 ns] [MONITOR] Input handshake: data=0x01ab (pixel #699)
[21003000 ns] [MONITOR] start asserted
[21008000 ns] [MONITOR] start asserted
[21013000 ns] [MONITOR] start asserted
[21018000 ns] [MONITOR] start asserted
[21023000 ns] [MONITOR] start asserted
[21028000 ns] [MONITOR] start asserted
[21028000 ns] [MONITOR] Input handshake: data=0xfec5 (pixel #700)
[21033000 ns] [MONITOR] start asserted
[21038000 ns] [MONITOR] start asserted
[21043000 ns] [MONITOR] start asserted
[21048000 ns] [MONITOR] start asserted
[21053000 ns] [MONITOR] start asserted
[21058000 ns] [MONITOR] start asserted
[21058000 ns] [MONITOR] Input handshake: data=0xfca9 (pixel #701)
[21063000 ns] [MONITOR] start asserted
[21068000 ns] [MONITOR] start asserted
[21073000 ns] [MONITOR] start asserted
[21078000 ns] [MONITOR] start asserted
[21083000 ns] [MONITOR] start asserted
[21088000 ns] [MONITOR] start asserted
[21088000 ns] [MONITOR] Input handshake: data=0xfffb (pixel #702)
[21093000 ns] [MONITOR] start asserted
[21098000 ns] [MONITOR] start asserted
[21103000 ns] [MONITOR] start asserted
[21108000 ns] [MONITOR] start asserted
[21113000 ns] [MONITOR] start asserted
[21118000 ns] [MONITOR] start asserted
[21118000 ns] [MONITOR] Input handshake: data=0x01f0 (pixel #703)
[21123000 ns] [MONITOR] start asserted
[21128000 ns] [MONITOR] start asserted
[21133000 ns] [MONITOR] start asserted
[21138000 ns] [MONITOR] start asserted
[21143000 ns] [MONITOR] start asserted
[21148000 ns] [MONITOR] start asserted
[21148000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #704)
[21153000 ns] [MONITOR] start asserted
[21158000 ns] [MONITOR] start asserted
[21163000 ns] [MONITOR] start asserted
[21168000 ns] [MONITOR] start asserted
[21173000 ns] [MONITOR] start asserted
[21178000 ns] [MONITOR] start asserted
[21178000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #705)
[21183000 ns] [MONITOR] start asserted
[21188000 ns] [MONITOR] start asserted
[21193000 ns] [MONITOR] start asserted
[21198000 ns] [MONITOR] start asserted
[21203000 ns] [MONITOR] start asserted
[21208000 ns] [MONITOR] start asserted
[21208000 ns] [MONITOR] Input handshake: data=0xfed1 (pixel #706)
[21213000 ns] [MONITOR] start asserted
[21218000 ns] [MONITOR] start asserted
[21223000 ns] [MONITOR] start asserted
[21228000 ns] [MONITOR] start asserted
[21233000 ns] [MONITOR] start asserted
[21238000 ns] [MONITOR] start asserted
[21238000 ns] [MONITOR] Input handshake: data=0xff29 (pixel #707)
[21243000 ns] [MONITOR] start asserted
[21248000 ns] [MONITOR] start asserted
[21253000 ns] [MONITOR] start asserted
[21258000 ns] [MONITOR] start asserted
[21263000 ns] [MONITOR] start asserted
[21268000 ns] [MONITOR] start asserted
[21268000 ns] [MONITOR] Input handshake: data=0xff21 (pixel #708)
[21273000 ns] [MONITOR] start asserted
[21278000 ns] [MONITOR] start asserted
[21283000 ns] [MONITOR] start asserted
[21288000 ns] [MONITOR] start asserted
[21293000 ns] [MONITOR] start asserted
[21298000 ns] [MONITOR] start asserted
[21298000 ns] [MONITOR] Input handshake: data=0xffaa (pixel #709)
[21303000 ns] [MONITOR] start asserted
[21308000 ns] [MONITOR] start asserted
[21313000 ns] [MONITOR] start asserted
[21318000 ns] [MONITOR] start asserted
[21323000 ns] [MONITOR] start asserted
[21328000 ns] [MONITOR] start asserted
[21328000 ns] [MONITOR] Input handshake: data=0x019c (pixel #710)
[21333000 ns] [MONITOR] start asserted
[21338000 ns] [MONITOR] start asserted
[21343000 ns] [MONITOR] start asserted
[21348000 ns] [MONITOR] start asserted
[21353000 ns] [MONITOR] start asserted
[21358000 ns] [MONITOR] start asserted
[21358000 ns] [MONITOR] Input handshake: data=0x00cb (pixel #711)
[21363000 ns] [MONITOR] start asserted
[21368000 ns] [MONITOR] start asserted
[21373000 ns] [MONITOR] start asserted
[21378000 ns] [MONITOR] start asserted
[21383000 ns] [MONITOR] start asserted
[21388000 ns] [MONITOR] start asserted
[21388000 ns] [MONITOR] Input handshake: data=0x011f (pixel #712)
[21393000 ns] [MONITOR] start asserted
[21398000 ns] [MONITOR] start asserted
[21403000 ns] [MONITOR] start asserted
[21408000 ns] [MONITOR] start asserted
[21413000 ns] [MONITOR] start asserted
[21418000 ns] [MONITOR] start asserted
[21418000 ns] [MONITOR] Input handshake: data=0x00a0 (pixel #713)
[21423000 ns] [MONITOR] start asserted
[21428000 ns] [MONITOR] start asserted
[21433000 ns] [MONITOR] start asserted
[21438000 ns] [MONITOR] start asserted
[21443000 ns] [MONITOR] start asserted
[21448000 ns] [MONITOR] start asserted
[21448000 ns] [MONITOR] Input handshake: data=0x006e (pixel #714)
[21453000 ns] [MONITOR] start asserted
[21458000 ns] [MONITOR] start asserted
[21463000 ns] [MONITOR] start asserted
[21468000 ns] [MONITOR] start asserted
[21473000 ns] [MONITOR] start asserted
[21478000 ns] [MONITOR] start asserted
[21478000 ns] [MONITOR] Input handshake: data=0x0197 (pixel #715)
[21483000 ns] [MONITOR] start asserted
[21488000 ns] [MONITOR] start asserted
[21493000 ns] [MONITOR] start asserted
[21498000 ns] [MONITOR] start asserted
[21503000 ns] [MONITOR] start asserted
[21508000 ns] [MONITOR] start asserted
[21508000 ns] [MONITOR] Input handshake: data=0xff36 (pixel #716)
[21513000 ns] [MONITOR] start asserted
[21518000 ns] [MONITOR] start asserted
[21523000 ns] [MONITOR] start asserted
[21528000 ns] [MONITOR] start asserted
[21533000 ns] [MONITOR] start asserted
[21538000 ns] [MONITOR] start asserted
[21538000 ns] [MONITOR] Input handshake: data=0xff1a (pixel #717)
[21543000 ns] [MONITOR] start asserted
[21548000 ns] [MONITOR] start asserted
[21553000 ns] [MONITOR] start asserted
[21558000 ns] [MONITOR] start asserted
[21563000 ns] [MONITOR] start asserted
[21568000 ns] [MONITOR] start asserted
[21568000 ns] [MONITOR] Input handshake: data=0xff21 (pixel #718)
[21573000 ns] [MONITOR] start asserted
[21578000 ns] [MONITOR] start asserted
[21583000 ns] [MONITOR] start asserted
[21588000 ns] [MONITOR] start asserted
[21593000 ns] [MONITOR] start asserted
[21598000 ns] [MONITOR] start asserted
[21598000 ns] [MONITOR] Input handshake: data=0xff03 (pixel #719)
[21603000 ns] [MONITOR] start asserted
[21608000 ns] [MONITOR] start asserted
[21613000 ns] [MONITOR] start asserted
[21618000 ns] [MONITOR] start asserted
[21623000 ns] [MONITOR] start asserted
[21628000 ns] [MONITOR] start asserted
[21628000 ns] [MONITOR] Input handshake: data=0x00a4 (pixel #720)
[21633000 ns] [MONITOR] start asserted
[21638000 ns] [MONITOR] start asserted
[21643000 ns] [MONITOR] start asserted
[21648000 ns] [MONITOR] start asserted
[21653000 ns] [MONITOR] start asserted
[21658000 ns] [MONITOR] start asserted
[21658000 ns] [MONITOR] Input handshake: data=0x002e (pixel #721)
[21663000 ns] [MONITOR] start asserted
[21668000 ns] [MONITOR] start asserted
[21673000 ns] [MONITOR] start asserted
[21678000 ns] [MONITOR] start asserted
[21683000 ns] [MONITOR] start asserted
[21688000 ns] [MONITOR] start asserted
[21688000 ns] [MONITOR] Input handshake: data=0x00af (pixel #722)
[21693000 ns] [MONITOR] start asserted
[21698000 ns] [MONITOR] start asserted
[21703000 ns] [MONITOR] start asserted
[21708000 ns] [MONITOR] start asserted
[21713000 ns] [MONITOR] start asserted
[21718000 ns] [MONITOR] start asserted
[21718000 ns] [MONITOR] Input handshake: data=0x0047 (pixel #723)
[21723000 ns] [MONITOR] start asserted
[21728000 ns] [MONITOR] start asserted
[21733000 ns] [MONITOR] start asserted
[21738000 ns] [MONITOR] start asserted
[21743000 ns] [MONITOR] start asserted
[21748000 ns] [MONITOR] start asserted
[21748000 ns] [MONITOR] Input handshake: data=0xfeb7 (pixel #724)
[21753000 ns] [MONITOR] start asserted
[21758000 ns] [MONITOR] start asserted
[21763000 ns] [MONITOR] start asserted
[21768000 ns] [MONITOR] start asserted
[21773000 ns] [MONITOR] start asserted
[21778000 ns] [MONITOR] start asserted
[21778000 ns] [MONITOR] Input handshake: data=0xff2a (pixel #725)
[21783000 ns] [MONITOR] start asserted
[21788000 ns] [MONITOR] start asserted
[21793000 ns] [MONITOR] start asserted
[21798000 ns] [MONITOR] start asserted
[21803000 ns] [MONITOR] start asserted
[21808000 ns] [MONITOR] start asserted
[21808000 ns] [MONITOR] Input handshake: data=0xfea0 (pixel #726)
[21813000 ns] [MONITOR] start asserted
[21818000 ns] [MONITOR] start asserted
[21823000 ns] [MONITOR] start asserted
[21828000 ns] [MONITOR] start asserted
[21833000 ns] [MONITOR] start asserted
[21838000 ns] [MONITOR] start asserted
[21838000 ns] [MONITOR] Input handshake: data=0x00b6 (pixel #727)
[21843000 ns] [MONITOR] start asserted
[21848000 ns] [MONITOR] start asserted
[21853000 ns] [MONITOR] start asserted
[21858000 ns] [MONITOR] start asserted
[21863000 ns] [MONITOR] start asserted
[21868000 ns] [MONITOR] start asserted
[21868000 ns] [MONITOR] Input handshake: data=0x023d (pixel #728)
[21873000 ns] [MONITOR] start asserted
[21878000 ns] [MONITOR] start asserted
[21883000 ns] [MONITOR] start asserted
[21888000 ns] [MONITOR] start asserted
[21893000 ns] [MONITOR] start asserted
[21898000 ns] [MONITOR] start asserted
[21898000 ns] [MONITOR] Input handshake: data=0xfffc (pixel #729)
[21903000 ns] [MONITOR] start asserted
[21908000 ns] [MONITOR] start asserted
[21913000 ns] [MONITOR] start asserted
[21918000 ns] [MONITOR] start asserted
[21923000 ns] [MONITOR] start asserted
[21928000 ns] [MONITOR] start asserted
[21928000 ns] [MONITOR] Input handshake: data=0xfe0f (pixel #730)
[21933000 ns] [MONITOR] start asserted
[21938000 ns] [MONITOR] start asserted
[21943000 ns] [MONITOR] start asserted
[21948000 ns] [MONITOR] start asserted
[21953000 ns] [MONITOR] start asserted
[21958000 ns] [MONITOR] start asserted
[21958000 ns] [MONITOR] Input handshake: data=0xfecd (pixel #731)
[21963000 ns] [MONITOR] start asserted
[21968000 ns] [MONITOR] start asserted
[21973000 ns] [MONITOR] start asserted
[21978000 ns] [MONITOR] start asserted
[21983000 ns] [MONITOR] start asserted
[21988000 ns] [MONITOR] start asserted
[21988000 ns] [MONITOR] Input handshake: data=0xfec4 (pixel #732)
[21993000 ns] [MONITOR] start asserted
[21998000 ns] [MONITOR] start asserted
[22003000 ns] [MONITOR] start asserted
[22008000 ns] [MONITOR] start asserted
[22013000 ns] [MONITOR] start asserted
[22018000 ns] [MONITOR] start asserted
[22018000 ns] [MONITOR] Input handshake: data=0x009b (pixel #733)
[22023000 ns] [MONITOR] start asserted
[22028000 ns] [MONITOR] start asserted
[22033000 ns] [MONITOR] start asserted
[22038000 ns] [MONITOR] start asserted
[22043000 ns] [MONITOR] start asserted
[22048000 ns] [MONITOR] start asserted
[22048000 ns] [MONITOR] Input handshake: data=0x0464 (pixel #734)
[22053000 ns] [MONITOR] start asserted
[22058000 ns] [MONITOR] start asserted
[22063000 ns] [MONITOR] start asserted
[22068000 ns] [MONITOR] start asserted
[22073000 ns] [MONITOR] start asserted
[22078000 ns] [MONITOR] start asserted
[22078000 ns] [MONITOR] Input handshake: data=0x02df (pixel #735)
[22083000 ns] [MONITOR] start asserted
[22088000 ns] [MONITOR] start asserted
[22093000 ns] [MONITOR] start asserted
[22098000 ns] [MONITOR] start asserted
[22103000 ns] [MONITOR] start asserted
[22108000 ns] [MONITOR] start asserted
[22108000 ns] [MONITOR] Input handshake: data=0x0079 (pixel #736)
[22113000 ns] [MONITOR] start asserted
[22118000 ns] [MONITOR] start asserted
[22123000 ns] [MONITOR] start asserted
[22128000 ns] [MONITOR] start asserted
[22133000 ns] [MONITOR] start asserted
[22138000 ns] [MONITOR] start asserted
[22138000 ns] [MONITOR] Input handshake: data=0xfee2 (pixel #737)
[22143000 ns] [MONITOR] start asserted
[22148000 ns] [MONITOR] start asserted
[22153000 ns] [MONITOR] start asserted
[22158000 ns] [MONITOR] start asserted
[22163000 ns] [MONITOR] start asserted
[22168000 ns] [MONITOR] start asserted
[22168000 ns] [MONITOR] Input handshake: data=0xfc16 (pixel #738)
[22173000 ns] [MONITOR] start asserted
[22178000 ns] [MONITOR] start asserted
[22183000 ns] [MONITOR] start asserted
[22188000 ns] [MONITOR] start asserted
[22193000 ns] [MONITOR] start asserted
[22198000 ns] [MONITOR] start asserted
[22198000 ns] [MONITOR] Input handshake: data=0xfe6d (pixel #739)
[22203000 ns] [MONITOR] start asserted
[22208000 ns] [MONITOR] start asserted
[22213000 ns] [MONITOR] start asserted
[22218000 ns] [MONITOR] start asserted
[22223000 ns] [MONITOR] start asserted
[22228000 ns] [MONITOR] start asserted
[22228000 ns] [MONITOR] Input handshake: data=0xff23 (pixel #740)
[22233000 ns] [MONITOR] start asserted
[22238000 ns] [MONITOR] start asserted
[22243000 ns] [MONITOR] start asserted
[22248000 ns] [MONITOR] start asserted
[22253000 ns] [MONITOR] start asserted
[22258000 ns] [MONITOR] start asserted
[22258000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #741)
[22263000 ns] [MONITOR] start asserted
[22268000 ns] [MONITOR] start asserted
[22273000 ns] [MONITOR] start asserted
[22278000 ns] [MONITOR] start asserted
[22283000 ns] [MONITOR] start asserted
[22288000 ns] [MONITOR] start asserted
[22288000 ns] [MONITOR] Input handshake: data=0x030f (pixel #742)
[22293000 ns] [MONITOR] start asserted
[22298000 ns] [MONITOR] start asserted
[22303000 ns] [MONITOR] start asserted
[22308000 ns] [MONITOR] start asserted
[22313000 ns] [MONITOR] start asserted
[22318000 ns] [MONITOR] start asserted
[22318000 ns] [MONITOR] Input handshake: data=0x0122 (pixel #743)
[22323000 ns] [MONITOR] start asserted
[22328000 ns] [MONITOR] start asserted
[22333000 ns] [MONITOR] start asserted
[22338000 ns] [MONITOR] start asserted
[22343000 ns] [MONITOR] start asserted
[22348000 ns] [MONITOR] start asserted
[22348000 ns] [MONITOR] Input handshake: data=0x00ba (pixel #744)
[22353000 ns] [MONITOR] start asserted
[22358000 ns] [MONITOR] start asserted
[22363000 ns] [MONITOR] start asserted
[22368000 ns] [MONITOR] start asserted
[22373000 ns] [MONITOR] start asserted
[22378000 ns] [MONITOR] start asserted
[22378000 ns] [MONITOR] Input handshake: data=0xff7d (pixel #745)
[22383000 ns] [MONITOR] start asserted
[22388000 ns] [MONITOR] start asserted
[22393000 ns] [MONITOR] start asserted
[22398000 ns] [MONITOR] start asserted
[22403000 ns] [MONITOR] start asserted
[22408000 ns] [MONITOR] start asserted
[22408000 ns] [MONITOR] Input handshake: data=0xfe48 (pixel #746)
[22413000 ns] [MONITOR] start asserted
[22418000 ns] [MONITOR] start asserted
[22423000 ns] [MONITOR] start asserted
[22428000 ns] [MONITOR] start asserted
[22433000 ns] [MONITOR] start asserted
[22438000 ns] [MONITOR] start asserted
[22438000 ns] [MONITOR] Input handshake: data=0xffb2 (pixel #747)
[22443000 ns] [MONITOR] start asserted
[22448000 ns] [MONITOR] start asserted
[22453000 ns] [MONITOR] start asserted
[22458000 ns] [MONITOR] start asserted
[22463000 ns] [MONITOR] start asserted
[22468000 ns] [MONITOR] start asserted
[22468000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #748)
[22473000 ns] [MONITOR] start asserted
[22478000 ns] [MONITOR] start asserted
[22483000 ns] [MONITOR] start asserted
[22488000 ns] [MONITOR] start asserted
[22493000 ns] [MONITOR] start asserted
[22498000 ns] [MONITOR] start asserted
[22498000 ns] [MONITOR] Input handshake: data=0xff06 (pixel #749)
[22503000 ns] [MONITOR] start asserted
[22508000 ns] [MONITOR] start asserted
[22513000 ns] [MONITOR] start asserted
[22518000 ns] [MONITOR] start asserted
[22523000 ns] [MONITOR] start asserted
[22528000 ns] [MONITOR] start asserted
[22528000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #750)
[22533000 ns] [MONITOR] start asserted
[22538000 ns] [MONITOR] start asserted
[22543000 ns] [MONITOR] start asserted
[22548000 ns] [MONITOR] start asserted
[22553000 ns] [MONITOR] start asserted
[22558000 ns] [MONITOR] start asserted
[22558000 ns] [MONITOR] Input handshake: data=0xfea4 (pixel #751)
[22563000 ns] [MONITOR] start asserted
[22568000 ns] [MONITOR] start asserted
[22573000 ns] [MONITOR] start asserted
[22578000 ns] [MONITOR] start asserted
[22583000 ns] [MONITOR] start asserted
[22588000 ns] [MONITOR] start asserted
[22588000 ns] [MONITOR] Input handshake: data=0xffba (pixel #752)
[22593000 ns] [MONITOR] start asserted
[22598000 ns] [MONITOR] start asserted
[22603000 ns] [MONITOR] start asserted
[22608000 ns] [MONITOR] start asserted
[22613000 ns] [MONITOR] start asserted
[22618000 ns] [MONITOR] start asserted
[22618000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #753)
[22623000 ns] [MONITOR] start asserted
[22628000 ns] [MONITOR] start asserted
[22633000 ns] [MONITOR] start asserted
[22638000 ns] [MONITOR] start asserted
[22643000 ns] [MONITOR] start asserted
[22648000 ns] [MONITOR] start asserted
[22648000 ns] [MONITOR] Input handshake: data=0x01a3 (pixel #754)
[22653000 ns] [MONITOR] start asserted
[22658000 ns] [MONITOR] start asserted
[22663000 ns] [MONITOR] start asserted
[22668000 ns] [MONITOR] start asserted
[22673000 ns] [MONITOR] start asserted
[22678000 ns] [MONITOR] start asserted
[22678000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #755)
[22683000 ns] [MONITOR] start asserted
[22688000 ns] [MONITOR] start asserted
[22693000 ns] [MONITOR] start asserted
[22698000 ns] [MONITOR] start asserted
[22703000 ns] [MONITOR] start asserted
[22708000 ns] [MONITOR] start asserted
[22708000 ns] [MONITOR] Input handshake: data=0xfefe (pixel #756)
[22713000 ns] [MONITOR] start asserted
[22718000 ns] [MONITOR] start asserted
[22723000 ns] [MONITOR] start asserted
[22728000 ns] [MONITOR] start asserted
[22733000 ns] [MONITOR] start asserted
[22738000 ns] [MONITOR] start asserted
[22738000 ns] [MONITOR] Input handshake: data=0x000a (pixel #757)
[22743000 ns] [MONITOR] start asserted
[22748000 ns] [MONITOR] start asserted
[22753000 ns] [MONITOR] start asserted
[22758000 ns] [MONITOR] start asserted
[22763000 ns] [MONITOR] start asserted
[22768000 ns] [MONITOR] start asserted
[22768000 ns] [MONITOR] Input handshake: data=0x0145 (pixel #758)
[22773000 ns] [MONITOR] start asserted
[22778000 ns] [MONITOR] start asserted
[22783000 ns] [MONITOR] start asserted
[22788000 ns] [MONITOR] start asserted
[22793000 ns] [MONITOR] start asserted
[22798000 ns] [MONITOR] start asserted
[22798000 ns] [MONITOR] Input handshake: data=0x0156 (pixel #759)
[22803000 ns] [MONITOR] start asserted
[22808000 ns] [MONITOR] start asserted
[22813000 ns] [MONITOR] start asserted
[22818000 ns] [MONITOR] start asserted
[22823000 ns] [MONITOR] start asserted
[22828000 ns] [MONITOR] start asserted
[22828000 ns] [MONITOR] Input handshake: data=0x0114 (pixel #760)
[22833000 ns] [MONITOR] start asserted
[22838000 ns] [MONITOR] start asserted
[22843000 ns] [MONITOR] start asserted
[22848000 ns] [MONITOR] start asserted
[22853000 ns] [MONITOR] start asserted
[22858000 ns] [MONITOR] start asserted
[22858000 ns] [MONITOR] Input handshake: data=0x0074 (pixel #761)
[22863000 ns] [MONITOR] start asserted
[22868000 ns] [MONITOR] start asserted
[22873000 ns] [MONITOR] start asserted
[22878000 ns] [MONITOR] start asserted
[22883000 ns] [MONITOR] start asserted
[22888000 ns] [MONITOR] start asserted
[22888000 ns] [MONITOR] Input handshake: data=0xfd14 (pixel #762)
[22893000 ns] [MONITOR] start asserted
[22898000 ns] [MONITOR] start asserted
[22903000 ns] [MONITOR] start asserted
[22908000 ns] [MONITOR] start asserted
[22913000 ns] [MONITOR] start asserted
[22918000 ns] [MONITOR] start asserted
[22918000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #763)
[22923000 ns] [MONITOR] start asserted
[22928000 ns] [MONITOR] start asserted
[22933000 ns] [MONITOR] start asserted
[22938000 ns] [MONITOR] start asserted
[22943000 ns] [MONITOR] start asserted
[22948000 ns] [MONITOR] start asserted
[22948000 ns] [MONITOR] Input handshake: data=0xff60 (pixel #764)
[22953000 ns] [MONITOR] start asserted
[22958000 ns] [MONITOR] start asserted
[22963000 ns] [MONITOR] start asserted
[22968000 ns] [MONITOR] start asserted
[22973000 ns] [MONITOR] start asserted
[22978000 ns] [MONITOR] start asserted
[22978000 ns] [MONITOR] Input handshake: data=0xfef0 (pixel #765)
[22983000 ns] [MONITOR] start asserted
[22988000 ns] [MONITOR] start asserted
[22993000 ns] [MONITOR] start asserted
[22998000 ns] [MONITOR] start asserted
[23003000 ns] [MONITOR] start asserted
[23008000 ns] [MONITOR] start asserted
[23008000 ns] [MONITOR] Input handshake: data=0x01e7 (pixel #766)
[23013000 ns] [MONITOR] start asserted
[23018000 ns] [MONITOR] start asserted
[23023000 ns] [MONITOR] start asserted
[23028000 ns] [MONITOR] start asserted
[23033000 ns] [MONITOR] start asserted
[23038000 ns] [MONITOR] start asserted
[23038000 ns] [MONITOR] Input handshake: data=0x004e (pixel #767)
[23043000 ns] [MONITOR] start asserted
[23048000 ns] [MONITOR] start asserted
[23053000 ns] [MONITOR] start asserted
[23058000 ns] [MONITOR] start asserted
[23063000 ns] [MONITOR] start asserted
[23068000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[23068000 ns] [MONITOR] start asserted
[23068000 ns] [MONITOR] Input handshake: data=0xff7a (pixel #768)
[23073000 ns] [MONITOR] start asserted
[23078000 ns] [MONITOR] start asserted
[23083000 ns] [MONITOR] start asserted
[23088000 ns] [MONITOR] start asserted
[23093000 ns] [MONITOR] start asserted
[23098000 ns] [MONITOR] start asserted
[23098000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #769)
[23103000 ns] [MONITOR] start asserted
[23108000 ns] [MONITOR] start asserted
[23113000 ns] [MONITOR] start asserted
[23118000 ns] [MONITOR] start asserted
[23123000 ns] [MONITOR] start asserted
[23128000 ns] [MONITOR] start asserted
[23128000 ns] [MONITOR] Input handshake: data=0x02c9 (pixel #770)
[23133000 ns] [MONITOR] start asserted
[23138000 ns] [MONITOR] start asserted
[23143000 ns] [MONITOR] start asserted
[23148000 ns] [MONITOR] start asserted
[23153000 ns] [MONITOR] start asserted
[23158000 ns] [MONITOR] start asserted
[23158000 ns] [MONITOR] Input handshake: data=0x0074 (pixel #771)
[23163000 ns] [MONITOR] start asserted
[23168000 ns] [MONITOR] start asserted
[23173000 ns] [MONITOR] start asserted
[23178000 ns] [MONITOR] start asserted
[23183000 ns] [MONITOR] start asserted
[23188000 ns] [MONITOR] start asserted
[23188000 ns] [MONITOR] Input handshake: data=0xfe6d (pixel #772)
[23193000 ns] [MONITOR] start asserted
[23198000 ns] [MONITOR] start asserted
[23203000 ns] [MONITOR] start asserted
[23208000 ns] [MONITOR] start asserted
[23213000 ns] [MONITOR] start asserted
[23218000 ns] [MONITOR] start asserted
[23218000 ns] [MONITOR] Input handshake: data=0xfd44 (pixel #773)
[23223000 ns] [MONITOR] start asserted
[23228000 ns] [MONITOR] start asserted
[23233000 ns] [MONITOR] start asserted
[23238000 ns] [MONITOR] start asserted
[23243000 ns] [MONITOR] start asserted
[23248000 ns] [MONITOR] start asserted
[23248000 ns] [MONITOR] Input handshake: data=0xfe80 (pixel #774)
[23253000 ns] [MONITOR] start asserted
[23258000 ns] [MONITOR] start asserted
[23263000 ns] [MONITOR] start asserted
[23268000 ns] [MONITOR] start asserted
[23273000 ns] [MONITOR] start asserted
[23278000 ns] [MONITOR] start asserted
[23278000 ns] [MONITOR] Input handshake: data=0x019a (pixel #775)
[23283000 ns] [MONITOR] start asserted
[23288000 ns] [MONITOR] start asserted
[23293000 ns] [MONITOR] start asserted
[23298000 ns] [MONITOR] start asserted
[23303000 ns] [MONITOR] start asserted
[23308000 ns] [MONITOR] start asserted
[23308000 ns] [MONITOR] Input handshake: data=0x0422 (pixel #776)
[23313000 ns] [MONITOR] start asserted
[23318000 ns] [MONITOR] start asserted
[23323000 ns] [MONITOR] start asserted
[23328000 ns] [MONITOR] start asserted
[23333000 ns] [MONITOR] start asserted
[23338000 ns] [MONITOR] start asserted
[23338000 ns] [MONITOR] Input handshake: data=0x0238 (pixel #777)
[23343000 ns] [MONITOR] start asserted
[23348000 ns] [MONITOR] start asserted
[23353000 ns] [MONITOR] start asserted
[23358000 ns] [MONITOR] start asserted
[23363000 ns] [MONITOR] start asserted
[23368000 ns] [MONITOR] start asserted
[23368000 ns] [MONITOR] Input handshake: data=0xfd8e (pixel #778)
[23373000 ns] [MONITOR] start asserted
[23378000 ns] [MONITOR] start asserted
[23383000 ns] [MONITOR] start asserted
[23388000 ns] [MONITOR] start asserted
[23393000 ns] [MONITOR] start asserted
[23398000 ns] [MONITOR] start asserted
[23398000 ns] [MONITOR] Input handshake: data=0xfd5f (pixel #779)
[23403000 ns] [MONITOR] start asserted
[23408000 ns] [MONITOR] start asserted
[23413000 ns] [MONITOR] start asserted
[23418000 ns] [MONITOR] start asserted
[23423000 ns] [MONITOR] start asserted
[23428000 ns] [MONITOR] start asserted
[23428000 ns] [MONITOR] Input handshake: data=0xfeb8 (pixel #780)
[23433000 ns] [MONITOR] start asserted
[23438000 ns] [MONITOR] start asserted
[23443000 ns] [MONITOR] start asserted
[23448000 ns] [MONITOR] start asserted
[23453000 ns] [MONITOR] start asserted
[23458000 ns] [MONITOR] start asserted
[23458000 ns] [MONITOR] Input handshake: data=0xff87 (pixel #781)
[23463000 ns] [MONITOR] start asserted
[23468000 ns] [MONITOR] start asserted
[23473000 ns] [MONITOR] start asserted
[23478000 ns] [MONITOR] start asserted
[23483000 ns] [MONITOR] start asserted
[23488000 ns] [MONITOR] start asserted
[23488000 ns] [MONITOR] Input handshake: data=0x0034 (pixel #782)
[23493000 ns] [MONITOR] start asserted
[23498000 ns] [MONITOR] start asserted
[23503000 ns] [MONITOR] start asserted
[23508000 ns] [MONITOR] start asserted
[23513000 ns] [MONITOR] start asserted
[23518000 ns] [MONITOR] start asserted
[23518000 ns] [MONITOR] Input handshake: data=0x010c (pixel #783)
[23523000 ns] [MONITOR] start asserted
[23528000 ns] [MONITOR] start asserted
[23533000 ns] [MONITOR] start asserted
[23538000 ns] [MONITOR] start asserted
[23543000 ns] [MONITOR] start asserted
[23548000 ns] [MONITOR] start asserted
[23548000 ns] [MONITOR] Input handshake: data=0x027f (pixel #784)
[23553000 ns] [MONITOR] start asserted
[23558000 ns] [MONITOR] start asserted
[23563000 ns] [MONITOR] start asserted
[23568000 ns] [MONITOR] start asserted
[23573000 ns] [MONITOR] start asserted
[23578000 ns] [MONITOR] start asserted
[23578000 ns] [MONITOR] Input handshake: data=0x0255 (pixel #785)
[23583000 ns] [MONITOR] start asserted
[23588000 ns] [MONITOR] start asserted
[23593000 ns] [MONITOR] start asserted
[23598000 ns] [MONITOR] start asserted
[23603000 ns] [MONITOR] start asserted
[23608000 ns] [MONITOR] start asserted
[23608000 ns] [MONITOR] Input handshake: data=0xff16 (pixel #786)
[23613000 ns] [MONITOR] start asserted
[23618000 ns] [MONITOR] start asserted
[23623000 ns] [MONITOR] start asserted
[23628000 ns] [MONITOR] start asserted
[23633000 ns] [MONITOR] start asserted
[23638000 ns] [MONITOR] start asserted
[23638000 ns] [MONITOR] Input handshake: data=0xff84 (pixel #787)
[23643000 ns] [MONITOR] start asserted
[23648000 ns] [MONITOR] start asserted
[23653000 ns] [MONITOR] start asserted
[23658000 ns] [MONITOR] start asserted
[23663000 ns] [MONITOR] start asserted
[23668000 ns] [MONITOR] start asserted
[23668000 ns] [MONITOR] Input handshake: data=0xfe57 (pixel #788)
[23673000 ns] [MONITOR] start asserted
[23678000 ns] [MONITOR] start asserted
[23683000 ns] [MONITOR] start asserted
[23688000 ns] [MONITOR] start asserted
[23693000 ns] [MONITOR] start asserted
[23698000 ns] [MONITOR] start asserted
[23698000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #789)
[23703000 ns] [MONITOR] start asserted
[23708000 ns] [MONITOR] start asserted
[23713000 ns] [MONITOR] start asserted
[23718000 ns] [MONITOR] start asserted
[23723000 ns] [MONITOR] start asserted
[23728000 ns] [MONITOR] start asserted
[23728000 ns] [MONITOR] Input handshake: data=0xffcb (pixel #790)
[23733000 ns] [MONITOR] start asserted
[23738000 ns] [MONITOR] start asserted
[23743000 ns] [MONITOR] start asserted
[23748000 ns] [MONITOR] start asserted
[23753000 ns] [MONITOR] start asserted
[23758000 ns] [MONITOR] start asserted
[23758000 ns] [MONITOR] Input handshake: data=0x00d7 (pixel #791)
[23763000 ns] [MONITOR] start asserted
[23768000 ns] [MONITOR] start asserted
[23773000 ns] [MONITOR] start asserted
[23778000 ns] [MONITOR] start asserted
[23783000 ns] [MONITOR] start asserted
[23788000 ns] [MONITOR] start asserted
[23788000 ns] [MONITOR] Input handshake: data=0x022b (pixel #792)
[23793000 ns] [MONITOR] start asserted
[23798000 ns] [MONITOR] start asserted
[23803000 ns] [MONITOR] start asserted
[23808000 ns] [MONITOR] start asserted
[23813000 ns] [MONITOR] start asserted
[23818000 ns] [MONITOR] start asserted
[23818000 ns] [MONITOR] Input handshake: data=0x0062 (pixel #793)
[23823000 ns] [MONITOR] start asserted
[23828000 ns] [MONITOR] start asserted
[23833000 ns] [MONITOR] start asserted
[23838000 ns] [MONITOR] start asserted
[23843000 ns] [MONITOR] start asserted
[23848000 ns] [MONITOR] start asserted
[23848000 ns] [MONITOR] Input handshake: data=0xfde8 (pixel #794)
[23853000 ns] [MONITOR] start asserted
[23858000 ns] [MONITOR] start asserted
[23863000 ns] [MONITOR] start asserted
[23868000 ns] [MONITOR] start asserted
[23873000 ns] [MONITOR] start asserted
[23878000 ns] [MONITOR] start asserted
[23878000 ns] [MONITOR] Input handshake: data=0xff13 (pixel #795)
[23883000 ns] [MONITOR] start asserted
[23888000 ns] [MONITOR] start asserted
[23893000 ns] [MONITOR] start asserted
[23898000 ns] [MONITOR] start asserted
[23903000 ns] [MONITOR] start asserted
[23908000 ns] [MONITOR] start asserted
[23908000 ns] [MONITOR] Input handshake: data=0xffbd (pixel #796)
[23913000 ns] [MONITOR] start asserted
[23918000 ns] [MONITOR] start asserted
[23923000 ns] [MONITOR] start asserted
[23928000 ns] [MONITOR] start asserted
[23933000 ns] [MONITOR] start asserted
[23938000 ns] [MONITOR] start asserted
[23938000 ns] [MONITOR] Input handshake: data=0xffa6 (pixel #797)
[23943000 ns] [MONITOR] start asserted
[23948000 ns] [MONITOR] start asserted
[23953000 ns] [MONITOR] start asserted
[23958000 ns] [MONITOR] start asserted
[23963000 ns] [MONITOR] start asserted
[23968000 ns] [MONITOR] start asserted
[23968000 ns] [MONITOR] Input handshake: data=0xffe5 (pixel #798)
[23973000 ns] [MONITOR] start asserted
[23978000 ns] [MONITOR] start asserted
[23983000 ns] [MONITOR] start asserted
[23988000 ns] [MONITOR] start asserted
[23993000 ns] [MONITOR] start asserted
[23998000 ns] [MONITOR] start asserted
[23998000 ns] [MONITOR] Input handshake: data=0x0096 (pixel #799)
[24003000 ns] [MONITOR] start asserted
[24008000 ns] [MONITOR] start asserted
[24013000 ns] [MONITOR] start asserted
[24018000 ns] [MONITOR] start asserted
[24023000 ns] [MONITOR] start asserted
[24028000 ns] [MONITOR] start asserted
[24028000 ns] [MONITOR] Input handshake: data=0x0185 (pixel #800)
[24033000 ns] [MONITOR] start asserted
[24038000 ns] [MONITOR] start asserted
[24043000 ns] [MONITOR] start asserted
[24048000 ns] [MONITOR] start asserted
[24053000 ns] [MONITOR] start asserted
[24058000 ns] [MONITOR] start asserted
[24058000 ns] [MONITOR] Input handshake: data=0x0139 (pixel #801)
[24063000 ns] [MONITOR] start asserted
[24068000 ns] [MONITOR] start asserted
[24073000 ns] [MONITOR] start asserted
[24078000 ns] [MONITOR] start asserted
[24083000 ns] [MONITOR] start asserted
[24088000 ns] [MONITOR] start asserted
[24088000 ns] [MONITOR] Input handshake: data=0xffb4 (pixel #802)
[24093000 ns] [MONITOR] start asserted
[24098000 ns] [MONITOR] start asserted
[24103000 ns] [MONITOR] start asserted
[24108000 ns] [MONITOR] start asserted
[24113000 ns] [MONITOR] start asserted
[24118000 ns] [MONITOR] start asserted
[24118000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #803)
[24123000 ns] [MONITOR] start asserted
[24128000 ns] [MONITOR] start asserted
[24133000 ns] [MONITOR] start asserted
[24138000 ns] [MONITOR] start asserted
[24143000 ns] [MONITOR] start asserted
[24148000 ns] [MONITOR] start asserted
[24148000 ns] [MONITOR] Input handshake: data=0x0118 (pixel #804)
[24153000 ns] [MONITOR] start asserted
[24158000 ns] [MONITOR] start asserted
[24163000 ns] [MONITOR] start asserted
[24168000 ns] [MONITOR] start asserted
[24173000 ns] [MONITOR] start asserted
[24178000 ns] [MONITOR] start asserted
[24178000 ns] [MONITOR] Input handshake: data=0xfe02 (pixel #805)
[24183000 ns] [MONITOR] start asserted
[24188000 ns] [MONITOR] start asserted
[24193000 ns] [MONITOR] start asserted
[24198000 ns] [MONITOR] start asserted
[24203000 ns] [MONITOR] start asserted
[24208000 ns] [MONITOR] start asserted
[24208000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #806)
[24213000 ns] [MONITOR] start asserted
[24218000 ns] [MONITOR] start asserted
[24223000 ns] [MONITOR] start asserted
[24228000 ns] [MONITOR] start asserted
[24233000 ns] [MONITOR] start asserted
[24238000 ns] [MONITOR] start asserted
[24238000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #807)
[24243000 ns] [MONITOR] start asserted
[24248000 ns] [MONITOR] start asserted
[24253000 ns] [MONITOR] start asserted
[24258000 ns] [MONITOR] start asserted
[24263000 ns] [MONITOR] start asserted
[24268000 ns] [MONITOR] start asserted
[24268000 ns] [MONITOR] Input handshake: data=0xfff8 (pixel #808)
[24273000 ns] [MONITOR] start asserted
[24278000 ns] [MONITOR] start asserted
[24283000 ns] [MONITOR] start asserted
[24288000 ns] [MONITOR] start asserted
[24293000 ns] [MONITOR] start asserted
[24298000 ns] [MONITOR] start asserted
[24298000 ns] [MONITOR] Input handshake: data=0x0217 (pixel #809)
[24303000 ns] [MONITOR] start asserted
[24308000 ns] [MONITOR] start asserted
[24313000 ns] [MONITOR] start asserted
[24318000 ns] [MONITOR] start asserted
[24323000 ns] [MONITOR] start asserted
[24328000 ns] [MONITOR] start asserted
[24328000 ns] [MONITOR] Input handshake: data=0x0078 (pixel #810)
[24333000 ns] [MONITOR] start asserted
[24338000 ns] [MONITOR] start asserted
[24343000 ns] [MONITOR] start asserted
[24348000 ns] [MONITOR] start asserted
[24353000 ns] [MONITOR] start asserted
[24358000 ns] [MONITOR] start asserted
[24358000 ns] [MONITOR] Input handshake: data=0xfe5a (pixel #811)
[24363000 ns] [MONITOR] start asserted
[24368000 ns] [MONITOR] start asserted
[24373000 ns] [MONITOR] start asserted
[24378000 ns] [MONITOR] start asserted
[24383000 ns] [MONITOR] start asserted
[24388000 ns] [MONITOR] start asserted
[24388000 ns] [MONITOR] Input handshake: data=0xfeee (pixel #812)
[24393000 ns] [MONITOR] start asserted
[24398000 ns] [MONITOR] start asserted
[24403000 ns] [MONITOR] start asserted
[24408000 ns] [MONITOR] start asserted
[24413000 ns] [MONITOR] start asserted
[24418000 ns] [MONITOR] start asserted
[24418000 ns] [MONITOR] Input handshake: data=0xffbc (pixel #813)
[24423000 ns] [MONITOR] start asserted
[24428000 ns] [MONITOR] start asserted
[24433000 ns] [MONITOR] start asserted
[24438000 ns] [MONITOR] start asserted
[24443000 ns] [MONITOR] start asserted
[24448000 ns] [MONITOR] start asserted
[24448000 ns] [MONITOR] Input handshake: data=0x0138 (pixel #814)
[24453000 ns] [MONITOR] start asserted
[24458000 ns] [MONITOR] start asserted
[24463000 ns] [MONITOR] start asserted
[24468000 ns] [MONITOR] start asserted
[24473000 ns] [MONITOR] start asserted
[24478000 ns] [MONITOR] start asserted
[24478000 ns] [MONITOR] Input handshake: data=0x0088 (pixel #815)
[24483000 ns] [MONITOR] start asserted
[24488000 ns] [MONITOR] start asserted
[24493000 ns] [MONITOR] start asserted
[24498000 ns] [MONITOR] start asserted
[24503000 ns] [MONITOR] start asserted
[24508000 ns] [MONITOR] start asserted
[24508000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #816)
[24513000 ns] [MONITOR] start asserted
[24518000 ns] [MONITOR] start asserted
[24523000 ns] [MONITOR] start asserted
[24528000 ns] [MONITOR] start asserted
[24533000 ns] [MONITOR] start asserted
[24538000 ns] [MONITOR] start asserted
[24538000 ns] [MONITOR] Input handshake: data=0x01d5 (pixel #817)
[24543000 ns] [MONITOR] start asserted
[24548000 ns] [MONITOR] start asserted
[24553000 ns] [MONITOR] start asserted
[24558000 ns] [MONITOR] start asserted
[24563000 ns] [MONITOR] start asserted
[24568000 ns] [MONITOR] start asserted
[24568000 ns] [MONITOR] Input handshake: data=0xffe6 (pixel #818)
[24573000 ns] [MONITOR] start asserted
[24578000 ns] [MONITOR] start asserted
[24583000 ns] [MONITOR] start asserted
[24588000 ns] [MONITOR] start asserted
[24593000 ns] [MONITOR] start asserted
[24598000 ns] [MONITOR] start asserted
[24598000 ns] [MONITOR] Input handshake: data=0xfedb (pixel #819)
[24603000 ns] [MONITOR] start asserted
[24608000 ns] [MONITOR] start asserted
[24613000 ns] [MONITOR] start asserted
[24618000 ns] [MONITOR] start asserted
[24623000 ns] [MONITOR] start asserted
[24628000 ns] [MONITOR] start asserted
[24628000 ns] [MONITOR] Input handshake: data=0x003f (pixel #820)
[24633000 ns] [MONITOR] start asserted
[24638000 ns] [MONITOR] start asserted
[24643000 ns] [MONITOR] start asserted
[24648000 ns] [MONITOR] start asserted
[24653000 ns] [MONITOR] start asserted
[24658000 ns] [MONITOR] start asserted
[24658000 ns] [MONITOR] Input handshake: data=0xff8a (pixel #821)
[24663000 ns] [MONITOR] start asserted
[24668000 ns] [MONITOR] start asserted
[24673000 ns] [MONITOR] start asserted
[24678000 ns] [MONITOR] start asserted
[24683000 ns] [MONITOR] start asserted
[24688000 ns] [MONITOR] start asserted
[24688000 ns] [MONITOR] Input handshake: data=0xfeff (pixel #822)
[24693000 ns] [MONITOR] start asserted
[24698000 ns] [MONITOR] start asserted
[24703000 ns] [MONITOR] start asserted
[24708000 ns] [MONITOR] start asserted
[24713000 ns] [MONITOR] start asserted
[24718000 ns] [MONITOR] start asserted
[24718000 ns] [MONITOR] Input handshake: data=0xff29 (pixel #823)
[24723000 ns] [MONITOR] start asserted
[24728000 ns] [MONITOR] start asserted
[24733000 ns] [MONITOR] start asserted
[24738000 ns] [MONITOR] start asserted
[24743000 ns] [MONITOR] start asserted
[24748000 ns] [MONITOR] start asserted
[24748000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #824)
[24753000 ns] [MONITOR] start asserted
[24758000 ns] [MONITOR] start asserted
[24763000 ns] [MONITOR] start asserted
[24768000 ns] [MONITOR] start asserted
[24773000 ns] [MONITOR] start asserted
[24778000 ns] [MONITOR] start asserted
[24778000 ns] [MONITOR] Input handshake: data=0x004a (pixel #825)
[24783000 ns] [MONITOR] start asserted
[24788000 ns] [MONITOR] start asserted
[24793000 ns] [MONITOR] start asserted
[24798000 ns] [MONITOR] start asserted
[24803000 ns] [MONITOR] start asserted
[24808000 ns] [MONITOR] start asserted
[24808000 ns] [MONITOR] Input handshake: data=0xffb6 (pixel #826)
[24813000 ns] [MONITOR] start asserted
[24818000 ns] [MONITOR] start asserted
[24823000 ns] [MONITOR] start asserted
[24828000 ns] [MONITOR] start asserted
[24833000 ns] [MONITOR] start asserted
[24838000 ns] [MONITOR] start asserted
[24838000 ns] [MONITOR] Input handshake: data=0x0223 (pixel #827)
[24843000 ns] [MONITOR] start asserted
[24848000 ns] [MONITOR] start asserted
[24853000 ns] [MONITOR] start asserted
[24858000 ns] [MONITOR] start asserted
[24863000 ns] [MONITOR] start asserted
[24868000 ns] [MONITOR] start asserted
[24868000 ns] [MONITOR] Input handshake: data=0x015d (pixel #828)
[24873000 ns] [MONITOR] start asserted
[24878000 ns] [MONITOR] start asserted
[24883000 ns] [MONITOR] start asserted
[24888000 ns] [MONITOR] start asserted
[24893000 ns] [MONITOR] start asserted
[24898000 ns] [MONITOR] start asserted
[24898000 ns] [MONITOR] Input handshake: data=0xfe11 (pixel #829)
[24903000 ns] [MONITOR] start asserted
[24908000 ns] [MONITOR] start asserted
[24913000 ns] [MONITOR] start asserted
[24918000 ns] [MONITOR] start asserted
[24923000 ns] [MONITOR] start asserted
[24928000 ns] [MONITOR] start asserted
[24928000 ns] [MONITOR] Input handshake: data=0xfdb0 (pixel #830)
[24933000 ns] [MONITOR] start asserted
[24938000 ns] [MONITOR] start asserted
[24943000 ns] [MONITOR] start asserted
[24948000 ns] [MONITOR] start asserted
[24953000 ns] [MONITOR] start asserted
[24958000 ns] [MONITOR] start asserted
[24958000 ns] [MONITOR] Input handshake: data=0x0044 (pixel #831)
[24963000 ns] [MONITOR] start asserted
[24968000 ns] [MONITOR] start asserted
[24973000 ns] [MONITOR] start asserted
[24978000 ns] [MONITOR] start asserted
[24983000 ns] [MONITOR] start asserted
[24988000 ns] [MONITOR] start asserted
[24988000 ns] [MONITOR] Input handshake: data=0x012c (pixel #832)
[24993000 ns] [MONITOR] start asserted
[24998000 ns] [MONITOR] start asserted
[25003000 ns] [MONITOR] start asserted
[25008000 ns] [MONITOR] start asserted
[25013000 ns] [MONITOR] start asserted
[25018000 ns] [MONITOR] start asserted
[25018000 ns] [MONITOR] Input handshake: data=0x0198 (pixel #833)
[25023000 ns] [MONITOR] start asserted
[25028000 ns] [MONITOR] start asserted
[25033000 ns] [MONITOR] start asserted
[25038000 ns] [MONITOR] start asserted
[25043000 ns] [MONITOR] start asserted
[25048000 ns] [MONITOR] start asserted
[25048000 ns] [MONITOR] Input handshake: data=0x0056 (pixel #834)
[25053000 ns] [MONITOR] start asserted
[25058000 ns] [MONITOR] start asserted
[25063000 ns] [MONITOR] start asserted
[25068000 ns] [MONITOR] start asserted
[25073000 ns] [MONITOR] start asserted
[25078000 ns] [MONITOR] start asserted
[25078000 ns] [MONITOR] Input handshake: data=0xfdd8 (pixel #835)
[25083000 ns] [MONITOR] start asserted
[25088000 ns] [MONITOR] start asserted
[25093000 ns] [MONITOR] start asserted
[25098000 ns] [MONITOR] start asserted
[25103000 ns] [MONITOR] start asserted
[25108000 ns] [MONITOR] start asserted
[25108000 ns] [MONITOR] Input handshake: data=0x0002 (pixel #836)
[25113000 ns] [MONITOR] start asserted
[25118000 ns] [MONITOR] start asserted
[25123000 ns] [MONITOR] start asserted
[25128000 ns] [MONITOR] start asserted
[25133000 ns] [MONITOR] start asserted
[25138000 ns] [MONITOR] start asserted
[25138000 ns] [MONITOR] Input handshake: data=0xff0b (pixel #837)
[25143000 ns] [MONITOR] start asserted
[25148000 ns] [MONITOR] start asserted
[25153000 ns] [MONITOR] start asserted
[25158000 ns] [MONITOR] start asserted
[25163000 ns] [MONITOR] start asserted
[25168000 ns] [MONITOR] start asserted
[25168000 ns] [MONITOR] Input handshake: data=0xff20 (pixel #838)
[25173000 ns] [MONITOR] start asserted
[25178000 ns] [MONITOR] start asserted
[25183000 ns] [MONITOR] start asserted
[25188000 ns] [MONITOR] start asserted
[25193000 ns] [MONITOR] start asserted
[25198000 ns] [MONITOR] start asserted
[25198000 ns] [MONITOR] Input handshake: data=0x01b6 (pixel #839)
[25203000 ns] [MONITOR] start asserted
[25208000 ns] [MONITOR] start asserted
[25213000 ns] [MONITOR] start asserted
[25218000 ns] [MONITOR] start asserted
[25223000 ns] [MONITOR] start asserted
[25228000 ns] [MONITOR] start asserted
[25228000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #840)
[25233000 ns] [MONITOR] start asserted
[25238000 ns] [MONITOR] start asserted
[25243000 ns] [MONITOR] start asserted
[25248000 ns] [MONITOR] start asserted
[25253000 ns] [MONITOR] start asserted
[25258000 ns] [MONITOR] start asserted
[25258000 ns] [MONITOR] Input handshake: data=0xfff1 (pixel #841)
[25263000 ns] [MONITOR] start asserted
[25268000 ns] [MONITOR] start asserted
[25273000 ns] [MONITOR] start asserted
[25278000 ns] [MONITOR] start asserted
[25283000 ns] [MONITOR] start asserted
[25288000 ns] [MONITOR] start asserted
[25288000 ns] [MONITOR] Input handshake: data=0x013b (pixel #842)
[25293000 ns] [MONITOR] start asserted
[25298000 ns] [MONITOR] start asserted
[25303000 ns] [MONITOR] start asserted
[25308000 ns] [MONITOR] start asserted
[25313000 ns] [MONITOR] start asserted
[25318000 ns] [MONITOR] start asserted
[25318000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #843)
[25323000 ns] [MONITOR] start asserted
[25328000 ns] [MONITOR] start asserted
[25333000 ns] [MONITOR] start asserted
[25338000 ns] [MONITOR] start asserted
[25343000 ns] [MONITOR] start asserted
[25348000 ns] [MONITOR] start asserted
[25348000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #844)
[25353000 ns] [MONITOR] start asserted
[25358000 ns] [MONITOR] start asserted
[25363000 ns] [MONITOR] start asserted
[25368000 ns] [MONITOR] start asserted
[25373000 ns] [MONITOR] start asserted
[25378000 ns] [MONITOR] start asserted
[25378000 ns] [MONITOR] Input handshake: data=0xff66 (pixel #845)
[25383000 ns] [MONITOR] start asserted
[25388000 ns] [MONITOR] start asserted
[25393000 ns] [MONITOR] start asserted
[25398000 ns] [MONITOR] start asserted
[25403000 ns] [MONITOR] start asserted
[25408000 ns] [MONITOR] start asserted
[25408000 ns] [MONITOR] Input handshake: data=0x0114 (pixel #846)
[25413000 ns] [MONITOR] start asserted
[25418000 ns] [MONITOR] start asserted
[25423000 ns] [MONITOR] start asserted
[25428000 ns] [MONITOR] start asserted
[25433000 ns] [MONITOR] start asserted
[25438000 ns] [MONITOR] start asserted
[25438000 ns] [MONITOR] Input handshake: data=0x00fb (pixel #847)
[25443000 ns] [MONITOR] start asserted
[25448000 ns] [MONITOR] start asserted
[25453000 ns] [MONITOR] start asserted
[25458000 ns] [MONITOR] start asserted
[25463000 ns] [MONITOR] start asserted
[25468000 ns] [MONITOR] start asserted
[25468000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #848)
[25473000 ns] [MONITOR] start asserted
[25478000 ns] [MONITOR] start asserted
[25483000 ns] [MONITOR] start asserted
[25488000 ns] [MONITOR] start asserted
[25493000 ns] [MONITOR] start asserted
[25498000 ns] [MONITOR] start asserted
[25498000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #849)
[25503000 ns] [MONITOR] start asserted
[25508000 ns] [MONITOR] start asserted
[25513000 ns] [MONITOR] start asserted
[25518000 ns] [MONITOR] start asserted
[25523000 ns] [MONITOR] start asserted
[25528000 ns] [MONITOR] start asserted
[25528000 ns] [MONITOR] Input handshake: data=0x0151 (pixel #850)
[25533000 ns] [MONITOR] start asserted
[25538000 ns] [MONITOR] start asserted
[25543000 ns] [MONITOR] start asserted
[25548000 ns] [MONITOR] start asserted
[25553000 ns] [MONITOR] start asserted
[25558000 ns] [MONITOR] start asserted
[25558000 ns] [MONITOR] Input handshake: data=0x0103 (pixel #851)
[25563000 ns] [MONITOR] start asserted
[25568000 ns] [MONITOR] start asserted
[25573000 ns] [MONITOR] start asserted
[25578000 ns] [MONITOR] start asserted
[25583000 ns] [MONITOR] start asserted
[25588000 ns] [MONITOR] start asserted
[25588000 ns] [MONITOR] Input handshake: data=0xfe61 (pixel #852)
[25593000 ns] [MONITOR] start asserted
[25598000 ns] [MONITOR] start asserted
[25603000 ns] [MONITOR] start asserted
[25608000 ns] [MONITOR] start asserted
[25613000 ns] [MONITOR] start asserted
[25618000 ns] [MONITOR] start asserted
[25618000 ns] [MONITOR] Input handshake: data=0xfd4d (pixel #853)
[25623000 ns] [MONITOR] start asserted
[25628000 ns] [MONITOR] start asserted
[25633000 ns] [MONITOR] start asserted
[25638000 ns] [MONITOR] start asserted
[25643000 ns] [MONITOR] start asserted
[25648000 ns] [MONITOR] start asserted
[25648000 ns] [MONITOR] Input handshake: data=0xfe7e (pixel #854)
[25653000 ns] [MONITOR] start asserted
[25658000 ns] [MONITOR] start asserted
[25663000 ns] [MONITOR] start asserted
[25668000 ns] [MONITOR] start asserted
[25673000 ns] [MONITOR] start asserted
[25678000 ns] [MONITOR] start asserted
[25678000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #855)
[25683000 ns] [MONITOR] start asserted
[25688000 ns] [MONITOR] start asserted
[25693000 ns] [MONITOR] start asserted
[25698000 ns] [MONITOR] start asserted
[25703000 ns] [MONITOR] start asserted
[25708000 ns] [MONITOR] start asserted
[25708000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #856)
[25713000 ns] [MONITOR] start asserted
[25718000 ns] [MONITOR] start asserted
[25723000 ns] [MONITOR] start asserted
[25728000 ns] [MONITOR] start asserted
[25733000 ns] [MONITOR] start asserted
[25738000 ns] [MONITOR] start asserted
[25738000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #857)
[25743000 ns] [MONITOR] start asserted
[25748000 ns] [MONITOR] start asserted
[25753000 ns] [MONITOR] start asserted
[25758000 ns] [MONITOR] start asserted
[25763000 ns] [MONITOR] start asserted
[25768000 ns] [MONITOR] start asserted
[25768000 ns] [MONITOR] Input handshake: data=0x0185 (pixel #858)
[25773000 ns] [MONITOR] start asserted
[25778000 ns] [MONITOR] start asserted
[25783000 ns] [MONITOR] start asserted
[25788000 ns] [MONITOR] start asserted
[25793000 ns] [MONITOR] start asserted
[25798000 ns] [MONITOR] start asserted
[25798000 ns] [MONITOR] Input handshake: data=0x01a8 (pixel #859)
[25803000 ns] [MONITOR] start asserted
[25808000 ns] [MONITOR] start asserted
[25813000 ns] [MONITOR] start asserted
[25818000 ns] [MONITOR] start asserted
[25823000 ns] [MONITOR] start asserted
[25828000 ns] [MONITOR] start asserted
[25828000 ns] [MONITOR] Input handshake: data=0x006d (pixel #860)
[25833000 ns] [MONITOR] start asserted
[25838000 ns] [MONITOR] start asserted
[25843000 ns] [MONITOR] start asserted
[25848000 ns] [MONITOR] start asserted
[25853000 ns] [MONITOR] start asserted
[25858000 ns] [MONITOR] start asserted
[25858000 ns] [MONITOR] Input handshake: data=0xfed4 (pixel #861)
[25863000 ns] [MONITOR] start asserted
[25868000 ns] [MONITOR] start asserted
[25873000 ns] [MONITOR] start asserted
[25878000 ns] [MONITOR] start asserted
[25883000 ns] [MONITOR] start asserted
[25888000 ns] [MONITOR] start asserted
[25888000 ns] [MONITOR] Input handshake: data=0xffa3 (pixel #862)
[25893000 ns] [MONITOR] start asserted
[25898000 ns] [MONITOR] start asserted
[25903000 ns] [MONITOR] start asserted
[25908000 ns] [MONITOR] start asserted
[25913000 ns] [MONITOR] start asserted
[25918000 ns] [MONITOR] start asserted
[25918000 ns] [MONITOR] Input handshake: data=0x017b (pixel #863)
[25923000 ns] [MONITOR] start asserted
[25928000 ns] [MONITOR] start asserted
[25933000 ns] [MONITOR] start asserted
[25938000 ns] [MONITOR] start asserted
[25943000 ns] [MONITOR] start asserted
[25948000 ns] [MONITOR] start asserted
[25948000 ns] [MONITOR] Input handshake: data=0x017c (pixel #864)
[25953000 ns] [MONITOR] start asserted
[25958000 ns] [MONITOR] start asserted
[25963000 ns] [MONITOR] start asserted
[25968000 ns] [MONITOR] start asserted
[25973000 ns] [MONITOR] start asserted
[25978000 ns] [MONITOR] start asserted
[25978000 ns] [MONITOR] Input handshake: data=0x01b0 (pixel #865)
[25983000 ns] [MONITOR] start asserted
[25988000 ns] [MONITOR] start asserted
[25993000 ns] [MONITOR] start asserted
[25998000 ns] [MONITOR] start asserted
[26003000 ns] [MONITOR] start asserted
[26008000 ns] [MONITOR] start asserted
[26008000 ns] [MONITOR] Input handshake: data=0x016c (pixel #866)
[26013000 ns] [MONITOR] start asserted
[26018000 ns] [MONITOR] start asserted
[26023000 ns] [MONITOR] start asserted
[26028000 ns] [MONITOR] start asserted
[26033000 ns] [MONITOR] start asserted
[26038000 ns] [MONITOR] start asserted
[26038000 ns] [MONITOR] Input handshake: data=0xffec (pixel #867)
[26043000 ns] [MONITOR] start asserted
[26048000 ns] [MONITOR] start asserted
[26053000 ns] [MONITOR] start asserted
[26058000 ns] [MONITOR] start asserted
[26063000 ns] [MONITOR] start asserted
[26068000 ns] [MONITOR] start asserted
[26068000 ns] [MONITOR] Input handshake: data=0xfd47 (pixel #868)
[26073000 ns] [MONITOR] start asserted
[26078000 ns] [MONITOR] start asserted
[26083000 ns] [MONITOR] start asserted
[26088000 ns] [MONITOR] start asserted
[26093000 ns] [MONITOR] start asserted
[26098000 ns] [MONITOR] start asserted
[26098000 ns] [MONITOR] Input handshake: data=0xfd73 (pixel #869)
[26103000 ns] [MONITOR] start asserted
[26108000 ns] [MONITOR] start asserted
[26113000 ns] [MONITOR] start asserted
[26118000 ns] [MONITOR] start asserted
[26123000 ns] [MONITOR] start asserted
[26128000 ns] [MONITOR] start asserted
[26128000 ns] [MONITOR] Input handshake: data=0xfd16 (pixel #870)
[26133000 ns] [MONITOR] start asserted
[26138000 ns] [MONITOR] start asserted
[26143000 ns] [MONITOR] start asserted
[26148000 ns] [MONITOR] start asserted
[26153000 ns] [MONITOR] start asserted
[26158000 ns] [MONITOR] start asserted
[26158000 ns] [MONITOR] Input handshake: data=0xfdf6 (pixel #871)
[26163000 ns] [MONITOR] start asserted
[26168000 ns] [MONITOR] start asserted
[26173000 ns] [MONITOR] start asserted
[26178000 ns] [MONITOR] start asserted
[26183000 ns] [MONITOR] start asserted
[26188000 ns] [MONITOR] start asserted
[26188000 ns] [MONITOR] Input handshake: data=0x00f8 (pixel #872)
[26193000 ns] [MONITOR] start asserted
[26198000 ns] [MONITOR] start asserted
[26203000 ns] [MONITOR] start asserted
[26208000 ns] [MONITOR] start asserted
[26213000 ns] [MONITOR] start asserted
[26218000 ns] [MONITOR] start asserted
[26218000 ns] [MONITOR] Input handshake: data=0x01d0 (pixel #873)
[26223000 ns] [MONITOR] start asserted
[26228000 ns] [MONITOR] start asserted
[26233000 ns] [MONITOR] start asserted
[26238000 ns] [MONITOR] start asserted
[26243000 ns] [MONITOR] start asserted
[26248000 ns] [MONITOR] start asserted
[26248000 ns] [MONITOR] Input handshake: data=0x037f (pixel #874)
[26253000 ns] [MONITOR] start asserted
[26258000 ns] [MONITOR] start asserted
[26263000 ns] [MONITOR] start asserted
[26268000 ns] [MONITOR] start asserted
[26273000 ns] [MONITOR] start asserted
[26278000 ns] [MONITOR] start asserted
[26278000 ns] [MONITOR] Input handshake: data=0x01e4 (pixel #875)
[26283000 ns] [MONITOR] start asserted
[26288000 ns] [MONITOR] start asserted
[26293000 ns] [MONITOR] start asserted
[26298000 ns] [MONITOR] start asserted
[26303000 ns] [MONITOR] start asserted
[26308000 ns] [MONITOR] start asserted
[26308000 ns] [MONITOR] Input handshake: data=0xfd9f (pixel #876)
[26313000 ns] [MONITOR] start asserted
[26318000 ns] [MONITOR] start asserted
[26323000 ns] [MONITOR] start asserted
[26328000 ns] [MONITOR] start asserted
[26333000 ns] [MONITOR] start asserted
[26338000 ns] [MONITOR] start asserted
[26338000 ns] [MONITOR] Input handshake: data=0xfdc5 (pixel #877)
[26343000 ns] [MONITOR] start asserted
[26348000 ns] [MONITOR] start asserted
[26353000 ns] [MONITOR] start asserted
[26358000 ns] [MONITOR] start asserted
[26363000 ns] [MONITOR] start asserted
[26368000 ns] [MONITOR] start asserted
[26368000 ns] [MONITOR] Input handshake: data=0xff37 (pixel #878)
[26373000 ns] [MONITOR] start asserted
[26378000 ns] [MONITOR] start asserted
[26383000 ns] [MONITOR] start asserted
[26388000 ns] [MONITOR] start asserted
[26393000 ns] [MONITOR] start asserted
[26398000 ns] [MONITOR] start asserted
[26398000 ns] [MONITOR] Input handshake: data=0xfed2 (pixel #879)
[26403000 ns] [MONITOR] start asserted
[26408000 ns] [MONITOR] start asserted
[26413000 ns] [MONITOR] start asserted
[26418000 ns] [MONITOR] start asserted
[26423000 ns] [MONITOR] start asserted
[26428000 ns] [MONITOR] start asserted
[26428000 ns] [MONITOR] Input handshake: data=0x040b (pixel #880)
[26433000 ns] [MONITOR] start asserted
[26438000 ns] [MONITOR] start asserted
[26443000 ns] [MONITOR] start asserted
[26448000 ns] [MONITOR] start asserted
[26453000 ns] [MONITOR] start asserted
[26458000 ns] [MONITOR] start asserted
[26458000 ns] [MONITOR] Input handshake: data=0x0755 (pixel #881)
[26463000 ns] [MONITOR] start asserted
[26468000 ns] [MONITOR] start asserted
[26473000 ns] [MONITOR] start asserted
[26478000 ns] [MONITOR] start asserted
[26483000 ns] [MONITOR] start asserted
[26488000 ns] [MONITOR] start asserted
[26488000 ns] [MONITOR] Input handshake: data=0xfeff (pixel #882)
[26493000 ns] [MONITOR] start asserted
[26498000 ns] [MONITOR] start asserted
[26503000 ns] [MONITOR] start asserted
[26508000 ns] [MONITOR] start asserted
[26513000 ns] [MONITOR] start asserted
[26518000 ns] [MONITOR] start asserted
[26518000 ns] [MONITOR] Input handshake: data=0xfa56 (pixel #883)
[26523000 ns] [MONITOR] start asserted
[26528000 ns] [MONITOR] start asserted
[26533000 ns] [MONITOR] start asserted
[26538000 ns] [MONITOR] start asserted
[26543000 ns] [MONITOR] start asserted
[26548000 ns] [MONITOR] start asserted
[26548000 ns] [MONITOR] Input handshake: data=0xfaab (pixel #884)
[26553000 ns] [MONITOR] start asserted
[26558000 ns] [MONITOR] start asserted
[26563000 ns] [MONITOR] start asserted
[26568000 ns] [MONITOR] start asserted
[26573000 ns] [MONITOR] start asserted
[26578000 ns] [MONITOR] start asserted
[26578000 ns] [MONITOR] Input handshake: data=0xff92 (pixel #885)
[26583000 ns] [MONITOR] start asserted
[26588000 ns] [MONITOR] start asserted
[26593000 ns] [MONITOR] start asserted
[26598000 ns] [MONITOR] start asserted
[26603000 ns] [MONITOR] start asserted
[26608000 ns] [MONITOR] start asserted
[26608000 ns] [MONITOR] Input handshake: data=0x0318 (pixel #886)
[26613000 ns] [MONITOR] start asserted
[26618000 ns] [MONITOR] start asserted
[26623000 ns] [MONITOR] start asserted
[26628000 ns] [MONITOR] start asserted
[26633000 ns] [MONITOR] start asserted
[26638000 ns] [MONITOR] start asserted
[26638000 ns] [MONITOR] Input handshake: data=0x02d4 (pixel #887)
[26643000 ns] [MONITOR] start asserted
[26648000 ns] [MONITOR] start asserted
[26653000 ns] [MONITOR] start asserted
[26658000 ns] [MONITOR] start asserted
[26663000 ns] [MONITOR] start asserted
[26668000 ns] [MONITOR] start asserted
[26668000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #888)
[26673000 ns] [MONITOR] start asserted
[26678000 ns] [MONITOR] start asserted
[26683000 ns] [MONITOR] start asserted
[26688000 ns] [MONITOR] start asserted
[26693000 ns] [MONITOR] start asserted
[26698000 ns] [MONITOR] start asserted
[26698000 ns] [MONITOR] Input handshake: data=0xfdec (pixel #889)
[26703000 ns] [MONITOR] start asserted
[26708000 ns] [MONITOR] start asserted
[26713000 ns] [MONITOR] start asserted
[26718000 ns] [MONITOR] start asserted
[26723000 ns] [MONITOR] start asserted
[26728000 ns] [MONITOR] start asserted
[26728000 ns] [MONITOR] Input handshake: data=0xfe47 (pixel #890)
[26733000 ns] [MONITOR] start asserted
[26738000 ns] [MONITOR] start asserted
[26743000 ns] [MONITOR] start asserted
[26748000 ns] [MONITOR] start asserted
[26753000 ns] [MONITOR] start asserted
[26758000 ns] [MONITOR] start asserted
[26758000 ns] [MONITOR] Input handshake: data=0x00e3 (pixel #891)
[26763000 ns] [MONITOR] start asserted
[26768000 ns] [MONITOR] start asserted
[26773000 ns] [MONITOR] start asserted
[26778000 ns] [MONITOR] start asserted
[26783000 ns] [MONITOR] start asserted
[26788000 ns] [MONITOR] start asserted
[26788000 ns] [MONITOR] Input handshake: data=0x041d (pixel #892)
[26793000 ns] [MONITOR] start asserted
[26798000 ns] [MONITOR] start asserted
[26803000 ns] [MONITOR] start asserted
[26808000 ns] [MONITOR] start asserted
[26813000 ns] [MONITOR] start asserted
[26818000 ns] [MONITOR] start asserted
[26818000 ns] [MONITOR] Input handshake: data=0x009a (pixel #893)
[26823000 ns] [MONITOR] start asserted
[26828000 ns] [MONITOR] start asserted
[26833000 ns] [MONITOR] start asserted
[26838000 ns] [MONITOR] start asserted
[26843000 ns] [MONITOR] start asserted
[26848000 ns] [MONITOR] start asserted
[26848000 ns] [MONITOR] Input handshake: data=0xfda9 (pixel #894)
[26853000 ns] [MONITOR] start asserted
[26858000 ns] [MONITOR] start asserted
[26863000 ns] [MONITOR] start asserted
[26868000 ns] [MONITOR] start asserted
[26873000 ns] [MONITOR] start asserted
[26878000 ns] [MONITOR] start asserted
[26878000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #895)
[26883000 ns] [MONITOR] start asserted
[26888000 ns] [MONITOR] start asserted
[26893000 ns] [MONITOR] start asserted
[26898000 ns] [MONITOR] start asserted
[26903000 ns] [MONITOR] start asserted
[26908000 ns] [MONITOR] start asserted
[26908000 ns] [MONITOR] Input handshake: data=0x0030 (pixel #896)
[26913000 ns] [MONITOR] start asserted
[26918000 ns] [MONITOR] start asserted
[26923000 ns] [MONITOR] start asserted
[26928000 ns] [MONITOR] start asserted
[26933000 ns] [MONITOR] start asserted
[26938000 ns] [MONITOR] start asserted
[26938000 ns] [MONITOR] Input handshake: data=0x0199 (pixel #897)
[26943000 ns] [MONITOR] start asserted
[26948000 ns] [MONITOR] start asserted
[26953000 ns] [MONITOR] start asserted
[26958000 ns] [MONITOR] start asserted
[26963000 ns] [MONITOR] start asserted
[26968000 ns] [MONITOR] start asserted
[26968000 ns] [MONITOR] Input handshake: data=0x0159 (pixel #898)
[26973000 ns] [MONITOR] start asserted
[26978000 ns] [MONITOR] start asserted
[26983000 ns] [MONITOR] start asserted
[26988000 ns] [MONITOR] start asserted
[26993000 ns] [MONITOR] start asserted
[26998000 ns] [MONITOR] start asserted
[26998000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #899)
[27003000 ns] [MONITOR] start asserted
[27008000 ns] [MONITOR] start asserted
[27013000 ns] [MONITOR] start asserted
[27018000 ns] [MONITOR] start asserted
[27023000 ns] [MONITOR] start asserted
[27028000 ns] [MONITOR] start asserted
[27028000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #900)
[27033000 ns] [MONITOR] start asserted
[27038000 ns] [MONITOR] start asserted
[27043000 ns] [MONITOR] start asserted
[27048000 ns] [MONITOR] start asserted
[27053000 ns] [MONITOR] start asserted
[27058000 ns] [MONITOR] start asserted
[27058000 ns] [MONITOR] Input handshake: data=0xfe59 (pixel #901)
[27063000 ns] [MONITOR] start asserted
[27068000 ns] [MONITOR] start asserted
[27073000 ns] [MONITOR] start asserted
[27078000 ns] [MONITOR] start asserted
[27083000 ns] [MONITOR] start asserted
[27088000 ns] [MONITOR] start asserted
[27088000 ns] [MONITOR] Input handshake: data=0xff6b (pixel #902)
[27093000 ns] [MONITOR] start asserted
[27098000 ns] [MONITOR] start asserted
[27103000 ns] [MONITOR] start asserted
[27108000 ns] [MONITOR] start asserted
[27113000 ns] [MONITOR] start asserted
[27118000 ns] [MONITOR] start asserted
[27118000 ns] [MONITOR] Input handshake: data=0x019c (pixel #903)
[27123000 ns] [MONITOR] start asserted
[27128000 ns] [MONITOR] start asserted
[27133000 ns] [MONITOR] start asserted
[27138000 ns] [MONITOR] start asserted
[27143000 ns] [MONITOR] start asserted
[27148000 ns] [MONITOR] start asserted
[27148000 ns] [MONITOR] Input handshake: data=0x0142 (pixel #904)
[27153000 ns] [MONITOR] start asserted
[27158000 ns] [MONITOR] start asserted
[27163000 ns] [MONITOR] start asserted
[27168000 ns] [MONITOR] start asserted
[27173000 ns] [MONITOR] start asserted
[27178000 ns] [MONITOR] start asserted
[27178000 ns] [MONITOR] Input handshake: data=0x01a1 (pixel #905)
[27183000 ns] [MONITOR] start asserted
[27188000 ns] [MONITOR] start asserted
[27193000 ns] [MONITOR] start asserted
[27198000 ns] [MONITOR] start asserted
[27203000 ns] [MONITOR] start asserted
[27208000 ns] [MONITOR] start asserted
[27208000 ns] [MONITOR] Input handshake: data=0x000d (pixel #906)
[27213000 ns] [MONITOR] start asserted
[27218000 ns] [MONITOR] start asserted
[27223000 ns] [MONITOR] start asserted
[27228000 ns] [MONITOR] start asserted
[27233000 ns] [MONITOR] start asserted
[27238000 ns] [MONITOR] start asserted
[27238000 ns] [MONITOR] Input handshake: data=0xfe50 (pixel #907)
[27243000 ns] [MONITOR] start asserted
[27248000 ns] [MONITOR] start asserted
[27253000 ns] [MONITOR] start asserted
[27258000 ns] [MONITOR] start asserted
[27263000 ns] [MONITOR] start asserted
[27268000 ns] [MONITOR] start asserted
[27268000 ns] [MONITOR] Input handshake: data=0xfcd0 (pixel #908)
[27273000 ns] [MONITOR] start asserted
[27278000 ns] [MONITOR] start asserted
[27283000 ns] [MONITOR] start asserted
[27288000 ns] [MONITOR] start asserted
[27293000 ns] [MONITOR] start asserted
[27298000 ns] [MONITOR] start asserted
[27298000 ns] [MONITOR] Input handshake: data=0xfddb (pixel #909)
[27303000 ns] [MONITOR] start asserted
[27308000 ns] [MONITOR] start asserted
[27313000 ns] [MONITOR] start asserted
[27318000 ns] [MONITOR] start asserted
[27323000 ns] [MONITOR] start asserted
[27328000 ns] [MONITOR] start asserted
[27328000 ns] [MONITOR] Input handshake: data=0x02c9 (pixel #910)
[27333000 ns] [MONITOR] start asserted
[27338000 ns] [MONITOR] start asserted
[27343000 ns] [MONITOR] start asserted
[27348000 ns] [MONITOR] start asserted
[27353000 ns] [MONITOR] start asserted
[27358000 ns] [MONITOR] start asserted
[27358000 ns] [MONITOR] Input handshake: data=0x0272 (pixel #911)
[27363000 ns] [MONITOR] start asserted
[27368000 ns] [MONITOR] start asserted
[27373000 ns] [MONITOR] start asserted
[27378000 ns] [MONITOR] start asserted
[27383000 ns] [MONITOR] start asserted
[27388000 ns] [MONITOR] start asserted
[27388000 ns] [MONITOR] Input handshake: data=0x0272 (pixel #912)
[27393000 ns] [MONITOR] start asserted
[27398000 ns] [MONITOR] start asserted
[27403000 ns] [MONITOR] start asserted
[27408000 ns] [MONITOR] start asserted
[27413000 ns] [MONITOR] start asserted
[27418000 ns] [MONITOR] start asserted
[27418000 ns] [MONITOR] Input handshake: data=0x00aa (pixel #913)
[27423000 ns] [MONITOR] start asserted
[27428000 ns] [MONITOR] start asserted
[27433000 ns] [MONITOR] start asserted
[27438000 ns] [MONITOR] start asserted
[27443000 ns] [MONITOR] start asserted
[27448000 ns] [MONITOR] start asserted
[27448000 ns] [MONITOR] Input handshake: data=0xfeda (pixel #914)
[27453000 ns] [MONITOR] start asserted
[27458000 ns] [MONITOR] start asserted
[27463000 ns] [MONITOR] start asserted
[27468000 ns] [MONITOR] start asserted
[27473000 ns] [MONITOR] start asserted
[27478000 ns] [MONITOR] start asserted
[27478000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #915)
[27483000 ns] [MONITOR] start asserted
[27488000 ns] [MONITOR] start asserted
[27493000 ns] [MONITOR] start asserted
[27498000 ns] [MONITOR] start asserted
[27503000 ns] [MONITOR] start asserted
[27508000 ns] [MONITOR] start asserted
[27508000 ns] [MONITOR] Input handshake: data=0xffa3 (pixel #916)
[27513000 ns] [MONITOR] start asserted
[27518000 ns] [MONITOR] start asserted
[27523000 ns] [MONITOR] start asserted
[27528000 ns] [MONITOR] start asserted
[27533000 ns] [MONITOR] start asserted
[27538000 ns] [MONITOR] start asserted
[27538000 ns] [MONITOR] Input handshake: data=0xff46 (pixel #917)
[27543000 ns] [MONITOR] start asserted
[27548000 ns] [MONITOR] start asserted
[27553000 ns] [MONITOR] start asserted
[27558000 ns] [MONITOR] start asserted
[27563000 ns] [MONITOR] start asserted
[27568000 ns] [MONITOR] start asserted
[27568000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #918)
[27573000 ns] [MONITOR] start asserted
[27578000 ns] [MONITOR] start asserted
[27583000 ns] [MONITOR] start asserted
[27588000 ns] [MONITOR] start asserted
[27593000 ns] [MONITOR] start asserted
[27598000 ns] [MONITOR] start asserted
[27598000 ns] [MONITOR] Input handshake: data=0xfffd (pixel #919)
[27603000 ns] [MONITOR] start asserted
[27608000 ns] [MONITOR] start asserted
[27613000 ns] [MONITOR] start asserted
[27618000 ns] [MONITOR] start asserted
[27623000 ns] [MONITOR] start asserted
[27628000 ns] [MONITOR] start asserted
[27628000 ns] [MONITOR] Input handshake: data=0x013c (pixel #920)
[27633000 ns] [MONITOR] start asserted
[27638000 ns] [MONITOR] start asserted
[27643000 ns] [MONITOR] start asserted
[27648000 ns] [MONITOR] start asserted
[27653000 ns] [MONITOR] start asserted
[27658000 ns] [MONITOR] start asserted
[27658000 ns] [MONITOR] Input handshake: data=0x00fc (pixel #921)
[27663000 ns] [MONITOR] start asserted
[27668000 ns] [MONITOR] start asserted
[27673000 ns] [MONITOR] start asserted
[27678000 ns] [MONITOR] start asserted
[27683000 ns] [MONITOR] start asserted
[27688000 ns] [MONITOR] start asserted
[27688000 ns] [MONITOR] Input handshake: data=0x006b (pixel #922)
[27693000 ns] [MONITOR] start asserted
[27698000 ns] [MONITOR] start asserted
[27703000 ns] [MONITOR] start asserted
[27708000 ns] [MONITOR] start asserted
[27713000 ns] [MONITOR] start asserted
[27718000 ns] [MONITOR] start asserted
[27718000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #923)
[27723000 ns] [MONITOR] start asserted
[27728000 ns] [MONITOR] start asserted
[27733000 ns] [MONITOR] start asserted
[27738000 ns] [MONITOR] start asserted
[27743000 ns] [MONITOR] start asserted
[27748000 ns] [MONITOR] start asserted
[27748000 ns] [MONITOR] Input handshake: data=0xff13 (pixel #924)
[27753000 ns] [MONITOR] start asserted
[27758000 ns] [MONITOR] start asserted
[27763000 ns] [MONITOR] start asserted
[27768000 ns] [MONITOR] start asserted
[27773000 ns] [MONITOR] start asserted
[27778000 ns] [MONITOR] start asserted
[27778000 ns] [MONITOR] Input handshake: data=0x0013 (pixel #925)
[27783000 ns] [MONITOR] start asserted
[27788000 ns] [MONITOR] start asserted
[27793000 ns] [MONITOR] start asserted
[27798000 ns] [MONITOR] start asserted
[27803000 ns] [MONITOR] start asserted
[27808000 ns] [MONITOR] start asserted
[27808000 ns] [MONITOR] Input handshake: data=0xffe5 (pixel #926)
[27813000 ns] [MONITOR] start asserted
[27818000 ns] [MONITOR] start asserted
[27823000 ns] [MONITOR] start asserted
[27828000 ns] [MONITOR] start asserted
[27833000 ns] [MONITOR] start asserted
[27838000 ns] [MONITOR] start asserted
[27838000 ns] [MONITOR] Input handshake: data=0x00aa (pixel #927)
[27843000 ns] [MONITOR] start asserted
[27848000 ns] [MONITOR] start asserted
[27853000 ns] [MONITOR] start asserted
[27858000 ns] [MONITOR] start asserted
[27863000 ns] [MONITOR] start asserted
[27868000 ns] [MONITOR] start asserted
[27868000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #928)
[27873000 ns] [MONITOR] start asserted
[27878000 ns] [MONITOR] start asserted
[27883000 ns] [MONITOR] start asserted
[27888000 ns] [MONITOR] start asserted
[27893000 ns] [MONITOR] start asserted
[27898000 ns] [MONITOR] start asserted
[27898000 ns] [MONITOR] Input handshake: data=0x0048 (pixel #929)
[27903000 ns] [MONITOR] start asserted
[27908000 ns] [MONITOR] start asserted
[27913000 ns] [MONITOR] start asserted
[27918000 ns] [MONITOR] start asserted
[27923000 ns] [MONITOR] start asserted
[27928000 ns] [MONITOR] start asserted
[27928000 ns] [MONITOR] Input handshake: data=0x00a0 (pixel #930)
[27933000 ns] [MONITOR] start asserted
[27938000 ns] [MONITOR] start asserted
[27943000 ns] [MONITOR] start asserted
[27948000 ns] [MONITOR] start asserted
[27953000 ns] [MONITOR] start asserted
[27958000 ns] [MONITOR] start asserted
[27958000 ns] [MONITOR] Input handshake: data=0xff41 (pixel #931)
[27963000 ns] [MONITOR] start asserted
[27968000 ns] [MONITOR] start asserted
[27973000 ns] [MONITOR] start asserted
[27978000 ns] [MONITOR] start asserted
[27983000 ns] [MONITOR] start asserted
[27988000 ns] [MONITOR] start asserted
[27988000 ns] [MONITOR] Input handshake: data=0xff93 (pixel #932)
[27993000 ns] [MONITOR] start asserted
[27998000 ns] [MONITOR] start asserted
[28003000 ns] [MONITOR] start asserted
[28008000 ns] [MONITOR] start asserted
[28013000 ns] [MONITOR] start asserted
[28018000 ns] [MONITOR] start asserted
[28018000 ns] [MONITOR] Input handshake: data=0xfefc (pixel #933)
[28023000 ns] [MONITOR] start asserted
[28028000 ns] [MONITOR] start asserted
[28033000 ns] [MONITOR] start asserted
[28038000 ns] [MONITOR] start asserted
[28043000 ns] [MONITOR] start asserted
[28048000 ns] [MONITOR] start asserted
[28048000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #934)
[28053000 ns] [MONITOR] start asserted
[28058000 ns] [MONITOR] start asserted
[28063000 ns] [MONITOR] start asserted
[28068000 ns] [MONITOR] start asserted
[28073000 ns] [MONITOR] start asserted
[28078000 ns] [MONITOR] start asserted
[28078000 ns] [MONITOR] Input handshake: data=0x00e8 (pixel #935)
[28083000 ns] [MONITOR] start asserted
[28088000 ns] [MONITOR] start asserted
[28093000 ns] [MONITOR] start asserted
[28098000 ns] [MONITOR] start asserted
[28103000 ns] [MONITOR] start asserted
[28108000 ns] [MONITOR] start asserted
[28108000 ns] [MONITOR] Input handshake: data=0x010e (pixel #936)
[28113000 ns] [MONITOR] start asserted
[28118000 ns] [MONITOR] start asserted
[28123000 ns] [MONITOR] start asserted
[28128000 ns] [MONITOR] start asserted
[28133000 ns] [MONITOR] start asserted
[28138000 ns] [MONITOR] start asserted
[28138000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #937)
[28143000 ns] [MONITOR] start asserted
[28148000 ns] [MONITOR] start asserted
[28153000 ns] [MONITOR] start asserted
[28158000 ns] [MONITOR] start asserted
[28163000 ns] [MONITOR] start asserted
[28168000 ns] [MONITOR] start asserted
[28168000 ns] [MONITOR] Input handshake: data=0xff7d (pixel #938)
[28173000 ns] [MONITOR] start asserted
[28178000 ns] [MONITOR] start asserted
[28183000 ns] [MONITOR] start asserted
[28188000 ns] [MONITOR] start asserted
[28193000 ns] [MONITOR] start asserted
[28198000 ns] [MONITOR] start asserted
[28198000 ns] [MONITOR] Input handshake: data=0xfeba (pixel #939)
[28203000 ns] [MONITOR] start asserted
[28208000 ns] [MONITOR] start asserted
[28213000 ns] [MONITOR] start asserted
[28218000 ns] [MONITOR] start asserted
[28223000 ns] [MONITOR] start asserted
[28228000 ns] [MONITOR] start asserted
[28228000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #940)
[28233000 ns] [MONITOR] start asserted
[28238000 ns] [MONITOR] start asserted
[28243000 ns] [MONITOR] start asserted
[28248000 ns] [MONITOR] start asserted
[28253000 ns] [MONITOR] start asserted
[28258000 ns] [MONITOR] start asserted
[28258000 ns] [MONITOR] Input handshake: data=0x011b (pixel #941)
[28263000 ns] [MONITOR] start asserted
[28268000 ns] [MONITOR] start asserted
[28273000 ns] [MONITOR] start asserted
[28278000 ns] [MONITOR] start asserted
[28283000 ns] [MONITOR] start asserted
[28288000 ns] [MONITOR] start asserted
[28288000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #942)
[28293000 ns] [MONITOR] start asserted
[28298000 ns] [MONITOR] start asserted
[28303000 ns] [MONITOR] start asserted
[28308000 ns] [MONITOR] start asserted
[28313000 ns] [MONITOR] start asserted
[28318000 ns] [MONITOR] start asserted
[28318000 ns] [MONITOR] Input handshake: data=0x0153 (pixel #943)
[28323000 ns] [MONITOR] start asserted
[28328000 ns] [MONITOR] start asserted
[28333000 ns] [MONITOR] start asserted
[28338000 ns] [MONITOR] start asserted
[28343000 ns] [MONITOR] start asserted
[28348000 ns] [MONITOR] start asserted
[28348000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #944)
[28353000 ns] [MONITOR] start asserted
[28358000 ns] [MONITOR] start asserted
[28363000 ns] [MONITOR] start asserted
[28368000 ns] [MONITOR] start asserted
[28373000 ns] [MONITOR] start asserted
[28378000 ns] [MONITOR] start asserted
[28378000 ns] [MONITOR] Input handshake: data=0xfed6 (pixel #945)
[28383000 ns] [MONITOR] start asserted
[28388000 ns] [MONITOR] start asserted
[28393000 ns] [MONITOR] start asserted
[28398000 ns] [MONITOR] start asserted
[28403000 ns] [MONITOR] start asserted
[28408000 ns] [MONITOR] start asserted
[28408000 ns] [MONITOR] Input handshake: data=0xff01 (pixel #946)
[28413000 ns] [MONITOR] start asserted
[28418000 ns] [MONITOR] start asserted
[28423000 ns] [MONITOR] start asserted
[28428000 ns] [MONITOR] start asserted
[28433000 ns] [MONITOR] start asserted
[28438000 ns] [MONITOR] start asserted
[28438000 ns] [MONITOR] Input handshake: data=0xfd8d (pixel #947)
[28443000 ns] [MONITOR] start asserted
[28448000 ns] [MONITOR] start asserted
[28453000 ns] [MONITOR] start asserted
[28458000 ns] [MONITOR] start asserted
[28463000 ns] [MONITOR] start asserted
[28468000 ns] [MONITOR] start asserted
[28468000 ns] [MONITOR] Input handshake: data=0xfff0 (pixel #948)
[28473000 ns] [MONITOR] start asserted
[28478000 ns] [MONITOR] start asserted
[28483000 ns] [MONITOR] start asserted
[28488000 ns] [MONITOR] start asserted
[28493000 ns] [MONITOR] start asserted
[28498000 ns] [MONITOR] start asserted
[28498000 ns] [MONITOR] Input handshake: data=0x0257 (pixel #949)
[28503000 ns] [MONITOR] start asserted
[28508000 ns] [MONITOR] start asserted
[28513000 ns] [MONITOR] start asserted
[28518000 ns] [MONITOR] start asserted
[28523000 ns] [MONITOR] start asserted
[28528000 ns] [MONITOR] start asserted
[28528000 ns] [MONITOR] Input handshake: data=0x037d (pixel #950)
[28533000 ns] [MONITOR] start asserted
[28538000 ns] [MONITOR] start asserted
[28543000 ns] [MONITOR] start asserted
[28548000 ns] [MONITOR] start asserted
[28553000 ns] [MONITOR] start asserted
[28558000 ns] [MONITOR] start asserted
[28558000 ns] [MONITOR] Input handshake: data=0x01eb (pixel #951)
[28563000 ns] [MONITOR] start asserted
[28568000 ns] [MONITOR] start asserted
[28573000 ns] [MONITOR] start asserted
[28578000 ns] [MONITOR] start asserted
[28583000 ns] [MONITOR] start asserted
[28588000 ns] [MONITOR] start asserted
[28588000 ns] [MONITOR] Input handshake: data=0xfdea (pixel #952)
[28593000 ns] [MONITOR] start asserted
[28598000 ns] [MONITOR] start asserted
[28603000 ns] [MONITOR] start asserted
[28608000 ns] [MONITOR] start asserted
[28613000 ns] [MONITOR] start asserted
[28618000 ns] [MONITOR] start asserted
[28618000 ns] [MONITOR] Input handshake: data=0xff16 (pixel #953)
[28623000 ns] [MONITOR] start asserted
[28628000 ns] [MONITOR] start asserted
[28633000 ns] [MONITOR] start asserted
[28638000 ns] [MONITOR] start asserted
[28643000 ns] [MONITOR] start asserted
[28648000 ns] [MONITOR] start asserted
[28648000 ns] [MONITOR] Input handshake: data=0xfd9c (pixel #954)
[28653000 ns] [MONITOR] start asserted
[28658000 ns] [MONITOR] start asserted
[28663000 ns] [MONITOR] start asserted
[28668000 ns] [MONITOR] start asserted
[28673000 ns] [MONITOR] start asserted
[28678000 ns] [MONITOR] start asserted
[28678000 ns] [MONITOR] Input handshake: data=0xfcc5 (pixel #955)
[28683000 ns] [MONITOR] start asserted
[28688000 ns] [MONITOR] start asserted
[28693000 ns] [MONITOR] start asserted
[28698000 ns] [MONITOR] start asserted
[28703000 ns] [MONITOR] start asserted
[28708000 ns] [MONITOR] start asserted
[28708000 ns] [MONITOR] Input handshake: data=0x00bf (pixel #956)
[28713000 ns] [MONITOR] start asserted
[28718000 ns] [MONITOR] start asserted
[28723000 ns] [MONITOR] start asserted
[28728000 ns] [MONITOR] start asserted
[28733000 ns] [MONITOR] start asserted
[28738000 ns] [MONITOR] start asserted
[28738000 ns] [MONITOR] Input handshake: data=0x02a5 (pixel #957)
[28743000 ns] [MONITOR] start asserted
[28748000 ns] [MONITOR] start asserted
[28753000 ns] [MONITOR] start asserted
[28758000 ns] [MONITOR] start asserted
[28763000 ns] [MONITOR] start asserted
[28768000 ns] [MONITOR] start asserted
[28768000 ns] [MONITOR] Input handshake: data=0x00f8 (pixel #958)
[28773000 ns] [MONITOR] start asserted
[28778000 ns] [MONITOR] start asserted
[28783000 ns] [MONITOR] start asserted
[28788000 ns] [MONITOR] start asserted
[28793000 ns] [MONITOR] start asserted
[28798000 ns] [MONITOR] start asserted
[28798000 ns] [MONITOR] Input handshake: data=0xff27 (pixel #959)
[28803000 ns] [MONITOR] start asserted
[28808000 ns] [MONITOR] start asserted
[28813000 ns] [MONITOR] start asserted
[28818000 ns] [MONITOR] start asserted
[28823000 ns] [MONITOR] start asserted
[28828000 ns] [MONITOR] start asserted
[28828000 ns] [MONITOR] Input handshake: data=0xff8a (pixel #960)
[28833000 ns] [MONITOR] start asserted
[28838000 ns] [MONITOR] start asserted
[28843000 ns] [MONITOR] start asserted
[28848000 ns] [MONITOR] start asserted
[28853000 ns] [MONITOR] start asserted
[28858000 ns] [MONITOR] start asserted
[28858000 ns] [MONITOR] Input handshake: data=0x00fc (pixel #961)
[28863000 ns] [MONITOR] start asserted
[28868000 ns] [MONITOR] start asserted
[28873000 ns] [MONITOR] start asserted
[28878000 ns] [MONITOR] start asserted
[28883000 ns] [MONITOR] start asserted
[28888000 ns] [MONITOR] start asserted
[28888000 ns] [MONITOR] Input handshake: data=0x016a (pixel #962)
[28893000 ns] [MONITOR] start asserted
[28898000 ns] [MONITOR] start asserted
[28903000 ns] [MONITOR] start asserted
[28908000 ns] [MONITOR] start asserted
[28913000 ns] [MONITOR] start asserted
[28918000 ns] [MONITOR] start asserted
[28918000 ns] [MONITOR] Input handshake: data=0xffb9 (pixel #963)
[28923000 ns] [MONITOR] start asserted
[28928000 ns] [MONITOR] start asserted
[28933000 ns] [MONITOR] start asserted
[28938000 ns] [MONITOR] start asserted
[28943000 ns] [MONITOR] start asserted
[28948000 ns] [MONITOR] start asserted
[28948000 ns] [MONITOR] Input handshake: data=0xff4d (pixel #964)
[28953000 ns] [MONITOR] start asserted
[28958000 ns] [MONITOR] start asserted
[28963000 ns] [MONITOR] start asserted
[28968000 ns] [MONITOR] start asserted
[28973000 ns] [MONITOR] start asserted
[28978000 ns] [MONITOR] start asserted
[28978000 ns] [MONITOR] Input handshake: data=0xff6f (pixel #965)
[28983000 ns] [MONITOR] start asserted
[28988000 ns] [MONITOR] start asserted
[28993000 ns] [MONITOR] start asserted
[28998000 ns] [MONITOR] start asserted
[29003000 ns] [MONITOR] start asserted
[29008000 ns] [MONITOR] start asserted
[29008000 ns] [MONITOR] Input handshake: data=0x003c (pixel #966)
[29013000 ns] [MONITOR] start asserted
[29018000 ns] [MONITOR] start asserted
[29023000 ns] [MONITOR] start asserted
[29028000 ns] [MONITOR] start asserted
[29033000 ns] [MONITOR] start asserted
[29038000 ns] [MONITOR] start asserted
[29038000 ns] [MONITOR] Input handshake: data=0x0175 (pixel #967)
[29043000 ns] [MONITOR] start asserted
[29048000 ns] [MONITOR] start asserted
[29053000 ns] [MONITOR] start asserted
[29058000 ns] [MONITOR] start asserted
[29063000 ns] [MONITOR] start asserted
[29068000 ns] [MONITOR] start asserted
[29068000 ns] [MONITOR] Input handshake: data=0xfe94 (pixel #968)
[29073000 ns] [MONITOR] start asserted
[29078000 ns] [MONITOR] start asserted
[29083000 ns] [MONITOR] start asserted
[29088000 ns] [MONITOR] start asserted
[29093000 ns] [MONITOR] start asserted
[29098000 ns] [MONITOR] start asserted
[29098000 ns] [MONITOR] Input handshake: data=0xff15 (pixel #969)
[29103000 ns] [MONITOR] start asserted
[29108000 ns] [MONITOR] start asserted
[29113000 ns] [MONITOR] start asserted
[29118000 ns] [MONITOR] start asserted
[29123000 ns] [MONITOR] start asserted
[29128000 ns] [MONITOR] start asserted
[29128000 ns] [MONITOR] Input handshake: data=0x002d (pixel #970)
[29133000 ns] [MONITOR] start asserted
[29138000 ns] [MONITOR] start asserted
[29143000 ns] [MONITOR] start asserted
[29148000 ns] [MONITOR] start asserted
[29153000 ns] [MONITOR] start asserted
[29158000 ns] [MONITOR] start asserted
[29158000 ns] [MONITOR] Input handshake: data=0xff72 (pixel #971)
[29163000 ns] [MONITOR] start asserted
[29168000 ns] [MONITOR] start asserted
[29173000 ns] [MONITOR] start asserted
[29178000 ns] [MONITOR] start asserted
[29183000 ns] [MONITOR] start asserted
[29188000 ns] [MONITOR] start asserted
[29188000 ns] [MONITOR] Input handshake: data=0x008f (pixel #972)
[29193000 ns] [MONITOR] start asserted
[29198000 ns] [MONITOR] start asserted
[29203000 ns] [MONITOR] start asserted
[29208000 ns] [MONITOR] start asserted
[29213000 ns] [MONITOR] start asserted
[29218000 ns] [MONITOR] start asserted
[29218000 ns] [MONITOR] Input handshake: data=0x003c (pixel #973)
[29223000 ns] [MONITOR] start asserted
[29228000 ns] [MONITOR] start asserted
[29233000 ns] [MONITOR] start asserted
[29238000 ns] [MONITOR] start asserted
[29243000 ns] [MONITOR] start asserted
[29248000 ns] [MONITOR] start asserted
[29248000 ns] [MONITOR] Input handshake: data=0xffb5 (pixel #974)
[29253000 ns] [MONITOR] start asserted
[29258000 ns] [MONITOR] start asserted
[29263000 ns] [MONITOR] start asserted
[29268000 ns] [MONITOR] start asserted
[29273000 ns] [MONITOR] start asserted
[29278000 ns] [MONITOR] start asserted
[29278000 ns] [MONITOR] Input handshake: data=0x01b2 (pixel #975)
[29283000 ns] [MONITOR] start asserted
[29288000 ns] [MONITOR] start asserted
[29293000 ns] [MONITOR] start asserted
[29298000 ns] [MONITOR] start asserted
[29303000 ns] [MONITOR] start asserted
[29308000 ns] [MONITOR] start asserted
[29308000 ns] [MONITOR] Input handshake: data=0x01e4 (pixel #976)
[29313000 ns] [MONITOR] start asserted
[29318000 ns] [MONITOR] start asserted
[29323000 ns] [MONITOR] start asserted
[29328000 ns] [MONITOR] start asserted
[29333000 ns] [MONITOR] start asserted
[29338000 ns] [MONITOR] start asserted
[29338000 ns] [MONITOR] Input handshake: data=0x003d (pixel #977)
[29343000 ns] [MONITOR] start asserted
[29348000 ns] [MONITOR] start asserted
[29353000 ns] [MONITOR] start asserted
[29358000 ns] [MONITOR] start asserted
[29363000 ns] [MONITOR] start asserted
[29368000 ns] [MONITOR] start asserted
[29368000 ns] [MONITOR] Input handshake: data=0xfe8c (pixel #978)
[29373000 ns] [MONITOR] start asserted
[29378000 ns] [MONITOR] start asserted
[29383000 ns] [MONITOR] start asserted
[29388000 ns] [MONITOR] start asserted
[29393000 ns] [MONITOR] start asserted
[29398000 ns] [MONITOR] start asserted
[29398000 ns] [MONITOR] Input handshake: data=0xfde7 (pixel #979)
[29403000 ns] [MONITOR] start asserted
[29408000 ns] [MONITOR] start asserted
[29413000 ns] [MONITOR] start asserted
[29418000 ns] [MONITOR] start asserted
[29423000 ns] [MONITOR] start asserted
[29428000 ns] [MONITOR] start asserted
[29428000 ns] [MONITOR] Input handshake: data=0xfc26 (pixel #980)
[29433000 ns] [MONITOR] start asserted
[29438000 ns] [MONITOR] start asserted
[29443000 ns] [MONITOR] start asserted
[29448000 ns] [MONITOR] start asserted
[29453000 ns] [MONITOR] start asserted
[29458000 ns] [MONITOR] start asserted
[29458000 ns] [MONITOR] Input handshake: data=0xfead (pixel #981)
[29463000 ns] [MONITOR] start asserted
[29468000 ns] [MONITOR] start asserted
[29473000 ns] [MONITOR] start asserted
[29478000 ns] [MONITOR] start asserted
[29483000 ns] [MONITOR] start asserted
[29488000 ns] [MONITOR] start asserted
[29488000 ns] [MONITOR] Input handshake: data=0x03a9 (pixel #982)
[29493000 ns] [MONITOR] start asserted
[29498000 ns] [MONITOR] start asserted
[29503000 ns] [MONITOR] start asserted
[29508000 ns] [MONITOR] start asserted
[29513000 ns] [MONITOR] start asserted
[29518000 ns] [MONITOR] start asserted
[29518000 ns] [MONITOR] Input handshake: data=0x02e6 (pixel #983)
[29523000 ns] [MONITOR] start asserted
[29528000 ns] [MONITOR] start asserted
[29533000 ns] [MONITOR] start asserted
[29538000 ns] [MONITOR] start asserted
[29543000 ns] [MONITOR] start asserted
[29548000 ns] [MONITOR] start asserted
[29548000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #984)
[29553000 ns] [MONITOR] start asserted
[29558000 ns] [MONITOR] start asserted
[29563000 ns] [MONITOR] start asserted
[29568000 ns] [MONITOR] start asserted
[29573000 ns] [MONITOR] start asserted
[29578000 ns] [MONITOR] start asserted
[29578000 ns] [MONITOR] Input handshake: data=0x0093 (pixel #985)
[29583000 ns] [MONITOR] start asserted
[29588000 ns] [MONITOR] start asserted
[29593000 ns] [MONITOR] start asserted
[29598000 ns] [MONITOR] start asserted
[29603000 ns] [MONITOR] start asserted
[29608000 ns] [MONITOR] start asserted
[29608000 ns] [MONITOR] Input handshake: data=0xfe63 (pixel #986)
[29613000 ns] [MONITOR] start asserted
[29618000 ns] [MONITOR] start asserted
[29623000 ns] [MONITOR] start asserted
[29628000 ns] [MONITOR] start asserted
[29633000 ns] [MONITOR] start asserted
[29638000 ns] [MONITOR] start asserted
[29638000 ns] [MONITOR] Input handshake: data=0xfeb2 (pixel #987)
[29643000 ns] [MONITOR] start asserted
[29648000 ns] [MONITOR] start asserted
[29653000 ns] [MONITOR] start asserted
[29658000 ns] [MONITOR] start asserted
[29663000 ns] [MONITOR] start asserted
[29668000 ns] [MONITOR] start asserted
[29668000 ns] [MONITOR] Input handshake: data=0xfe61 (pixel #988)
[29673000 ns] [MONITOR] start asserted
[29678000 ns] [MONITOR] start asserted
[29683000 ns] [MONITOR] start asserted
[29688000 ns] [MONITOR] start asserted
[29693000 ns] [MONITOR] start asserted
[29698000 ns] [MONITOR] start asserted
[29698000 ns] [MONITOR] Input handshake: data=0xffba (pixel #989)
[29703000 ns] [MONITOR] start asserted
[29708000 ns] [MONITOR] start asserted
[29713000 ns] [MONITOR] start asserted
[29718000 ns] [MONITOR] start asserted
[29723000 ns] [MONITOR] start asserted
[29728000 ns] [MONITOR] start asserted
[29728000 ns] [MONITOR] Input handshake: data=0x02a9 (pixel #990)
[29733000 ns] [MONITOR] start asserted
[29738000 ns] [MONITOR] start asserted
[29743000 ns] [MONITOR] start asserted
[29748000 ns] [MONITOR] start asserted
[29753000 ns] [MONITOR] start asserted
[29758000 ns] [MONITOR] start asserted
[29758000 ns] [MONITOR] Input handshake: data=0xffee (pixel #991)
[29763000 ns] [MONITOR] start asserted
[29768000 ns] [MONITOR] start asserted
[29773000 ns] [MONITOR] start asserted
[29778000 ns] [MONITOR] start asserted
[29783000 ns] [MONITOR] start asserted
[29788000 ns] [MONITOR] start asserted
[29788000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #992)
[29793000 ns] [MONITOR] start asserted
[29798000 ns] [MONITOR] start asserted
[29803000 ns] [MONITOR] start asserted
[29808000 ns] [MONITOR] start asserted
[29813000 ns] [MONITOR] start asserted
[29818000 ns] [MONITOR] start asserted
[29818000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #993)
[29823000 ns] [MONITOR] start asserted
[29828000 ns] [MONITOR] start asserted
[29833000 ns] [MONITOR] start asserted
[29838000 ns] [MONITOR] start asserted
[29843000 ns] [MONITOR] start asserted
[29848000 ns] [MONITOR] start asserted
[29848000 ns] [MONITOR] Input handshake: data=0x00b7 (pixel #994)
[29853000 ns] [MONITOR] start asserted
[29858000 ns] [MONITOR] start asserted
[29863000 ns] [MONITOR] start asserted
[29868000 ns] [MONITOR] start asserted
[29873000 ns] [MONITOR] start asserted
[29878000 ns] [MONITOR] start asserted
[29878000 ns] [MONITOR] Input handshake: data=0x0015 (pixel #995)
[29883000 ns] [MONITOR] start asserted
[29888000 ns] [MONITOR] start asserted
[29893000 ns] [MONITOR] start asserted
[29898000 ns] [MONITOR] start asserted
[29903000 ns] [MONITOR] start asserted
[29908000 ns] [MONITOR] start asserted
[29908000 ns] [MONITOR] Input handshake: data=0xfdbc (pixel #996)
[29913000 ns] [MONITOR] start asserted
[29918000 ns] [MONITOR] start asserted
[29923000 ns] [MONITOR] start asserted
[29928000 ns] [MONITOR] start asserted
[29933000 ns] [MONITOR] start asserted
[29938000 ns] [MONITOR] start asserted
[29938000 ns] [MONITOR] Input handshake: data=0xfeb3 (pixel #997)
[29943000 ns] [MONITOR] start asserted
[29948000 ns] [MONITOR] start asserted
[29953000 ns] [MONITOR] start asserted
[29958000 ns] [MONITOR] start asserted
[29963000 ns] [MONITOR] start asserted
[29968000 ns] [MONITOR] start asserted
[29968000 ns] [MONITOR] Input handshake: data=0x001d (pixel #998)
[29973000 ns] [MONITOR] start asserted
[29978000 ns] [MONITOR] start asserted
[29983000 ns] [MONITOR] start asserted
[29988000 ns] [MONITOR] start asserted
[29993000 ns] [MONITOR] start asserted
[29998000 ns] [MONITOR] start asserted
[29998000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #999)
[30003000 ns] [MONITOR] start asserted
[30008000 ns] [MONITOR] start asserted
[30013000 ns] [MONITOR] start asserted
[30018000 ns] [MONITOR] start asserted
[30023000 ns] [MONITOR] start asserted
[30028000 ns] [MONITOR] start asserted
[30028000 ns] [MONITOR] Input handshake: data=0x0168 (pixel #1000)
[30033000 ns] [MONITOR] start asserted
[30038000 ns] [MONITOR] start asserted
[30043000 ns] [MONITOR] start asserted
[30048000 ns] [MONITOR] start asserted
[30053000 ns] [MONITOR] start asserted
[30058000 ns] [MONITOR] start asserted
[30058000 ns] [MONITOR] Input handshake: data=0xff97 (pixel #1001)
[30063000 ns] [MONITOR] start asserted
[30068000 ns] [MONITOR] start asserted
[30073000 ns] [MONITOR] start asserted
[30078000 ns] [MONITOR] start asserted
[30083000 ns] [MONITOR] start asserted
[30088000 ns] [MONITOR] start asserted
[30088000 ns] [MONITOR] Input handshake: data=0x0036 (pixel #1002)
[30093000 ns] [MONITOR] start asserted
[30098000 ns] [MONITOR] start asserted
[30103000 ns] [MONITOR] start asserted
[30108000 ns] [MONITOR] start asserted
[30113000 ns] [MONITOR] start asserted
[30118000 ns] [MONITOR] start asserted
[30118000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #1003)
[30123000 ns] [MONITOR] start asserted
[30128000 ns] [MONITOR] start asserted
[30133000 ns] [MONITOR] start asserted
[30138000 ns] [MONITOR] start asserted
[30143000 ns] [MONITOR] start asserted
[30148000 ns] [MONITOR] start asserted
[30148000 ns] [MONITOR] Input handshake: data=0xfe1e (pixel #1004)
[30153000 ns] [MONITOR] start asserted
[30158000 ns] [MONITOR] start asserted
[30163000 ns] [MONITOR] start asserted
[30168000 ns] [MONITOR] start asserted
[30173000 ns] [MONITOR] start asserted
[30178000 ns] [MONITOR] start asserted
[30178000 ns] [MONITOR] Input handshake: data=0xff94 (pixel #1005)
[30183000 ns] [MONITOR] start asserted
[30188000 ns] [MONITOR] start asserted
[30193000 ns] [MONITOR] start asserted
[30198000 ns] [MONITOR] start asserted
[30203000 ns] [MONITOR] start asserted
[30208000 ns] [MONITOR] start asserted
[30208000 ns] [MONITOR] Input handshake: data=0x0178 (pixel #1006)
[30213000 ns] [MONITOR] start asserted
[30218000 ns] [MONITOR] start asserted
[30223000 ns] [MONITOR] start asserted
[30228000 ns] [MONITOR] start asserted
[30233000 ns] [MONITOR] start asserted
[30238000 ns] [MONITOR] start asserted
[30238000 ns] [MONITOR] Input handshake: data=0x0105 (pixel #1007)
[30243000 ns] [MONITOR] start asserted
[30248000 ns] [MONITOR] start asserted
[30253000 ns] [MONITOR] start asserted
[30258000 ns] [MONITOR] start asserted
[30263000 ns] [MONITOR] start asserted
[30268000 ns] [MONITOR] start asserted
[30268000 ns] [MONITOR] Input handshake: data=0x0147 (pixel #1008)
[30273000 ns] [MONITOR] start asserted
[30278000 ns] [MONITOR] start asserted
[30283000 ns] [MONITOR] start asserted
[30288000 ns] [MONITOR] start asserted
[30293000 ns] [MONITOR] start asserted
[30298000 ns] [MONITOR] start asserted
[30298000 ns] [MONITOR] Input handshake: data=0x00b5 (pixel #1009)
[30303000 ns] [MONITOR] start asserted
[30308000 ns] [MONITOR] start asserted
[30313000 ns] [MONITOR] start asserted
[30318000 ns] [MONITOR] start asserted
[30323000 ns] [MONITOR] start asserted
[30328000 ns] [MONITOR] start asserted
[30328000 ns] [MONITOR] Input handshake: data=0xff0e (pixel #1010)
[30333000 ns] [MONITOR] start asserted
[30338000 ns] [MONITOR] start asserted
[30343000 ns] [MONITOR] start asserted
[30348000 ns] [MONITOR] start asserted
[30353000 ns] [MONITOR] start asserted
[30358000 ns] [MONITOR] start asserted
[30358000 ns] [MONITOR] Input handshake: data=0xfcc6 (pixel #1011)
[30363000 ns] [MONITOR] start asserted
[30368000 ns] [MONITOR] start asserted
[30373000 ns] [MONITOR] start asserted
[30378000 ns] [MONITOR] start asserted
[30383000 ns] [MONITOR] start asserted
[30388000 ns] [MONITOR] start asserted
[30388000 ns] [MONITOR] Input handshake: data=0xfed7 (pixel #1012)
[30393000 ns] [MONITOR] start asserted
[30398000 ns] [MONITOR] start asserted
[30403000 ns] [MONITOR] start asserted
[30408000 ns] [MONITOR] start asserted
[30413000 ns] [MONITOR] start asserted
[30418000 ns] [MONITOR] start asserted
[30418000 ns] [MONITOR] Input handshake: data=0x02c6 (pixel #1013)
[30423000 ns] [MONITOR] start asserted
[30428000 ns] [MONITOR] start asserted
[30433000 ns] [MONITOR] start asserted
[30438000 ns] [MONITOR] start asserted
[30443000 ns] [MONITOR] start asserted
[30448000 ns] [MONITOR] start asserted
[30448000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #1014)
[30453000 ns] [MONITOR] start asserted
[30458000 ns] [MONITOR] start asserted
[30463000 ns] [MONITOR] start asserted
[30468000 ns] [MONITOR] start asserted
[30473000 ns] [MONITOR] start asserted
[30478000 ns] [MONITOR] start asserted
[30478000 ns] [MONITOR] Input handshake: data=0xffd7 (pixel #1015)
[30483000 ns] [MONITOR] start asserted
[30488000 ns] [MONITOR] start asserted
[30493000 ns] [MONITOR] start asserted
[30498000 ns] [MONITOR] start asserted
[30503000 ns] [MONITOR] start asserted
[30508000 ns] [MONITOR] start asserted
[30508000 ns] [MONITOR] Input handshake: data=0x0221 (pixel #1016)
[30513000 ns] [MONITOR] start asserted
[30518000 ns] [MONITOR] start asserted
[30523000 ns] [MONITOR] start asserted
[30528000 ns] [MONITOR] start asserted
[30533000 ns] [MONITOR] start asserted
[30538000 ns] [MONITOR] start asserted
[30538000 ns] [MONITOR] Input handshake: data=0x0057 (pixel #1017)
[30543000 ns] [MONITOR] start asserted
[30548000 ns] [MONITOR] start asserted
[30553000 ns] [MONITOR] start asserted
[30558000 ns] [MONITOR] start asserted
[30563000 ns] [MONITOR] start asserted
[30568000 ns] [MONITOR] start asserted
[30568000 ns] [MONITOR] Input handshake: data=0xfee0 (pixel #1018)
[30573000 ns] [MONITOR] start asserted
[30578000 ns] [MONITOR] start asserted
[30583000 ns] [MONITOR] start asserted
[30588000 ns] [MONITOR] start asserted
[30593000 ns] [MONITOR] start asserted
[30598000 ns] [MONITOR] start asserted
[30598000 ns] [MONITOR] Input handshake: data=0xff01 (pixel #1019)
[30603000 ns] [MONITOR] start asserted
[30608000 ns] [MONITOR] start asserted
[30613000 ns] [MONITOR] start asserted
[30618000 ns] [MONITOR] start asserted
[30623000 ns] [MONITOR] start asserted
[30628000 ns] [MONITOR] start asserted
[30628000 ns] [MONITOR] Input handshake: data=0xfe82 (pixel #1020)
[30633000 ns] [MONITOR] start asserted
[30638000 ns] [MONITOR] start asserted
[30643000 ns] [MONITOR] start asserted
[30648000 ns] [MONITOR] start asserted
[30653000 ns] [MONITOR] start asserted
[30658000 ns] [MONITOR] start asserted
[30658000 ns] [MONITOR] Input handshake: data=0x008a (pixel #1021)
[30663000 ns] [MONITOR] start asserted
[30668000 ns] [MONITOR] start asserted
[30673000 ns] [MONITOR] start asserted
[30678000 ns] [MONITOR] start asserted
[30683000 ns] [MONITOR] start asserted
[30688000 ns] [MONITOR] start asserted
[30688000 ns] [MONITOR] Input handshake: data=0x0216 (pixel #1022)
[30693000 ns] [MONITOR] start asserted
[30698000 ns] [MONITOR] start asserted
[30703000 ns] [MONITOR] start asserted
[30708000 ns] [MONITOR] start asserted
[30713000 ns] [MONITOR] start asserted
[30718000 ns] [MONITOR] start asserted
[30718000 ns] [MONITOR] Input handshake: data=0x0082 (pixel #1023)
[30723000 ns] [MONITOR] start asserted
[30728000 ns] [MONITOR] start asserted
[30733000 ns] [MONITOR] start asserted
[30738000 ns] [MONITOR] start asserted
[30743000 ns] [MONITOR] start asserted
[30748000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30748000 ns] [MONITOR] start asserted
[30748000 ns] [MONITOR] Input handshake: data=0x0082 (pixel #1024)
[30753000 ns] All 1024 pixels transmitted (start kept HIGH for dataflow)

[30753000 ns] ========== COMPUTATION PHASE ==========
[30753000 ns] Waiting for output or done signal...
  (Expected: ~6162 cycles from start)
  Current status: done=0 idle=0 ready=0
[30753000 ns] [MONITOR] start asserted
[30758000 ns] [MONITOR] start asserted
[30763000 ns] [MONITOR] start asserted
[30768000 ns] [MONITOR] start asserted
[30773000 ns] [MONITOR] start asserted
[30778000 ns] [MONITOR] start asserted
[30783000 ns] [MONITOR] start asserted
[30788000 ns] [MONITOR] start asserted
[30793000 ns] [MONITOR] start asserted
[30798000 ns] [MONITOR] start asserted
[30803000 ns] [MONITOR] start asserted
[30808000 ns] [MONITOR] start asserted
[30813000 ns] [MONITOR] start asserted
[30818000 ns] [MONITOR] start asserted
[30823000 ns] [MONITOR] start asserted
[30828000 ns] [MONITOR] start asserted
[30833000 ns] [MONITOR] start asserted
[30833000 ns] [MONITOR] ap_ready changed: 0 -> 1
[30838000 ns] [MONITOR] start asserted
[30838000 ns] [MONITOR] ap_ready changed: 1 -> 0
[30843000 ns] [MONITOR] start asserted
[30848000 ns] [MONITOR] start asserted
[30853000 ns] [MONITOR] start asserted
[30858000 ns] [MONITOR] start asserted
[30863000 ns] [MONITOR] start asserted
[30868000 ns] [MONITOR] start asserted
[30873000 ns] [MONITOR] start asserted
[30878000 ns] [MONITOR] start asserted
[30883000 ns] [MONITOR] start asserted
[30888000 ns] [MONITOR] start asserted
[30893000 ns] [MONITOR] start asserted
[30898000 ns] [MONITOR] start asserted
[30903000 ns] [MONITOR] start asserted
[30908000 ns] [MONITOR] start asserted
[30913000 ns] [MONITOR] start asserted
[30918000 ns] [MONITOR] start asserted
[30923000 ns] [MONITOR] start asserted
[30928000 ns] [MONITOR] start asserted
[30933000 ns] [MONITOR] start asserted
[30938000 ns] [MONITOR] start asserted
[30943000 ns] [MONITOR] start asserted
[30948000 ns] [MONITOR] start asserted
[30953000 ns] [MONITOR] start asserted
[30958000 ns] [MONITOR] start asserted
[30963000 ns] [MONITOR] start asserted
[30968000 ns] [MONITOR] start asserted
[30973000 ns] [MONITOR] start asserted
[30978000 ns] [MONITOR] start asserted
[30983000 ns] [MONITOR] start asserted
[30988000 ns] [MONITOR] start asserted
[30993000 ns] [MONITOR] start asserted
[30998000 ns] [MONITOR] start asserted
[31003000 ns] [MONITOR] start asserted
[31008000 ns] [MONITOR] start asserted
[31013000 ns] [MONITOR] start asserted
[31018000 ns] [MONITOR] start asserted
[31023000 ns] [MONITOR] start asserted
[31028000 ns] [MONITOR] start asserted
[31033000 ns] [MONITOR] start asserted
[31038000 ns] [MONITOR] start asserted
[31043000 ns] [MONITOR] start asserted
[31048000 ns] [MONITOR] start asserted
[31053000 ns] [MONITOR] start asserted
[31058000 ns] [MONITOR] start asserted
[31063000 ns] [MONITOR] start asserted
[31068000 ns] [MONITOR] start asserted
[31073000 ns] [MONITOR] start asserted
[31078000 ns] [MONITOR] start asserted
[31083000 ns] [MONITOR] start asserted
[31088000 ns] [MONITOR] start asserted
[31093000 ns] [MONITOR] start asserted
[31098000 ns] [MONITOR] start asserted
[31103000 ns] [MONITOR] start asserted
[31108000 ns] [MONITOR] start asserted
[31113000 ns] [MONITOR] start asserted
[31118000 ns] [MONITOR] start asserted
[31123000 ns] [MONITOR] start asserted
[31128000 ns] [MONITOR] start asserted
[31133000 ns] [MONITOR] start asserted
[31138000 ns] [MONITOR] start asserted
[31143000 ns] [MONITOR] start asserted
[31148000 ns] [MONITOR] start asserted
[31153000 ns] [MONITOR] start asserted
[31158000 ns] [MONITOR] start asserted
[31163000 ns] [MONITOR] start asserted
[31168000 ns] [MONITOR] start asserted
[31173000 ns] [MONITOR] start asserted
[31178000 ns] [MONITOR] start asserted
[31183000 ns] [MONITOR] start asserted
[31188000 ns] [MONITOR] start asserted
[31193000 ns] [MONITOR] start asserted
[31198000 ns] [MONITOR] start asserted
[31203000 ns] [MONITOR] start asserted
[31208000 ns] [MONITOR] start asserted
[31213000 ns] [MONITOR] start asserted
[31218000 ns] [MONITOR] start asserted
[31223000 ns] [MONITOR] start asserted
[31228000 ns] [MONITOR] start asserted
[31233000 ns] [MONITOR] start asserted
[31238000 ns] [MONITOR] start asserted
[31243000 ns] [MONITOR] start asserted
[31248000 ns] [MONITOR] start asserted
[31253000 ns] [MONITOR] start asserted
[31258000 ns] [MONITOR] start asserted
[31263000 ns] [MONITOR] start asserted
[31268000 ns] [MONITOR] start asserted
[31273000 ns] [MONITOR] start asserted
[31278000 ns] [MONITOR] start asserted
[31283000 ns] [MONITOR] start asserted
[31288000 ns] [MONITOR] start asserted
[31293000 ns] [MONITOR] start asserted
[31298000 ns] [MONITOR] start asserted
[31303000 ns] [MONITOR] start asserted
[31308000 ns] [MONITOR] start asserted
[31313000 ns] [MONITOR] start asserted
[31318000 ns] [MONITOR] start asserted
[31323000 ns] [MONITOR] start asserted
[31328000 ns] [MONITOR] start asserted
[31333000 ns] [MONITOR] start asserted
[31338000 ns] [MONITOR] start asserted
[31343000 ns] [MONITOR] start asserted
[31348000 ns] [MONITOR] start asserted
[31353000 ns] [MONITOR] start asserted
[31358000 ns] [MONITOR] start asserted
[31363000 ns] [MONITOR] start asserted
[31368000 ns] [MONITOR] start asserted
[31373000 ns] [MONITOR] start asserted
[31378000 ns] [MONITOR] start asserted
[31383000 ns] [MONITOR] start asserted
[31388000 ns] [MONITOR] start asserted
[31393000 ns] [MONITOR] start asserted
[31398000 ns] [MONITOR] start asserted
[31403000 ns] [MONITOR] start asserted
[31408000 ns] [MONITOR] start asserted
[31413000 ns] [MONITOR] start asserted
[31418000 ns] [MONITOR] start asserted
[31423000 ns] [MONITOR] start asserted
[31428000 ns] [MONITOR] start asserted
[31433000 ns] [MONITOR] start asserted
[31438000 ns] [MONITOR] start asserted
[31443000 ns] [MONITOR] start asserted
[31448000 ns] [MONITOR] start asserted
[31453000 ns] [MONITOR] start asserted
[31458000 ns] [MONITOR] start asserted
[31463000 ns] [MONITOR] start asserted
[31468000 ns] [MONITOR] start asserted
[31473000 ns] [MONITOR] start asserted
[31478000 ns] [MONITOR] start asserted
[31483000 ns] [MONITOR] start asserted
[31488000 ns] [MONITOR] start asserted
[31493000 ns] [MONITOR] start asserted
[31498000 ns] [MONITOR] start asserted
[31503000 ns] [MONITOR] start asserted
[31508000 ns] [MONITOR] start asserted
[31513000 ns] [MONITOR] start asserted
[31518000 ns] [MONITOR] start asserted
[31523000 ns] [MONITOR] start asserted
[31528000 ns] [MONITOR] start asserted
[31533000 ns] [MONITOR] start asserted
[31538000 ns] [MONITOR] start asserted
[31543000 ns] [MONITOR] start asserted
[31548000 ns] [MONITOR] start asserted
[31553000 ns] [MONITOR] start asserted
[31558000 ns] [MONITOR] start asserted
[31563000 ns] [MONITOR] start asserted
[31568000 ns] [MONITOR] start asserted
[31573000 ns] [MONITOR] start asserted
[31578000 ns] [MONITOR] start asserted
[31583000 ns] [MONITOR] start asserted
[31588000 ns] [MONITOR] start asserted
[31593000 ns] [MONITOR] start asserted
[31598000 ns] [MONITOR] start asserted
[31603000 ns] [MONITOR] start asserted
[31608000 ns] [MONITOR] start asserted
[31613000 ns] [MONITOR] start asserted
[31618000 ns] [MONITOR] start asserted
[31623000 ns] [MONITOR] start asserted
[31628000 ns] [MONITOR] start asserted
[31633000 ns] [MONITOR] start asserted
[31638000 ns] [MONITOR] start asserted
[31643000 ns] [MONITOR] start asserted
[31648000 ns] [MONITOR] start asserted
[31653000 ns] [MONITOR] start asserted
[31658000 ns] [MONITOR] start asserted
[31663000 ns] [MONITOR] start asserted
[31668000 ns] [MONITOR] start asserted
[31673000 ns] [MONITOR] start asserted
[31678000 ns] [MONITOR] start asserted
[31683000 ns] [MONITOR] start asserted
[31688000 ns] [MONITOR] start asserted
[31693000 ns] [MONITOR] start asserted
[31698000 ns] [MONITOR] start asserted
[31703000 ns] [MONITOR] start asserted
[31708000 ns] [MONITOR] start asserted
[31713000 ns] [MONITOR] start asserted
[31718000 ns] [MONITOR] start asserted
[31723000 ns] [MONITOR] start asserted
[31728000 ns] [MONITOR] start asserted
[31733000 ns] [MONITOR] start asserted
[31738000 ns] [MONITOR] start asserted
[31743000 ns] [MONITOR] start asserted
[31748000 ns] [MONITOR] start asserted
[31753000 ns] Still waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[31753000 ns] [MONITOR] start asserted
[31758000 ns] [MONITOR] start asserted
[31763000 ns] [MONITOR] start asserted
[31768000 ns] [MONITOR] start asserted
[31773000 ns] [MONITOR] start asserted
[31778000 ns] [MONITOR] start asserted
[31783000 ns] [MONITOR] start asserted
[31788000 ns] [MONITOR] start asserted
[31793000 ns] [MONITOR] start asserted
[31798000 ns] [MONITOR] start asserted
[31803000 ns] [MONITOR] start asserted
[31808000 ns] [MONITOR] start asserted
[31813000 ns] [MONITOR] start asserted
[31818000 ns] [MONITOR] start asserted
[31823000 ns] [MONITOR] start asserted
[31828000 ns] [MONITOR] start asserted
[31833000 ns] [MONITOR] start asserted
[31838000 ns] [MONITOR] start asserted
[31843000 ns] [MONITOR] start asserted
[31848000 ns] [MONITOR] start asserted
[31853000 ns] [MONITOR] start asserted
[31858000 ns] [MONITOR] start asserted
[31863000 ns] [MONITOR] start asserted
[31868000 ns] [MONITOR] start asserted
[31873000 ns] [MONITOR] start asserted
[31878000 ns] [MONITOR] start asserted
[31883000 ns] [MONITOR] start asserted
[31888000 ns] [MONITOR] start asserted
[31893000 ns] [MONITOR] start asserted
[31898000 ns] [MONITOR] start asserted
[31903000 ns] [MONITOR] start asserted
[31908000 ns] [MONITOR] start asserted
[31913000 ns] [MONITOR] start asserted
[31918000 ns] [MONITOR] start asserted
[31923000 ns] [MONITOR] start asserted
[31928000 ns] [MONITOR] start asserted
[31933000 ns] [MONITOR] start asserted
[31938000 ns] [MONITOR] start asserted
[31943000 ns] [MONITOR] start asserted
[31948000 ns] [MONITOR] start asserted
[31953000 ns] [MONITOR] start asserted
[31958000 ns] [MONITOR] start asserted
[31963000 ns] [MONITOR] start asserted
[31968000 ns] [MONITOR] start asserted
[31973000 ns] [MONITOR] start asserted
[31978000 ns] [MONITOR] start asserted
[31983000 ns] [MONITOR] start asserted
[31988000 ns] [MONITOR] start asserted
[31993000 ns] [MONITOR] start asserted
[31998000 ns] [MONITOR] start asserted
[32003000 ns] [MONITOR] start asserted
[32008000 ns] [MONITOR] start asserted
[32013000 ns] [MONITOR] start asserted
[32018000 ns] [MONITOR] start asserted
[32023000 ns] [MONITOR] start asserted
[32028000 ns] [MONITOR] start asserted
[32033000 ns] [MONITOR] start asserted
[32038000 ns] [MONITOR] start asserted
[32043000 ns] [MONITOR] start asserted
[32048000 ns] [MONITOR] start asserted
[32053000 ns] [MONITOR] start asserted
[32058000 ns] [MONITOR] start asserted
[32063000 ns] [MONITOR] start asserted
[32068000 ns] [MONITOR] start asserted
[32073000 ns] [MONITOR] start asserted
[32078000 ns] [MONITOR] start asserted
[32083000 ns] [MONITOR] start asserted
[32088000 ns] [MONITOR] start asserted
[32093000 ns] [MONITOR] start asserted
[32098000 ns] [MONITOR] start asserted
[32103000 ns] [MONITOR] start asserted
[32108000 ns] [MONITOR] start asserted
[32113000 ns] [MONITOR] start asserted
[32118000 ns] [MONITOR] start asserted
[32123000 ns] [MONITOR] start asserted
[32128000 ns] [MONITOR] start asserted
[32133000 ns] [MONITOR] start asserted
[32138000 ns] [MONITOR] start asserted
[32143000 ns] [MONITOR] start asserted
[32148000 ns] [MONITOR] start asserted
[32153000 ns] [MONITOR] start asserted
[32158000 ns] [MONITOR] start asserted
[32163000 ns] [MONITOR] start asserted
[32168000 ns] [MONITOR] start asserted
[32173000 ns] [MONITOR] start asserted
[32178000 ns] [MONITOR] start asserted
[32183000 ns] [MONITOR] start asserted
[32188000 ns] [MONITOR] start asserted
[32193000 ns] [MONITOR] start asserted
[32198000 ns] [MONITOR] start asserted
[32203000 ns] [MONITOR] start asserted
[32208000 ns] [MONITOR] start asserted
[32213000 ns] [MONITOR] start asserted
[32218000 ns] [MONITOR] start asserted
[32223000 ns] [MONITOR] start asserted
[32228000 ns] [MONITOR] start asserted
[32233000 ns] [MONITOR] start asserted
[32238000 ns] [MONITOR] start asserted
[32243000 ns] [MONITOR] start asserted
[32248000 ns] [MONITOR] start asserted
[32253000 ns] [MONITOR] start asserted
[32258000 ns] [MONITOR] start asserted
[32263000 ns] [MONITOR] start asserted
[32268000 ns] [MONITOR] start asserted
[32273000 ns] [MONITOR] start asserted
[32278000 ns] [MONITOR] start asserted
[32283000 ns] [MONITOR] start asserted
[32288000 ns] [MONITOR] start asserted
[32293000 ns] [MONITOR] start asserted
[32298000 ns] [MONITOR] start asserted
[32303000 ns] [MONITOR] start asserted
[32308000 ns] [MONITOR] start asserted
[32313000 ns] [MONITOR] start asserted
[32318000 ns] [MONITOR] start asserted
[32323000 ns] [MONITOR] start asserted
[32328000 ns] [MONITOR] start asserted
[32333000 ns] [MONITOR] start asserted
[32338000 ns] [MONITOR] start asserted
[32343000 ns] [MONITOR] start asserted
[32348000 ns] [MONITOR] start asserted
[32353000 ns] [MONITOR] start asserted
[32358000 ns] [MONITOR] start asserted
[32363000 ns] [MONITOR] start asserted
[32368000 ns] [MONITOR] start asserted
[32373000 ns] [MONITOR] start asserted
[32378000 ns] [MONITOR] start asserted
[32383000 ns] [MONITOR] start asserted
[32388000 ns] [MONITOR] start asserted
[32393000 ns] [MONITOR] start asserted
[32398000 ns] [MONITOR] start asserted
[32403000 ns] [MONITOR] start asserted
[32408000 ns] [MONITOR] start asserted
[32413000 ns] [MONITOR] start asserted
[32418000 ns] [MONITOR] start asserted
[32423000 ns] [MONITOR] start asserted
[32428000 ns] [MONITOR] start asserted
[32433000 ns] [MONITOR] start asserted
[32438000 ns] [MONITOR] start asserted
[32443000 ns] [MONITOR] start asserted
[32448000 ns] [MONITOR] start asserted
[32453000 ns] [MONITOR] start asserted
[32458000 ns] [MONITOR] start asserted
[32463000 ns] [MONITOR] start asserted
[32468000 ns] [MONITOR] start asserted
[32473000 ns] [MONITOR] start asserted
[32478000 ns] [MONITOR] start asserted
[32483000 ns] [MONITOR] start asserted
[32488000 ns] [MONITOR] start asserted
[32493000 ns] [MONITOR] start asserted
[32498000 ns] [MONITOR] start asserted
[32503000 ns] [MONITOR] start asserted
[32508000 ns] [MONITOR] start asserted
[32513000 ns] [MONITOR] start asserted
[32518000 ns] [MONITOR] start asserted
[32523000 ns] [MONITOR] start asserted
[32528000 ns] [MONITOR] start asserted
[32533000 ns] [MONITOR] start asserted
[32538000 ns] [MONITOR] start asserted
[32543000 ns] [MONITOR] start asserted
[32548000 ns] [MONITOR] start asserted
[32553000 ns] [MONITOR] start asserted
[32558000 ns] [MONITOR] start asserted
[32563000 ns] [MONITOR] start asserted
[32568000 ns] [MONITOR] start asserted
[32573000 ns] [MONITOR] start asserted
[32578000 ns] [MONITOR] start asserted
[32583000 ns] [MONITOR] start asserted
[32588000 ns] [MONITOR] start asserted
[32593000 ns] [MONITOR] start asserted
[32598000 ns] [MONITOR] start asserted
[32603000 ns] [MONITOR] start asserted
[32608000 ns] [MONITOR] start asserted
[32613000 ns] [MONITOR] start asserted
[32618000 ns] [MONITOR] start asserted
[32623000 ns] [MONITOR] start asserted
[32628000 ns] [MONITOR] start asserted
[32633000 ns] [MONITOR] start asserted
[32638000 ns] [MONITOR] start asserted
[32643000 ns] [MONITOR] start asserted
[32648000 ns] [MONITOR] start asserted
[32653000 ns] [MONITOR] start asserted
[32658000 ns] [MONITOR] start asserted
[32663000 ns] [MONITOR] start asserted
[32668000 ns] [MONITOR] start asserted
[32673000 ns] [MONITOR] start asserted
[32678000 ns] [MONITOR] start asserted
[32683000 ns] [MONITOR] start asserted
[32688000 ns] [MONITOR] start asserted
[32693000 ns] [MONITOR] start asserted
[32698000 ns] [MONITOR] start asserted
[32703000 ns] [MONITOR] start asserted
[32708000 ns] [MONITOR] start asserted
[32713000 ns] [MONITOR] start asserted
[32718000 ns] [MONITOR] start asserted
[32723000 ns] [MONITOR] start asserted
[32728000 ns] [MONITOR] start asserted
[32733000 ns] [MONITOR] start asserted
[32738000 ns] [MONITOR] start asserted
[32743000 ns] [MONITOR] start asserted
[32748000 ns] [MONITOR] start asserted
[32753000 ns] Still waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[32753000 ns] [MONITOR] start asserted
[32758000 ns] [MONITOR] start asserted
[32763000 ns] [MONITOR] start asserted
[32768000 ns] [MONITOR] start asserted
[32773000 ns] [MONITOR] start asserted
[32778000 ns] [MONITOR] start asserted
[32783000 ns] [MONITOR] start asserted
[32788000 ns] [MONITOR] start asserted
[32793000 ns] [MONITOR] start asserted
[32798000 ns] [MONITOR] start asserted
[32803000 ns] [MONITOR] start asserted
[32808000 ns] [MONITOR] start asserted
[32813000 ns] [MONITOR] start asserted
[32818000 ns] [MONITOR] start asserted
[32823000 ns] [MONITOR] start asserted
[32828000 ns] [MONITOR] start asserted
[32833000 ns] [MONITOR] start asserted
[32838000 ns] [MONITOR] start asserted
[32843000 ns] [MONITOR] start asserted
[32848000 ns] [MONITOR] start asserted
[32853000 ns] [MONITOR] start asserted
[32858000 ns] [MONITOR] start asserted
[32863000 ns] [MONITOR] start asserted
[32868000 ns] [MONITOR] start asserted
[32873000 ns] [MONITOR] start asserted
[32878000 ns] [MONITOR] start asserted
[32883000 ns] [MONITOR] start asserted
[32888000 ns] [MONITOR] start asserted
[32893000 ns] [MONITOR] start asserted
[32898000 ns] [MONITOR] start asserted
[32903000 ns] [MONITOR] start asserted
[32908000 ns] [MONITOR] start asserted
[32913000 ns] [MONITOR] start asserted
[32918000 ns] [MONITOR] start asserted
[32923000 ns] [MONITOR] start asserted
[32928000 ns] [MONITOR] start asserted
[32933000 ns] [MONITOR] start asserted
[32938000 ns] [MONITOR] start asserted
[32943000 ns] [MONITOR] start asserted
[32948000 ns] [MONITOR] start asserted
[32953000 ns] [MONITOR] start asserted
[32958000 ns] [MONITOR] start asserted
[32963000 ns] [MONITOR] start asserted
[32968000 ns] [MONITOR] start asserted
[32973000 ns] [MONITOR] start asserted
[32978000 ns] [MONITOR] start asserted
[32983000 ns] [MONITOR] start asserted
[32988000 ns] [MONITOR] start asserted
[32993000 ns] [MONITOR] start asserted
[32998000 ns] [MONITOR] start asserted
[33003000 ns] [MONITOR] start asserted
[33008000 ns] [MONITOR] start asserted
[33013000 ns] [MONITOR] start asserted
[33018000 ns] [MONITOR] start asserted
[33023000 ns] [MONITOR] start asserted
[33028000 ns] [MONITOR] start asserted
[33033000 ns] [MONITOR] start asserted
[33038000 ns] [MONITOR] start asserted
[33043000 ns] [MONITOR] start asserted
[33048000 ns] [MONITOR] start asserted
[33053000 ns] [MONITOR] start asserted
[33058000 ns] [MONITOR] start asserted
[33063000 ns] [MONITOR] start asserted
[33068000 ns] [MONITOR] start asserted
[33073000 ns] [MONITOR] start asserted
[33078000 ns] [MONITOR] start asserted
[33083000 ns] [MONITOR] start asserted
[33088000 ns] [MONITOR] start asserted
[33093000 ns] [MONITOR] start asserted
[33098000 ns] [MONITOR] start asserted
[33103000 ns] [MONITOR] start asserted
[33108000 ns] [MONITOR] start asserted
[33113000 ns] [MONITOR] start asserted
[33118000 ns] [MONITOR] start asserted
[33123000 ns] [MONITOR] start asserted
[33128000 ns] [MONITOR] start asserted
[33133000 ns] [MONITOR] start asserted
[33138000 ns] [MONITOR] start asserted
[33143000 ns] [MONITOR] start asserted
[33148000 ns] [MONITOR] start asserted
[33153000 ns] [MONITOR] start asserted
[33158000 ns] [MONITOR] start asserted
[33163000 ns] [MONITOR] start asserted
[33168000 ns] [MONITOR] start asserted
[33173000 ns] [MONITOR] start asserted
[33178000 ns] [MONITOR] start asserted
[33183000 ns] [MONITOR] start asserted
[33188000 ns] [MONITOR] start asserted
[33193000 ns] [MONITOR] start asserted
[33198000 ns] [MONITOR] start asserted
[33203000 ns] [MONITOR] start asserted
[33208000 ns] [MONITOR] start asserted
[33213000 ns] [MONITOR] start asserted
[33218000 ns] [MONITOR] start asserted
[33223000 ns] [MONITOR] start asserted
[33228000 ns] [MONITOR] start asserted
[33233000 ns] [MONITOR] start asserted
[33238000 ns] [MONITOR] start asserted
[33243000 ns] [MONITOR] start asserted
[33248000 ns] [MONITOR] start asserted
[33253000 ns] [MONITOR] start asserted
[33258000 ns] [MONITOR] start asserted
[33263000 ns] [MONITOR] start asserted
[33268000 ns] [MONITOR] start asserted
[33273000 ns] [MONITOR] start asserted
[33278000 ns] [MONITOR] start asserted
[33283000 ns] [MONITOR] start asserted
[33288000 ns] [MONITOR] start asserted
[33293000 ns] [MONITOR] start asserted
[33298000 ns] [MONITOR] start asserted
[33303000 ns] [MONITOR] start asserted
[33308000 ns] [MONITOR] start asserted
[33313000 ns] [MONITOR] start asserted
[33318000 ns] [MONITOR] start asserted
[33323000 ns] [MONITOR] start asserted
[33328000 ns] [MONITOR] start asserted
[33333000 ns] [MONITOR] start asserted
[33338000 ns] [MONITOR] start asserted
[33343000 ns] [MONITOR] start asserted
[33348000 ns] [MONITOR] start asserted
[33353000 ns] [MONITOR] start asserted
[33358000 ns] [MONITOR] start asserted
[33363000 ns] [MONITOR] start asserted
[33368000 ns] [MONITOR] start asserted
[33373000 ns] [MONITOR] start asserted
[33378000 ns] [MONITOR] start asserted
[33383000 ns] [MONITOR] start asserted
[33388000 ns] [MONITOR] start asserted
[33393000 ns] [MONITOR] start asserted
[33398000 ns] [MONITOR] start asserted
[33403000 ns] [MONITOR] start asserted
[33408000 ns] [MONITOR] start asserted
[33413000 ns] [MONITOR] start asserted
[33418000 ns] [MONITOR] start asserted
[33423000 ns] [MONITOR] start asserted
[33428000 ns] [MONITOR] start asserted
[33433000 ns] [MONITOR] start asserted
[33438000 ns] [MONITOR] start asserted
[33443000 ns] [MONITOR] start asserted
[33448000 ns] [MONITOR] start asserted
[33453000 ns] [MONITOR] start asserted
[33458000 ns] [MONITOR] start asserted
[33463000 ns] [MONITOR] start asserted
[33468000 ns] [MONITOR] start asserted
[33473000 ns] [MONITOR] start asserted
[33478000 ns] [MONITOR] start asserted
[33483000 ns] [MONITOR] start asserted
[33488000 ns] [MONITOR] start asserted
[33493000 ns] [MONITOR] start asserted
[33498000 ns] [MONITOR] start asserted
[33503000 ns] [MONITOR] start asserted
[33508000 ns] [MONITOR] start asserted
[33513000 ns] [MONITOR] start asserted
[33518000 ns] [MONITOR] start asserted
[33523000 ns] [MONITOR] start asserted
[33528000 ns] [MONITOR] start asserted
[33533000 ns] [MONITOR] start asserted
[33538000 ns] [MONITOR] start asserted
[33543000 ns] [MONITOR] start asserted
[33548000 ns] [MONITOR] start asserted
[33553000 ns] [MONITOR] start asserted
[33558000 ns] [MONITOR] start asserted
[33563000 ns] [MONITOR] start asserted
[33568000 ns] [MONITOR] start asserted
[33573000 ns] [MONITOR] start asserted
[33578000 ns] [MONITOR] start asserted
[33583000 ns] [MONITOR] start asserted
[33588000 ns] [MONITOR] start asserted
[33593000 ns] [MONITOR] start asserted
[33598000 ns] [MONITOR] start asserted
[33603000 ns] [MONITOR] start asserted
[33608000 ns] [MONITOR] start asserted
[33613000 ns] [MONITOR] start asserted
[33618000 ns] [MONITOR] start asserted
[33623000 ns] [MONITOR] start asserted
[33628000 ns] [MONITOR] start asserted
[33633000 ns] [MONITOR] start asserted
[33638000 ns] [MONITOR] start asserted
[33643000 ns] [MONITOR] start asserted
[33648000 ns] [MONITOR] start asserted
[33653000 ns] [MONITOR] start asserted
[33658000 ns] [MONITOR] start asserted
[33663000 ns] [MONITOR] start asserted
[33668000 ns] [MONITOR] start asserted
[33673000 ns] [MONITOR] start asserted
[33678000 ns] [MONITOR] start asserted
[33683000 ns] [MONITOR] start asserted
[33688000 ns] [MONITOR] start asserted
[33693000 ns] [MONITOR] start asserted
[33698000 ns] [MONITOR] start asserted
[33703000 ns] [MONITOR] start asserted
[33708000 ns] [MONITOR] start asserted
[33713000 ns] [MONITOR] start asserted
[33718000 ns] [MONITOR] start asserted
[33723000 ns] [MONITOR] start asserted
[33728000 ns] [MONITOR] start asserted
[33733000 ns] [MONITOR] start asserted
[33738000 ns] [MONITOR] start asserted
[33743000 ns] [MONITOR] start asserted
[33748000 ns] [MONITOR] start asserted
[33753000 ns] Still waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[33753000 ns] [MONITOR] start asserted
[33758000 ns] [MONITOR] start asserted
[33763000 ns] [MONITOR] start asserted
[33768000 ns] [MONITOR] start asserted
[33773000 ns] [MONITOR] start asserted
[33778000 ns] [MONITOR] start asserted
[33783000 ns] [MONITOR] start asserted
[33788000 ns] [MONITOR] start asserted
[33793000 ns] [MONITOR] start asserted
[33798000 ns] [MONITOR] start asserted
[33803000 ns] [MONITOR] start asserted
[33808000 ns] [MONITOR] start asserted
[33813000 ns] [MONITOR] start asserted
[33818000 ns] [MONITOR] start asserted
[33823000 ns] [MONITOR] start asserted
[33828000 ns] [MONITOR] start asserted
[33833000 ns] [MONITOR] start asserted
[33838000 ns] [MONITOR] start asserted
[33843000 ns] [MONITOR] start asserted
[33848000 ns] [MONITOR] start asserted
[33853000 ns] [MONITOR] start asserted
[33858000 ns] [MONITOR] start asserted
[33863000 ns] [MONITOR] start asserted
[33868000 ns] [MONITOR] start asserted
[33873000 ns] [MONITOR] start asserted
[33878000 ns] [MONITOR] start asserted
[33883000 ns] [MONITOR] start asserted
[33888000 ns] [MONITOR] start asserted
[33893000 ns] [MONITOR] start asserted
[33898000 ns] [MONITOR] start asserted
[33903000 ns] [MONITOR] start asserted
[33908000 ns] [MONITOR] start asserted
[33913000 ns] [MONITOR] start asserted
[33918000 ns] [MONITOR] start asserted
[33923000 ns] [MONITOR] start asserted
[33928000 ns] [MONITOR] start asserted
[33933000 ns] [MONITOR] start asserted
[33938000 ns] [MONITOR] start asserted
[33943000 ns] [MONITOR] start asserted
[33948000 ns] [MONITOR] start asserted
[33953000 ns] [MONITOR] start asserted
[33958000 ns] [MONITOR] start asserted
[33963000 ns] [MONITOR] start asserted
[33968000 ns] [MONITOR] start asserted
[33973000 ns] [MONITOR] start asserted
[33978000 ns] [MONITOR] start asserted
[33983000 ns] [MONITOR] start asserted
[33988000 ns] [MONITOR] start asserted
[33993000 ns] [MONITOR] start asserted
[33998000 ns] [MONITOR] start asserted
[34003000 ns] [MONITOR] start asserted
[34008000 ns] [MONITOR] start asserted
[34013000 ns] [MONITOR] start asserted
[34018000 ns] [MONITOR] start asserted
[34023000 ns] [MONITOR] start asserted
[34028000 ns] [MONITOR] start asserted
[34033000 ns] [MONITOR] start asserted
[34038000 ns] [MONITOR] start asserted
[34043000 ns] [MONITOR] start asserted
[34048000 ns] [MONITOR] start asserted
[34053000 ns] [MONITOR] start asserted
[34058000 ns] [MONITOR] start asserted
[34063000 ns] [MONITOR] start asserted
[34068000 ns] [MONITOR] start asserted
[34073000 ns] [MONITOR] start asserted
[34078000 ns] [MONITOR] start asserted
[34083000 ns] [MONITOR] start asserted
[34088000 ns] [MONITOR] start asserted
[34093000 ns] [MONITOR] start asserted
[34098000 ns] [MONITOR] start asserted
[34103000 ns] [MONITOR] start asserted
[34108000 ns] [MONITOR] start asserted
[34113000 ns] [MONITOR] start asserted
[34118000 ns] [MONITOR] start asserted
[34123000 ns] [MONITOR] start asserted
[34128000 ns] [MONITOR] start asserted
[34133000 ns] [MONITOR] start asserted
[34138000 ns] [MONITOR] start asserted
[34143000 ns] [MONITOR] start asserted
[34148000 ns] [MONITOR] start asserted
[34153000 ns] [MONITOR] start asserted
[34158000 ns] [MONITOR] start asserted
[34163000 ns] [MONITOR] start asserted
[34168000 ns] [MONITOR] start asserted
[34173000 ns] [MONITOR] start asserted
[34178000 ns] [MONITOR] start asserted
[34183000 ns] [MONITOR] start asserted
[34188000 ns] [MONITOR] start asserted
[34193000 ns] [MONITOR] start asserted
[34198000 ns] [MONITOR] start asserted
[34203000 ns] [MONITOR] start asserted
[34208000 ns] [MONITOR] start asserted
[34213000 ns] [MONITOR] start asserted
[34218000 ns] [MONITOR] start asserted
[34223000 ns] [MONITOR] start asserted
[34228000 ns] [MONITOR] start asserted
[34233000 ns] [MONITOR] start asserted
[34238000 ns] [MONITOR] start asserted
[34243000 ns] [MONITOR] start asserted
[34248000 ns] [MONITOR] start asserted
[34253000 ns] [MONITOR] start asserted
[34258000 ns] [MONITOR] start asserted
[34263000 ns] [MONITOR] start asserted
[34268000 ns] [MONITOR] start asserted
[34273000 ns] [MONITOR] start asserted
[34278000 ns] [MONITOR] start asserted
[34283000 ns] [MONITOR] start asserted
[34288000 ns] [MONITOR] start asserted
[34293000 ns] [MONITOR] start asserted
[34298000 ns] [MONITOR] start asserted
[34303000 ns] [MONITOR] start asserted
[34308000 ns] [MONITOR] start asserted
[34313000 ns] [MONITOR] start asserted
[34318000 ns] [MONITOR] start asserted
[34323000 ns] [MONITOR] start asserted
[34328000 ns] [MONITOR] start asserted
[34333000 ns] [MONITOR] start asserted
[34338000 ns] [MONITOR] start asserted
[34343000 ns] [MONITOR] start asserted
[34348000 ns] [MONITOR] start asserted
[34353000 ns] [MONITOR] start asserted
[34358000 ns] [MONITOR] start asserted
[34363000 ns] [MONITOR] start asserted
[34368000 ns] [MONITOR] start asserted
[34373000 ns] [MONITOR] start asserted
[34378000 ns] [MONITOR] start asserted
[34383000 ns] [MONITOR] start asserted
[34388000 ns] [MONITOR] start asserted
[34393000 ns] [MONITOR] start asserted
[34398000 ns] [MONITOR] start asserted
[34403000 ns] [MONITOR] start asserted
[34408000 ns] [MONITOR] start asserted
[34413000 ns] [MONITOR] start asserted
[34418000 ns] [MONITOR] start asserted
[34423000 ns] [MONITOR] start asserted
[34428000 ns] [MONITOR] start asserted
[34433000 ns] [MONITOR] start asserted
[34438000 ns] [MONITOR] start asserted
[34443000 ns] [MONITOR] start asserted
[34448000 ns] [MONITOR] start asserted
[34453000 ns] [MONITOR] start asserted
[34458000 ns] [MONITOR] start asserted
[34463000 ns] [MONITOR] start asserted
[34468000 ns] [MONITOR] start asserted
[34473000 ns] [MONITOR] start asserted
[34478000 ns] [MONITOR] start asserted
[34483000 ns] [MONITOR] start asserted
[34488000 ns] [MONITOR] start asserted
[34493000 ns] [MONITOR] start asserted
[34498000 ns] [MONITOR] start asserted
[34503000 ns] [MONITOR] start asserted
[34508000 ns] [MONITOR] start asserted
[34513000 ns] [MONITOR] start asserted
[34518000 ns] [MONITOR] start asserted
[34523000 ns] [MONITOR] start asserted
[34528000 ns] [MONITOR] start asserted
[34533000 ns] [MONITOR] start asserted
[34538000 ns] [MONITOR] start asserted
[34543000 ns] [MONITOR] start asserted
[34548000 ns] [MONITOR] start asserted
[34553000 ns] [MONITOR] start asserted
[34558000 ns] [MONITOR] start asserted
[34563000 ns] [MONITOR] start asserted
[34568000 ns] [MONITOR] start asserted
[34573000 ns] [MONITOR] start asserted
[34578000 ns] [MONITOR] start asserted
[34583000 ns] [MONITOR] start asserted
[34588000 ns] [MONITOR] start asserted
[34593000 ns] [MONITOR] start asserted
[34598000 ns] [MONITOR] start asserted
[34603000 ns] [MONITOR] start asserted
[34608000 ns] [MONITOR] start asserted
[34613000 ns] [MONITOR] start asserted
[34618000 ns] [MONITOR] start asserted
[34623000 ns] [MONITOR] start asserted
[34628000 ns] [MONITOR] start asserted
[34633000 ns] [MONITOR] start asserted
[34638000 ns] [MONITOR] start asserted
[34643000 ns] [MONITOR] start asserted
[34648000 ns] [MONITOR] start asserted
[34653000 ns] [MONITOR] start asserted
[34658000 ns] [MONITOR] start asserted
[34663000 ns] [MONITOR] start asserted
[34668000 ns] [MONITOR] start asserted
[34673000 ns] [MONITOR] start asserted
[34678000 ns] [MONITOR] start asserted
[34683000 ns] [MONITOR] start asserted
[34688000 ns] [MONITOR] start asserted
[34693000 ns] [MONITOR] start asserted
[34698000 ns] [MONITOR] start asserted
[34703000 ns] [MONITOR] start asserted
[34708000 ns] [MONITOR] start asserted
[34713000 ns] [MONITOR] start asserted
[34718000 ns] [MONITOR] start asserted
[34723000 ns] [MONITOR] start asserted
[34728000 ns] [MONITOR] start asserted
[34733000 ns] [MONITOR] start asserted
[34738000 ns] [MONITOR] start asserted
[34743000 ns] [MONITOR] start asserted
[34748000 ns] [MONITOR] start asserted
[34753000 ns] Still waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[34753000 ns] [MONITOR] start asserted
[34758000 ns] [MONITOR] start asserted
[34763000 ns] [MONITOR] start asserted
[34768000 ns] [MONITOR] start asserted
[34773000 ns] [MONITOR] start asserted
[34778000 ns] [MONITOR] start asserted
[34783000 ns] [MONITOR] start asserted
[34788000 ns] [MONITOR] start asserted
[34793000 ns] [MONITOR] start asserted
[34798000 ns] [MONITOR] start asserted
[34803000 ns] [MONITOR] start asserted
[34808000 ns] [MONITOR] start asserted
[34813000 ns] [MONITOR] start asserted
[34818000 ns] [MONITOR] start asserted
[34823000 ns] [MONITOR] start asserted
[34828000 ns] [MONITOR] start asserted
[34833000 ns] [MONITOR] start asserted
[34838000 ns] [MONITOR] start asserted
[34843000 ns] [MONITOR] start asserted
[34848000 ns] [MONITOR] start asserted
[34853000 ns] [MONITOR] start asserted
[34858000 ns] [MONITOR] start asserted
[34863000 ns] [MONITOR] start asserted
[34868000 ns] [MONITOR] start asserted
[34873000 ns] [MONITOR] start asserted
[34878000 ns] [MONITOR] start asserted
[34883000 ns] [MONITOR] start asserted
[34888000 ns] [MONITOR] start asserted
[34893000 ns] [MONITOR] start asserted
[34898000 ns] [MONITOR] start asserted
[34903000 ns] [MONITOR] start asserted
[34908000 ns] [MONITOR] start asserted
[34913000 ns] [MONITOR] start asserted
[34918000 ns] [MONITOR] start asserted
[34923000 ns] [MONITOR] start asserted
[34928000 ns] [MONITOR] start asserted
[34933000 ns] [MONITOR] start asserted
[34938000 ns] [MONITOR] start asserted
[34943000 ns] [MONITOR] start asserted
[34948000 ns] [MONITOR] start asserted
[34953000 ns] [MONITOR] start asserted
[34958000 ns] [MONITOR] start asserted
[34963000 ns] [MONITOR] start asserted
[34968000 ns] [MONITOR] start asserted
[34973000 ns] [MONITOR] start asserted
[34978000 ns] [MONITOR] start asserted
[34983000 ns] [MONITOR] start asserted
[34988000 ns] [MONITOR] start asserted
[34993000 ns] [MONITOR] start asserted
[34998000 ns] [MONITOR] start asserted
[35003000 ns] [MONITOR] start asserted
[35008000 ns] [MONITOR] start asserted
[35013000 ns] [MONITOR] start asserted
[35018000 ns] [MONITOR] start asserted
[35023000 ns] [MONITOR] start asserted
[35028000 ns] [MONITOR] start asserted
[35033000 ns] [MONITOR] start asserted
[35038000 ns] [MONITOR] start asserted
[35043000 ns] [MONITOR] start asserted
[35048000 ns] [MONITOR] start asserted
[35053000 ns] [MONITOR] start asserted
[35058000 ns] [MONITOR] start asserted
[35063000 ns] [MONITOR] start asserted
[35068000 ns] [MONITOR] start asserted
[35073000 ns] [MONITOR] start asserted
[35078000 ns] [MONITOR] start asserted
[35083000 ns] [MONITOR] start asserted
[35088000 ns] [MONITOR] start asserted
[35093000 ns] [MONITOR] start asserted
[35098000 ns] [MONITOR] start asserted
[35103000 ns] [MONITOR] start asserted
[35108000 ns] [MONITOR] start asserted
[35113000 ns] [MONITOR] start asserted
[35118000 ns] [MONITOR] start asserted
[35123000 ns] [MONITOR] start asserted
[35128000 ns] [MONITOR] start asserted
[35133000 ns] [MONITOR] start asserted
[35138000 ns] [MONITOR] start asserted
[35143000 ns] [MONITOR] start asserted
[35148000 ns] [MONITOR] start asserted
[35153000 ns] [MONITOR] start asserted
[35158000 ns] [MONITOR] start asserted
[35163000 ns] [MONITOR] start asserted
[35168000 ns] [MONITOR] start asserted
[35173000 ns] [MONITOR] start asserted
[35178000 ns] [MONITOR] start asserted
[35183000 ns] [MONITOR] start asserted
[35188000 ns] [MONITOR] start asserted
[35193000 ns] [MONITOR] start asserted
[35198000 ns] [MONITOR] start asserted
[35203000 ns] [MONITOR] start asserted
[35208000 ns] [MONITOR] start asserted
[35213000 ns] [MONITOR] start asserted
[35218000 ns] [MONITOR] start asserted
[35223000 ns] [MONITOR] start asserted
[35228000 ns] [MONITOR] start asserted
[35233000 ns] [MONITOR] start asserted
[35238000 ns] [MONITOR] start asserted
[35243000 ns] [MONITOR] start asserted
[35248000 ns] [MONITOR] start asserted
[35253000 ns] [MONITOR] start asserted
[35258000 ns] [MONITOR] start asserted
[35263000 ns] [MONITOR] start asserted
[35268000 ns] [MONITOR] start asserted
[35273000 ns] [MONITOR] start asserted
[35278000 ns] [MONITOR] start asserted
[35283000 ns] [MONITOR] start asserted
[35288000 ns] [MONITOR] start asserted
[35293000 ns] [MONITOR] start asserted
[35298000 ns] [MONITOR] start asserted
[35303000 ns] [MONITOR] start asserted
[35308000 ns] [MONITOR] start asserted
[35313000 ns] [MONITOR] start asserted
[35318000 ns] [MONITOR] start asserted
[35323000 ns] [MONITOR] start asserted
[35328000 ns] [MONITOR] start asserted
[35333000 ns] [MONITOR] start asserted
[35338000 ns] [MONITOR] start asserted
[35343000 ns] [MONITOR] start asserted
[35348000 ns] [MONITOR] start asserted
[35353000 ns] [MONITOR] start asserted
[35358000 ns] [MONITOR] start asserted
[35363000 ns] [MONITOR] start asserted
[35368000 ns] [MONITOR] start asserted
[35373000 ns] [MONITOR] start asserted
[35378000 ns] [MONITOR] start asserted
[35383000 ns] [MONITOR] start asserted
[35388000 ns] [MONITOR] start asserted
[35393000 ns] [MONITOR] start asserted
[35398000 ns] [MONITOR] start asserted
[35403000 ns] [MONITOR] start asserted
[35408000 ns] [MONITOR] start asserted
[35413000 ns] [MONITOR] start asserted
[35418000 ns] [MONITOR] start asserted
[35423000 ns] [MONITOR] start asserted
[35428000 ns] [MONITOR] start asserted
[35433000 ns] [MONITOR] start asserted
[35438000 ns] [MONITOR] start asserted
[35443000 ns] [MONITOR] start asserted
[35448000 ns] [MONITOR] start asserted
[35453000 ns] [MONITOR] start asserted
[35458000 ns] [MONITOR] start asserted
[35463000 ns] [MONITOR] start asserted
[35468000 ns] [MONITOR] start asserted
[35473000 ns] [MONITOR] start asserted
[35478000 ns] [MONITOR] start asserted
[35483000 ns] [MONITOR] start asserted
[35488000 ns] [MONITOR] start asserted
[35493000 ns] [MONITOR] start asserted
[35498000 ns] [MONITOR] start asserted
[35503000 ns] [MONITOR] start asserted
[35508000 ns] [MONITOR] start asserted
[35513000 ns] [MONITOR] start asserted
[35518000 ns] [MONITOR] start asserted
[35523000 ns] [MONITOR] start asserted
[35528000 ns] [MONITOR] start asserted
[35533000 ns] [MONITOR] start asserted
[35538000 ns] [MONITOR] start asserted
[35543000 ns] [MONITOR] start asserted
[35548000 ns] [MONITOR] start asserted
[35553000 ns] [MONITOR] start asserted
[35558000 ns] [MONITOR] start asserted
[35563000 ns] [MONITOR] start asserted
[35568000 ns] [MONITOR] start asserted
[35573000 ns] [MONITOR] start asserted
[35578000 ns] [MONITOR] start asserted
[35583000 ns] [MONITOR] start asserted
[35588000 ns] [MONITOR] start asserted
[35593000 ns] [MONITOR] start asserted
[35598000 ns] [MONITOR] start asserted
[35603000 ns] [MONITOR] start asserted
[35608000 ns] [MONITOR] start asserted
[35613000 ns] [MONITOR] start asserted
[35618000 ns] [MONITOR] start asserted
[35623000 ns] [MONITOR] start asserted
[35628000 ns] [MONITOR] start asserted
[35633000 ns] [MONITOR] start asserted
[35638000 ns] [MONITOR] start asserted
[35643000 ns] [MONITOR] start asserted
[35648000 ns] [MONITOR] start asserted
[35653000 ns] [MONITOR] start asserted
[35658000 ns] [MONITOR] start asserted
[35663000 ns] [MONITOR] start asserted
[35668000 ns] [MONITOR] start asserted
[35673000 ns] [MONITOR] start asserted
[35678000 ns] [MONITOR] start asserted
[35683000 ns] [MONITOR] start asserted
[35688000 ns] [MONITOR] start asserted
[35693000 ns] [MONITOR] start asserted
[35698000 ns] [MONITOR] start asserted
[35703000 ns] [MONITOR] start asserted
[35708000 ns] [MONITOR] start asserted
[35713000 ns] [MONITOR] start asserted
[35718000 ns] [MONITOR] start asserted
[35723000 ns] [MONITOR] start asserted
[35728000 ns] [MONITOR] start asserted
[35733000 ns] [MONITOR] start asserted
[35738000 ns] [MONITOR] start asserted
[35743000 ns] [MONITOR] start asserted
[35748000 ns] [MONITOR] start asserted
[35753000 ns] Still waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[35753000 ns] [MONITOR] start asserted
[35758000 ns] [MONITOR] start asserted
[35763000 ns] [MONITOR] start asserted
[35768000 ns] [MONITOR] start asserted
[35773000 ns] [MONITOR] start asserted
[35778000 ns] [MONITOR] start asserted
[35783000 ns] [MONITOR] start asserted
[35788000 ns] [MONITOR] start asserted
[35793000 ns] [MONITOR] start asserted
[35798000 ns] [MONITOR] start asserted
[35803000 ns] [MONITOR] start asserted
[35808000 ns] [MONITOR] start asserted
[35813000 ns] [MONITOR] start asserted
[35818000 ns] [MONITOR] start asserted
[35823000 ns] [MONITOR] start asserted
[35828000 ns] [MONITOR] start asserted
[35833000 ns] [MONITOR] start asserted
[35838000 ns] [MONITOR] start asserted
[35843000 ns] [MONITOR] start asserted
[35848000 ns] [MONITOR] start asserted
[35853000 ns] [MONITOR] start asserted
[35858000 ns] [MONITOR] start asserted
[35863000 ns] [MONITOR] start asserted
[35868000 ns] [MONITOR] start asserted
[35873000 ns] [MONITOR] start asserted
[35878000 ns] [MONITOR] start asserted
[35883000 ns] [MONITOR] start asserted
[35888000 ns] [MONITOR] start asserted
[35893000 ns] [MONITOR] start asserted
[35898000 ns] [MONITOR] start asserted
[35903000 ns] [MONITOR] start asserted
[35908000 ns] [MONITOR] start asserted
[35913000 ns] [MONITOR] start asserted
[35918000 ns] [MONITOR] start asserted
[35923000 ns] [MONITOR] start asserted
[35928000 ns] [MONITOR] start asserted
[35933000 ns] [MONITOR] start asserted
[35938000 ns] [MONITOR] start asserted
[35943000 ns] [MONITOR] start asserted
[35948000 ns] [MONITOR] start asserted
[35953000 ns] [MONITOR] start asserted
[35958000 ns] [MONITOR] start asserted
[35963000 ns] [MONITOR] start asserted
[35968000 ns] [MONITOR] start asserted
[35973000 ns] [MONITOR] start asserted
[35978000 ns] [MONITOR] start asserted
[35983000 ns] [MONITOR] start asserted
[35988000 ns] [MONITOR] start asserted
[35993000 ns] [MONITOR] start asserted
[35998000 ns] [MONITOR] start asserted
[36003000 ns] [MONITOR] start asserted
[36008000 ns] [MONITOR] start asserted
[36013000 ns] [MONITOR] start asserted
[36018000 ns] [MONITOR] start asserted
[36023000 ns] [MONITOR] start asserted
[36028000 ns] [MONITOR] start asserted
[36033000 ns] [MONITOR] start asserted
[36038000 ns] [MONITOR] start asserted
[36043000 ns] [MONITOR] start asserted
[36048000 ns] [MONITOR] start asserted
[36053000 ns] [MONITOR] start asserted
[36058000 ns] [MONITOR] start asserted
[36063000 ns] [MONITOR] start asserted
[36068000 ns] [MONITOR] start asserted
[36073000 ns] [MONITOR] start asserted
[36078000 ns] [MONITOR] start asserted
[36083000 ns] [MONITOR] start asserted
[36088000 ns] [MONITOR] start asserted
[36093000 ns] [MONITOR] start asserted
[36098000 ns] [MONITOR] start asserted
[36103000 ns] [MONITOR] start asserted
[36108000 ns] [MONITOR] start asserted
[36113000 ns] [MONITOR] start asserted
[36118000 ns] [MONITOR] start asserted
[36123000 ns] [MONITOR] start asserted
[36128000 ns] [MONITOR] start asserted
[36133000 ns] [MONITOR] start asserted
[36138000 ns] [MONITOR] start asserted
[36143000 ns] [MONITOR] start asserted
[36148000 ns] [MONITOR] start asserted
[36153000 ns] [MONITOR] start asserted
[36158000 ns] [MONITOR] start asserted
[36163000 ns] [MONITOR] start asserted
[36168000 ns] [MONITOR] start asserted
[36173000 ns] [MONITOR] start asserted
[36178000 ns] [MONITOR] start asserted
[36183000 ns] [MONITOR] start asserted
[36188000 ns] [MONITOR] start asserted
[36193000 ns] [MONITOR] start asserted
[36198000 ns] [MONITOR] start asserted
[36203000 ns] [MONITOR] start asserted
[36208000 ns] [MONITOR] start asserted
[36213000 ns] [MONITOR] start asserted
[36218000 ns] [MONITOR] start asserted
[36223000 ns] [MONITOR] start asserted
[36228000 ns] [MONITOR] start asserted
[36233000 ns] [MONITOR] start asserted
[36238000 ns] [MONITOR] start asserted
[36243000 ns] [MONITOR] start asserted
[36248000 ns] [MONITOR] start asserted
[36253000 ns] [MONITOR] start asserted
[36258000 ns] [MONITOR] start asserted
[36263000 ns] [MONITOR] start asserted
[36268000 ns] [MONITOR] start asserted
[36273000 ns] [MONITOR] start asserted
[36278000 ns] [MONITOR] start asserted
[36283000 ns] [MONITOR] start asserted
[36288000 ns] [MONITOR] start asserted
[36293000 ns] [MONITOR] start asserted
[36298000 ns] [MONITOR] start asserted
[36303000 ns] [MONITOR] start asserted
[36308000 ns] [MONITOR] start asserted
[36313000 ns] [MONITOR] start asserted
[36318000 ns] [MONITOR] start asserted
[36323000 ns] [MONITOR] start asserted
[36328000 ns] [MONITOR] start asserted
[36333000 ns] [MONITOR] start asserted
[36338000 ns] [MONITOR] start asserted
[36343000 ns] [MONITOR] start asserted
[36348000 ns] [MONITOR] start asserted
[36353000 ns] [MONITOR] start asserted
[36358000 ns] [MONITOR] start asserted
[36363000 ns] [MONITOR] start asserted
[36368000 ns] [MONITOR] start asserted
[36373000 ns] [MONITOR] start asserted
[36378000 ns] [MONITOR] start asserted
[36383000 ns] [MONITOR] start asserted
[36388000 ns] [MONITOR] start asserted
[36393000 ns] [MONITOR] start asserted
[36398000 ns] [MONITOR] start asserted
[36403000 ns] [MONITOR] start asserted
[36408000 ns] [MONITOR] start asserted
[36413000 ns] [MONITOR] start asserted
[36418000 ns] [MONITOR] start asserted
[36423000 ns] [MONITOR] start asserted
[36428000 ns] [MONITOR] start asserted
[36433000 ns] [MONITOR] start asserted
[36438000 ns] [MONITOR] start asserted
[36443000 ns] [MONITOR] start asserted
[36448000 ns] [MONITOR] start asserted
[36453000 ns] [MONITOR] start asserted
[36458000 ns] [MONITOR] start asserted
[36463000 ns] [MONITOR] start asserted
[36468000 ns] [MONITOR] start asserted
[36473000 ns] [MONITOR] start asserted
[36478000 ns] [MONITOR] start asserted
[36483000 ns] [MONITOR] start asserted
[36488000 ns] [MONITOR] start asserted
[36493000 ns] [MONITOR] start asserted
[36498000 ns] [MONITOR] start asserted
[36503000 ns] [MONITOR] start asserted
[36508000 ns] [MONITOR] start asserted
[36513000 ns] [MONITOR] start asserted
[36518000 ns] [MONITOR] start asserted
[36523000 ns] [MONITOR] start asserted
[36528000 ns] [MONITOR] start asserted
[36533000 ns] [MONITOR] start asserted
[36538000 ns] [MONITOR] start asserted
[36543000 ns] [MONITOR] start asserted
[36548000 ns] [MONITOR] start asserted
[36553000 ns] [MONITOR] start asserted
[36558000 ns] [MONITOR] start asserted
[36563000 ns] [MONITOR] start asserted
[36568000 ns] [MONITOR] start asserted
[36573000 ns] [MONITOR] start asserted
[36578000 ns] [MONITOR] start asserted
[36583000 ns] [MONITOR] start asserted
[36588000 ns] [MONITOR] start asserted
[36593000 ns] [MONITOR] start asserted
[36598000 ns] [MONITOR] start asserted
[36603000 ns] [MONITOR] start asserted
[36608000 ns] [MONITOR] start asserted
[36613000 ns] [MONITOR] start asserted
[36618000 ns] [MONITOR] start asserted
[36623000 ns] [MONITOR] start asserted
[36628000 ns] [MONITOR] start asserted
[36633000 ns] [MONITOR] start asserted
[36638000 ns] [MONITOR] start asserted
[36643000 ns] [MONITOR] start asserted
[36648000 ns] [MONITOR] start asserted
[36653000 ns] [MONITOR] start asserted
[36658000 ns] [MONITOR] start asserted
[36663000 ns] [MONITOR] start asserted
[36668000 ns] [MONITOR] start asserted
[36673000 ns] [MONITOR] start asserted
[36678000 ns] [MONITOR] start asserted
[36683000 ns] [MONITOR] start asserted
[36688000 ns] [MONITOR] start asserted
[36693000 ns] [MONITOR] start asserted
[36698000 ns] [MONITOR] start asserted
[36703000 ns] [MONITOR] start asserted
[36708000 ns] [MONITOR] start asserted
[36713000 ns] [MONITOR] start asserted
[36718000 ns] [MONITOR] start asserted
[36723000 ns] [MONITOR] start asserted
[36728000 ns] [MONITOR] start asserted
[36733000 ns] [MONITOR] start asserted
[36738000 ns] [MONITOR] start asserted
[36743000 ns] [MONITOR] start asserted
[36748000 ns] [MONITOR] start asserted
[36753000 ns] Still waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[36753000 ns] [MONITOR] start asserted
[36758000 ns] [MONITOR] start asserted
[36763000 ns] [MONITOR] start asserted
[36768000 ns] [MONITOR] start asserted
[36773000 ns] [MONITOR] start asserted
[36778000 ns] [MONITOR] start asserted
[36783000 ns] [MONITOR] start asserted
[36788000 ns] [MONITOR] start asserted
[36793000 ns] [MONITOR] start asserted
[36798000 ns] [MONITOR] start asserted
[36803000 ns] [MONITOR] start asserted
[36808000 ns] [MONITOR] start asserted
[36813000 ns] [MONITOR] start asserted
[36818000 ns] [MONITOR] start asserted
[36823000 ns] [MONITOR] start asserted
[36828000 ns] [MONITOR] start asserted
[36833000 ns] [MONITOR] start asserted
[36838000 ns] [MONITOR] start asserted
[36843000 ns] [MONITOR] start asserted
[36848000 ns] [MONITOR] start asserted
[36853000 ns] [MONITOR] start asserted
[36858000 ns] [MONITOR] start asserted
[36863000 ns] [MONITOR] start asserted
[36868000 ns] [MONITOR] start asserted
[36873000 ns] [MONITOR] start asserted
[36878000 ns] [MONITOR] start asserted
[36883000 ns] [MONITOR] start asserted
[36888000 ns] [MONITOR] start asserted
[36893000 ns] [MONITOR] start asserted
[36898000 ns] [MONITOR] start asserted
[36903000 ns] [MONITOR] start asserted
[36908000 ns] [MONITOR] start asserted
[36913000 ns] [MONITOR] start asserted
[36918000 ns] [MONITOR] start asserted
[36923000 ns] [MONITOR] start asserted
[36928000 ns] [MONITOR] start asserted
[36933000 ns] [MONITOR] start asserted
[36938000 ns] [MONITOR] start asserted
[36943000 ns] [MONITOR] start asserted
[36948000 ns] [MONITOR] start asserted
[36953000 ns] [MONITOR] start asserted
[36958000 ns] [MONITOR] start asserted
[36963000 ns] [MONITOR] start asserted
[36968000 ns] [MONITOR] start asserted
[36973000 ns] [MONITOR] start asserted
[36978000 ns] [MONITOR] start asserted
[36983000 ns] [MONITOR] start asserted
[36988000 ns] [MONITOR] start asserted
[36993000 ns] [MONITOR] start asserted
[36998000 ns] [MONITOR] start asserted
[37003000 ns] [MONITOR] start asserted
[37008000 ns] [MONITOR] start asserted
[37013000 ns] [MONITOR] start asserted
[37018000 ns] [MONITOR] start asserted
[37023000 ns] [MONITOR] start asserted
[37028000 ns] [MONITOR] start asserted
[37033000 ns] [MONITOR] start asserted
[37038000 ns] [MONITOR] start asserted
[37043000 ns] [MONITOR] start asserted
[37048000 ns] [MONITOR] start asserted
[37053000 ns] [MONITOR] start asserted
[37058000 ns] [MONITOR] start asserted
[37063000 ns] [MONITOR] start asserted
[37068000 ns] [MONITOR] start asserted
[37073000 ns] [MONITOR] start asserted
[37078000 ns] [MONITOR] start asserted
[37083000 ns] [MONITOR] start asserted
[37088000 ns] [MONITOR] start asserted
[37093000 ns] [MONITOR] start asserted
[37098000 ns] [MONITOR] start asserted
[37103000 ns] [MONITOR] start asserted
[37108000 ns] [MONITOR] start asserted
[37113000 ns] [MONITOR] start asserted
[37118000 ns] [MONITOR] start asserted
[37123000 ns] [MONITOR] start asserted
[37128000 ns] [MONITOR] start asserted
[37133000 ns] [MONITOR] start asserted
[37138000 ns] [MONITOR] start asserted
[37143000 ns] [MONITOR] start asserted
[37148000 ns] [MONITOR] start asserted
[37153000 ns] [MONITOR] start asserted
[37158000 ns] [MONITOR] start asserted
[37163000 ns] [MONITOR] start asserted
[37168000 ns] [MONITOR] start asserted
[37173000 ns] [MONITOR] start asserted
[37178000 ns] [MONITOR] start asserted
[37183000 ns] [MONITOR] start asserted
[37188000 ns] [MONITOR] start asserted
[37193000 ns] [MONITOR] start asserted
[37198000 ns] [MONITOR] start asserted
[37203000 ns] [MONITOR] start asserted
[37208000 ns] [MONITOR] start asserted
[37213000 ns] [MONITOR] start asserted
[37218000 ns] [MONITOR] start asserted
[37223000 ns] [MONITOR] start asserted
[37228000 ns] [MONITOR] start asserted
[37233000 ns] [MONITOR] start asserted
[37238000 ns] [MONITOR] start asserted
[37243000 ns] [MONITOR] start asserted
[37248000 ns] [MONITOR] start asserted
[37253000 ns] [MONITOR] start asserted
[37258000 ns] [MONITOR] start asserted
[37263000 ns] [MONITOR] start asserted
[37268000 ns] [MONITOR] start asserted
[37273000 ns] [MONITOR] start asserted
[37278000 ns] [MONITOR] start asserted
[37283000 ns] [MONITOR] start asserted
[37288000 ns] [MONITOR] start asserted
[37293000 ns] [MONITOR] start asserted
[37298000 ns] [MONITOR] start asserted
[37303000 ns] [MONITOR] start asserted
[37308000 ns] [MONITOR] start asserted
[37313000 ns] [MONITOR] start asserted
[37318000 ns] [MONITOR] start asserted
[37323000 ns] [MONITOR] start asserted
[37328000 ns] [MONITOR] start asserted
[37333000 ns] [MONITOR] start asserted
[37338000 ns] [MONITOR] start asserted
[37343000 ns] [MONITOR] start asserted
[37348000 ns] [MONITOR] start asserted
[37353000 ns] [MONITOR] start asserted
[37358000 ns] [MONITOR] start asserted
[37363000 ns] [MONITOR] start asserted
[37368000 ns] [MONITOR] start asserted
[37373000 ns] [MONITOR] start asserted
[37378000 ns] [MONITOR] start asserted
[37383000 ns] [MONITOR] start asserted
[37388000 ns] [MONITOR] start asserted
[37393000 ns] [MONITOR] start asserted
[37398000 ns] [MONITOR] start asserted
[37403000 ns] [MONITOR] start asserted
[37408000 ns] [MONITOR] start asserted
[37413000 ns] [MONITOR] start asserted
[37418000 ns] [MONITOR] start asserted
[37423000 ns] [MONITOR] start asserted
[37428000 ns] [MONITOR] start asserted
[37433000 ns] [MONITOR] start asserted
[37438000 ns] [MONITOR] start asserted
[37443000 ns] [MONITOR] start asserted
[37448000 ns] [MONITOR] start asserted
[37453000 ns] [MONITOR] start asserted
[37458000 ns] [MONITOR] start asserted
[37463000 ns] [MONITOR] start asserted
[37468000 ns] [MONITOR] start asserted
[37473000 ns] [MONITOR] start asserted
[37478000 ns] [MONITOR] start asserted
[37483000 ns] [MONITOR] start asserted
[37488000 ns] [MONITOR] start asserted
[37493000 ns] [MONITOR] start asserted
[37498000 ns] [MONITOR] start asserted
[37503000 ns] [MONITOR] start asserted
[37508000 ns] [MONITOR] start asserted
[37513000 ns] [MONITOR] start asserted
[37518000 ns] [MONITOR] start asserted
[37523000 ns] [MONITOR] start asserted
[37528000 ns] [MONITOR] start asserted
[37533000 ns] [MONITOR] start asserted
[37538000 ns] [MONITOR] start asserted
[37543000 ns] [MONITOR] start asserted
[37548000 ns] [MONITOR] start asserted
[37553000 ns] [MONITOR] start asserted
[37558000 ns] [MONITOR] start asserted
[37563000 ns] [MONITOR] start asserted
[37568000 ns] [MONITOR] start asserted
[37573000 ns] [MONITOR] start asserted
[37578000 ns] [MONITOR] start asserted
[37583000 ns] [MONITOR] start asserted
[37588000 ns] [MONITOR] start asserted
[37593000 ns] [MONITOR] start asserted
[37598000 ns] [MONITOR] start asserted
[37603000 ns] [MONITOR] start asserted
[37608000 ns] [MONITOR] start asserted
[37613000 ns] [MONITOR] start asserted
[37618000 ns] [MONITOR] start asserted
[37623000 ns] [MONITOR] start asserted
[37628000 ns] [MONITOR] start asserted
[37633000 ns] [MONITOR] start asserted
[37638000 ns] [MONITOR] start asserted
[37643000 ns] [MONITOR] start asserted
[37648000 ns] [MONITOR] start asserted
[37653000 ns] [MONITOR] start asserted
[37658000 ns] [MONITOR] start asserted
[37663000 ns] [MONITOR] start asserted
[37668000 ns] [MONITOR] start asserted
[37673000 ns] [MONITOR] start asserted
[37678000 ns] [MONITOR] start asserted
[37683000 ns] [MONITOR] start asserted
[37688000 ns] [MONITOR] start asserted
[37693000 ns] [MONITOR] start asserted
[37698000 ns] [MONITOR] start asserted
[37703000 ns] [MONITOR] start asserted
[37708000 ns] [MONITOR] start asserted
[37713000 ns] [MONITOR] start asserted
[37718000 ns] [MONITOR] start asserted
[37723000 ns] [MONITOR] start asserted
[37728000 ns] [MONITOR] start asserted
[37733000 ns] [MONITOR] start asserted
[37738000 ns] [MONITOR] start asserted
[37743000 ns] [MONITOR] start asserted
[37748000 ns] [MONITOR] start asserted
[37753000 ns] Still waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[37753000 ns] [MONITOR] start asserted
[37758000 ns] [MONITOR] start asserted
[37763000 ns] [MONITOR] start asserted
[37768000 ns] [MONITOR] start asserted
[37773000 ns] [MONITOR] start asserted
[37778000 ns] [MONITOR] start asserted
[37783000 ns] [MONITOR] start asserted
[37788000 ns] [MONITOR] start asserted
[37793000 ns] [MONITOR] start asserted
[37798000 ns] [MONITOR] start asserted
[37803000 ns] [MONITOR] start asserted
[37808000 ns] [MONITOR] start asserted
[37813000 ns] [MONITOR] start asserted
[37818000 ns] [MONITOR] start asserted
[37823000 ns] [MONITOR] start asserted
[37828000 ns] [MONITOR] start asserted
[37833000 ns] [MONITOR] start asserted
[37838000 ns] [MONITOR] start asserted
[37843000 ns] [MONITOR] start asserted
[37848000 ns] [MONITOR] start asserted
[37853000 ns] [MONITOR] start asserted
[37858000 ns] [MONITOR] start asserted
[37863000 ns] [MONITOR] start asserted
[37868000 ns] [MONITOR] start asserted
[37873000 ns] [MONITOR] start asserted
[37878000 ns] [MONITOR] start asserted
[37883000 ns] [MONITOR] start asserted
[37888000 ns] [MONITOR] start asserted
[37893000 ns] [MONITOR] start asserted
[37898000 ns] [MONITOR] start asserted
[37903000 ns] [MONITOR] start asserted
[37908000 ns] [MONITOR] start asserted
[37913000 ns] [MONITOR] start asserted
[37918000 ns] [MONITOR] start asserted
[37923000 ns] [MONITOR] start asserted
[37928000 ns] [MONITOR] start asserted
[37933000 ns] [MONITOR] start asserted
[37938000 ns] [MONITOR] start asserted
[37943000 ns] [MONITOR] start asserted
[37948000 ns] [MONITOR] start asserted
[37953000 ns] [MONITOR] start asserted
[37958000 ns] [MONITOR] start asserted
[37963000 ns] [MONITOR] start asserted
[37968000 ns] [MONITOR] start asserted
[37973000 ns] [MONITOR] start asserted
[37978000 ns] [MONITOR] start asserted
[37983000 ns] [MONITOR] start asserted
[37988000 ns] [MONITOR] start asserted
[37993000 ns] [MONITOR] start asserted
[37998000 ns] [MONITOR] start asserted
[38003000 ns] [MONITOR] start asserted
[38008000 ns] [MONITOR] start asserted
[38013000 ns] [MONITOR] start asserted
[38018000 ns] [MONITOR] start asserted
[38023000 ns] [MONITOR] start asserted
[38028000 ns] [MONITOR] start asserted
[38033000 ns] [MONITOR] start asserted
[38038000 ns] [MONITOR] start asserted
[38043000 ns] [MONITOR] start asserted
[38048000 ns] [MONITOR] start asserted
[38053000 ns] [MONITOR] start asserted
[38058000 ns] [MONITOR] start asserted
[38063000 ns] [MONITOR] start asserted
[38068000 ns] [MONITOR] start asserted
[38073000 ns] [MONITOR] start asserted
[38078000 ns] [MONITOR] start asserted
[38083000 ns] [MONITOR] start asserted
[38088000 ns] [MONITOR] start asserted
[38093000 ns] [MONITOR] start asserted
[38098000 ns] [MONITOR] start asserted
[38103000 ns] [MONITOR] start asserted
[38108000 ns] [MONITOR] start asserted
[38113000 ns] [MONITOR] start asserted
[38118000 ns] [MONITOR] start asserted
[38123000 ns] [MONITOR] start asserted
[38128000 ns] [MONITOR] start asserted
[38133000 ns] [MONITOR] start asserted
[38138000 ns] [MONITOR] start asserted
[38143000 ns] [MONITOR] start asserted
[38148000 ns] [MONITOR] start asserted
[38153000 ns] [MONITOR] start asserted
[38158000 ns] [MONITOR] start asserted
[38163000 ns] [MONITOR] start asserted
[38168000 ns] [MONITOR] start asserted
[38173000 ns] [MONITOR] start asserted
[38178000 ns] [MONITOR] start asserted
[38183000 ns] [MONITOR] start asserted
[38188000 ns] [MONITOR] start asserted
[38193000 ns] [MONITOR] start asserted
[38198000 ns] [MONITOR] start asserted
[38203000 ns] [MONITOR] start asserted
[38208000 ns] [MONITOR] start asserted
[38213000 ns] [MONITOR] start asserted
[38218000 ns] [MONITOR] start asserted
[38223000 ns] [MONITOR] start asserted
[38228000 ns] [MONITOR] start asserted
[38233000 ns] [MONITOR] start asserted
[38238000 ns] [MONITOR] start asserted
[38243000 ns] [MONITOR] start asserted
[38248000 ns] [MONITOR] start asserted
[38253000 ns] [MONITOR] start asserted
[38258000 ns] [MONITOR] start asserted
[38263000 ns] [MONITOR] start asserted
[38268000 ns] [MONITOR] start asserted
[38273000 ns] [MONITOR] start asserted
[38278000 ns] [MONITOR] start asserted
[38283000 ns] [MONITOR] start asserted
[38288000 ns] [MONITOR] start asserted
[38293000 ns] [MONITOR] start asserted
[38298000 ns] [MONITOR] start asserted
[38303000 ns] [MONITOR] start asserted
[38308000 ns] [MONITOR] start asserted
[38313000 ns] [MONITOR] start asserted
[38318000 ns] [MONITOR] start asserted
[38323000 ns] [MONITOR] start asserted
[38328000 ns] [MONITOR] start asserted
[38333000 ns] [MONITOR] start asserted
[38338000 ns] [MONITOR] start asserted
[38343000 ns] [MONITOR] start asserted
[38348000 ns] [MONITOR] start asserted
[38353000 ns] [MONITOR] start asserted
[38358000 ns] [MONITOR] start asserted
[38363000 ns] [MONITOR] start asserted
[38368000 ns] [MONITOR] start asserted
[38373000 ns] [MONITOR] start asserted
[38378000 ns] [MONITOR] start asserted
[38383000 ns] [MONITOR] start asserted
[38388000 ns] [MONITOR] start asserted
[38393000 ns] [MONITOR] start asserted
[38398000 ns] [MONITOR] start asserted
[38403000 ns] [MONITOR] start asserted
[38408000 ns] [MONITOR] start asserted
[38413000 ns] [MONITOR] start asserted
[38418000 ns] [MONITOR] start asserted
[38423000 ns] [MONITOR] start asserted
[38428000 ns] [MONITOR] start asserted
[38433000 ns] [MONITOR] start asserted
[38438000 ns] [MONITOR] start asserted
[38443000 ns] [MONITOR] start asserted
[38448000 ns] [MONITOR] start asserted
[38453000 ns] [MONITOR] start asserted
[38458000 ns] [MONITOR] start asserted
[38463000 ns] [MONITOR] start asserted
[38468000 ns] [MONITOR] start asserted
[38473000 ns] [MONITOR] start asserted
[38478000 ns] [MONITOR] start asserted
[38483000 ns] [MONITOR] start asserted
[38488000 ns] [MONITOR] start asserted
[38493000 ns] [MONITOR] start asserted
[38498000 ns] [MONITOR] start asserted
[38503000 ns] [MONITOR] start asserted
[38508000 ns] [MONITOR] start asserted
[38513000 ns] [MONITOR] start asserted
[38518000 ns] [MONITOR] start asserted
[38523000 ns] [MONITOR] start asserted
[38528000 ns] [MONITOR] start asserted
[38533000 ns] [MONITOR] start asserted
[38538000 ns] [MONITOR] start asserted
[38543000 ns] [MONITOR] start asserted
[38548000 ns] [MONITOR] start asserted
[38553000 ns] [MONITOR] start asserted
[38558000 ns] [MONITOR] start asserted
[38563000 ns] [MONITOR] start asserted
[38568000 ns] [MONITOR] start asserted
[38573000 ns] [MONITOR] start asserted
[38578000 ns] [MONITOR] start asserted
[38583000 ns] [MONITOR] start asserted
[38588000 ns] [MONITOR] start asserted
[38593000 ns] [MONITOR] start asserted
[38598000 ns] [MONITOR] start asserted
[38603000 ns] [MONITOR] start asserted
[38608000 ns] [MONITOR] start asserted
[38613000 ns] [MONITOR] start asserted
[38618000 ns] [MONITOR] start asserted
[38623000 ns] [MONITOR] start asserted
[38628000 ns] [MONITOR] start asserted
[38633000 ns] [MONITOR] start asserted
[38638000 ns] [MONITOR] start asserted
[38643000 ns] [MONITOR] start asserted
[38648000 ns] [MONITOR] start asserted
[38653000 ns] [MONITOR] start asserted
[38658000 ns] [MONITOR] start asserted
[38663000 ns] [MONITOR] start asserted
[38668000 ns] [MONITOR] start asserted
[38673000 ns] [MONITOR] start asserted
[38678000 ns] [MONITOR] start asserted
[38683000 ns] [MONITOR] start asserted
[38688000 ns] [MONITOR] start asserted
[38693000 ns] [MONITOR] start asserted
[38698000 ns] [MONITOR] start asserted
[38703000 ns] [MONITOR] start asserted
[38708000 ns] [MONITOR] start asserted
[38713000 ns] [MONITOR] start asserted
[38718000 ns] [MONITOR] start asserted
[38723000 ns] [MONITOR] start asserted
[38728000 ns] [MONITOR] start asserted
[38733000 ns] [MONITOR] start asserted
[38738000 ns] [MONITOR] start asserted
[38743000 ns] [MONITOR] start asserted
[38748000 ns] [MONITOR] start asserted
[38753000 ns] Still waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[38753000 ns] [MONITOR] start asserted
[38758000 ns] [MONITOR] start asserted
[38763000 ns] [MONITOR] start asserted
[38768000 ns] [MONITOR] start asserted
[38773000 ns] [MONITOR] start asserted
[38778000 ns] [MONITOR] start asserted
[38783000 ns] [MONITOR] start asserted
[38788000 ns] [MONITOR] start asserted
[38793000 ns] [MONITOR] start asserted
[38798000 ns] [MONITOR] start asserted
[38803000 ns] [MONITOR] start asserted
[38808000 ns] [MONITOR] start asserted
[38813000 ns] [MONITOR] start asserted
[38818000 ns] [MONITOR] start asserted
[38823000 ns] [MONITOR] start asserted
[38828000 ns] [MONITOR] start asserted
[38833000 ns] [MONITOR] start asserted
[38838000 ns] [MONITOR] start asserted
[38843000 ns] [MONITOR] start asserted
[38848000 ns] [MONITOR] start asserted
[38853000 ns] [MONITOR] start asserted
[38858000 ns] [MONITOR] start asserted
[38863000 ns] [MONITOR] start asserted
[38868000 ns] [MONITOR] start asserted
[38873000 ns] [MONITOR] start asserted
[38878000 ns] [MONITOR] start asserted
[38883000 ns] [MONITOR] start asserted
[38888000 ns] [MONITOR] start asserted
[38893000 ns] [MONITOR] start asserted
[38898000 ns] [MONITOR] start asserted
[38903000 ns] [MONITOR] start asserted
[38908000 ns] [MONITOR] start asserted
[38913000 ns] [MONITOR] start asserted
[38918000 ns] [MONITOR] start asserted
[38923000 ns] [MONITOR] start asserted
[38928000 ns] [MONITOR] start asserted
[38933000 ns] [MONITOR] start asserted
[38938000 ns] [MONITOR] start asserted
[38943000 ns] [MONITOR] start asserted
[38948000 ns] [MONITOR] start asserted
[38953000 ns] [MONITOR] start asserted
[38958000 ns] [MONITOR] start asserted
[38963000 ns] [MONITOR] start asserted
[38968000 ns] [MONITOR] start asserted
[38973000 ns] [MONITOR] start asserted
[38978000 ns] [MONITOR] start asserted
[38983000 ns] [MONITOR] start asserted
[38988000 ns] [MONITOR] start asserted
[38993000 ns] [MONITOR] start asserted
[38998000 ns] [MONITOR] start asserted
[39003000 ns] [MONITOR] start asserted
[39008000 ns] [MONITOR] start asserted
[39013000 ns] [MONITOR] start asserted
[39018000 ns] [MONITOR] start asserted
[39023000 ns] [MONITOR] start asserted
[39028000 ns] [MONITOR] start asserted
[39033000 ns] [MONITOR] start asserted
[39038000 ns] [MONITOR] start asserted
[39043000 ns] [MONITOR] start asserted
[39048000 ns] [MONITOR] start asserted
[39053000 ns] [MONITOR] start asserted
[39058000 ns] [MONITOR] start asserted
[39063000 ns] [MONITOR] start asserted
[39068000 ns] [MONITOR] start asserted
[39073000 ns] [MONITOR] start asserted
[39078000 ns] [MONITOR] start asserted
[39083000 ns] [MONITOR] start asserted
[39088000 ns] [MONITOR] start asserted
[39093000 ns] [MONITOR] start asserted
[39098000 ns] [MONITOR] start asserted
[39103000 ns] [MONITOR] start asserted
[39108000 ns] [MONITOR] start asserted
[39113000 ns] [MONITOR] start asserted
[39118000 ns] [MONITOR] start asserted
[39123000 ns] [MONITOR] start asserted
[39128000 ns] [MONITOR] start asserted
[39133000 ns] [MONITOR] start asserted
[39138000 ns] [MONITOR] start asserted
[39143000 ns] [MONITOR] start asserted
[39148000 ns] [MONITOR] start asserted
[39153000 ns] [MONITOR] start asserted
[39158000 ns] [MONITOR] start asserted
[39163000 ns] [MONITOR] start asserted
[39168000 ns] [MONITOR] start asserted
[39173000 ns] [MONITOR] start asserted
[39178000 ns] [MONITOR] start asserted
[39183000 ns] [MONITOR] start asserted
[39188000 ns] [MONITOR] start asserted
[39193000 ns] [MONITOR] start asserted
[39198000 ns] [MONITOR] start asserted
[39203000 ns] [MONITOR] start asserted
[39208000 ns] [MONITOR] start asserted
[39213000 ns] [MONITOR] start asserted
[39218000 ns] [MONITOR] start asserted
[39223000 ns] [MONITOR] start asserted
[39228000 ns] [MONITOR] start asserted
[39233000 ns] [MONITOR] start asserted
[39238000 ns] [MONITOR] start asserted
[39243000 ns] [MONITOR] start asserted
[39248000 ns] [MONITOR] start asserted
[39253000 ns] [MONITOR] start asserted
[39258000 ns] [MONITOR] start asserted
[39263000 ns] [MONITOR] start asserted
[39268000 ns] [MONITOR] start asserted
[39273000 ns] [MONITOR] start asserted
[39278000 ns] [MONITOR] start asserted
[39283000 ns] [MONITOR] start asserted
[39288000 ns] [MONITOR] start asserted
[39293000 ns] [MONITOR] start asserted
[39298000 ns] [MONITOR] start asserted
[39303000 ns] [MONITOR] start asserted
[39308000 ns] [MONITOR] start asserted
[39313000 ns] [MONITOR] start asserted
[39318000 ns] [MONITOR] start asserted
[39323000 ns] [MONITOR] start asserted
[39328000 ns] [MONITOR] start asserted
[39333000 ns] [MONITOR] start asserted
[39338000 ns] [MONITOR] start asserted
[39343000 ns] [MONITOR] start asserted
[39348000 ns] [MONITOR] start asserted
[39353000 ns] [MONITOR] start asserted
[39358000 ns] [MONITOR] start asserted
[39363000 ns] [MONITOR] start asserted
[39368000 ns] [MONITOR] start asserted
[39373000 ns] [MONITOR] start asserted
[39378000 ns] [MONITOR] start asserted
[39383000 ns] [MONITOR] start asserted
[39388000 ns] [MONITOR] start asserted
[39393000 ns] [MONITOR] start asserted
[39398000 ns] [MONITOR] start asserted
[39403000 ns] [MONITOR] start asserted
[39408000 ns] [MONITOR] start asserted
[39413000 ns] [MONITOR] start asserted
[39418000 ns] [MONITOR] start asserted
[39423000 ns] [MONITOR] start asserted
[39428000 ns] [MONITOR] start asserted
[39433000 ns] [MONITOR] start asserted
[39438000 ns] [MONITOR] start asserted
[39443000 ns] [MONITOR] start asserted
[39448000 ns] [MONITOR] start asserted
[39453000 ns] [MONITOR] start asserted
[39458000 ns] [MONITOR] start asserted
[39463000 ns] [MONITOR] start asserted
[39468000 ns] [MONITOR] start asserted
[39473000 ns] [MONITOR] start asserted
[39478000 ns] [MONITOR] start asserted
[39483000 ns] [MONITOR] start asserted
[39488000 ns] [MONITOR] start asserted
[39493000 ns] [MONITOR] start asserted
[39498000 ns] [MONITOR] start asserted
[39503000 ns] [MONITOR] start asserted
[39508000 ns] [MONITOR] start asserted
[39513000 ns] [MONITOR] start asserted
[39518000 ns] [MONITOR] start asserted
[39523000 ns] [MONITOR] start asserted
[39528000 ns] [MONITOR] start asserted
[39533000 ns] [MONITOR] start asserted
[39538000 ns] [MONITOR] start asserted
[39543000 ns] [MONITOR] start asserted
[39548000 ns] [MONITOR] start asserted
[39553000 ns] [MONITOR] start asserted
[39558000 ns] [MONITOR] start asserted
[39563000 ns] [MONITOR] start asserted
[39568000 ns] [MONITOR] start asserted
[39573000 ns] [MONITOR] start asserted
[39578000 ns] [MONITOR] start asserted
[39583000 ns] [MONITOR] start asserted
[39588000 ns] [MONITOR] start asserted
[39593000 ns] [MONITOR] start asserted
[39598000 ns] [MONITOR] start asserted
[39603000 ns] [MONITOR] start asserted
[39608000 ns] [MONITOR] start asserted
[39613000 ns] [MONITOR] start asserted
[39618000 ns] [MONITOR] start asserted
[39623000 ns] [MONITOR] start asserted
[39628000 ns] [MONITOR] start asserted
[39633000 ns] [MONITOR] start asserted
[39638000 ns] [MONITOR] start asserted
[39643000 ns] [MONITOR] start asserted
[39648000 ns] [MONITOR] start asserted
[39653000 ns] [MONITOR] start asserted
[39658000 ns] [MONITOR] start asserted
[39663000 ns] [MONITOR] start asserted
[39668000 ns] [MONITOR] start asserted
[39673000 ns] [MONITOR] start asserted
[39678000 ns] [MONITOR] start asserted
[39683000 ns] [MONITOR] start asserted
[39688000 ns] [MONITOR] start asserted
[39693000 ns] [MONITOR] start asserted
[39698000 ns] [MONITOR] start asserted
[39703000 ns] [MONITOR] start asserted
[39708000 ns] [MONITOR] start asserted
[39713000 ns] [MONITOR] start asserted
[39718000 ns] [MONITOR] start asserted
[39723000 ns] [MONITOR] start asserted
[39728000 ns] [MONITOR] start asserted
[39733000 ns] [MONITOR] start asserted
[39738000 ns] [MONITOR] start asserted
[39743000 ns] [MONITOR] start asserted
[39748000 ns] [MONITOR] start asserted
[39753000 ns] Still waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[39753000 ns] [MONITOR] start asserted
[39758000 ns] [MONITOR] start asserted
[39763000 ns] [MONITOR] start asserted
[39768000 ns] [MONITOR] start asserted
[39773000 ns] [MONITOR] start asserted
[39778000 ns] [MONITOR] start asserted
[39783000 ns] [MONITOR] start asserted
[39788000 ns] [MONITOR] start asserted
[39793000 ns] [MONITOR] start asserted
[39798000 ns] [MONITOR] start asserted
[39803000 ns] [MONITOR] start asserted
[39808000 ns] [MONITOR] start asserted
[39813000 ns] [MONITOR] start asserted
[39818000 ns] [MONITOR] start asserted
[39823000 ns] [MONITOR] start asserted
[39828000 ns] [MONITOR] start asserted
[39833000 ns] [MONITOR] start asserted
[39838000 ns] [MONITOR] start asserted
[39843000 ns] [MONITOR] start asserted
[39848000 ns] [MONITOR] start asserted
[39853000 ns] [MONITOR] start asserted
[39858000 ns] [MONITOR] start asserted
[39863000 ns] [MONITOR] start asserted
[39868000 ns] [MONITOR] start asserted
[39873000 ns] [MONITOR] start asserted
[39878000 ns] [MONITOR] start asserted
[39883000 ns] [MONITOR] start asserted
[39888000 ns] [MONITOR] start asserted
[39893000 ns] [MONITOR] start asserted
[39898000 ns] [MONITOR] start asserted
[39903000 ns] [MONITOR] start asserted
[39908000 ns] [MONITOR] start asserted
[39913000 ns] [MONITOR] start asserted
[39918000 ns] [MONITOR] start asserted
[39923000 ns] [MONITOR] start asserted
[39928000 ns] [MONITOR] start asserted
[39933000 ns] [MONITOR] start asserted
[39938000 ns] [MONITOR] start asserted
[39943000 ns] [MONITOR] start asserted
[39948000 ns] [MONITOR] start asserted
[39953000 ns] [MONITOR] start asserted
[39958000 ns] [MONITOR] start asserted
[39963000 ns] [MONITOR] start asserted
[39968000 ns] [MONITOR] start asserted
[39973000 ns] [MONITOR] start asserted
[39978000 ns] [MONITOR] start asserted
[39983000 ns] [MONITOR] start asserted
[39988000 ns] [MONITOR] start asserted
[39993000 ns] [MONITOR] start asserted
[39998000 ns] [MONITOR] start asserted
run 10us
[40003000 ns] [MONITOR] start asserted
[40008000 ns] [MONITOR] start asserted
[40013000 ns] [MONITOR] start asserted
[40018000 ns] [MONITOR] start asserted
[40023000 ns] [MONITOR] start asserted
[40028000 ns] [MONITOR] start asserted
[40033000 ns] [MONITOR] start asserted
[40038000 ns] [MONITOR] start asserted
[40043000 ns] [MONITOR] start asserted
[40048000 ns] [MONITOR] start asserted
[40053000 ns] [MONITOR] start asserted
[40058000 ns] [MONITOR] start asserted
[40063000 ns] [MONITOR] start asserted
[40068000 ns] [MONITOR] start asserted
[40073000 ns] [MONITOR] start asserted
[40078000 ns] [MONITOR] start asserted
[40083000 ns] [MONITOR] start asserted
[40088000 ns] [MONITOR] start asserted
[40093000 ns] [MONITOR] start asserted
[40098000 ns] [MONITOR] start asserted
[40103000 ns] [MONITOR] start asserted
[40108000 ns] [MONITOR] start asserted
[40113000 ns] [MONITOR] start asserted
[40118000 ns] [MONITOR] start asserted
[40123000 ns] [MONITOR] start asserted
[40128000 ns] [MONITOR] start asserted
[40133000 ns] [MONITOR] start asserted
[40138000 ns] [MONITOR] start asserted
[40143000 ns] [MONITOR] start asserted
[40148000 ns] [MONITOR] start asserted
[40153000 ns] [MONITOR] start asserted
[40158000 ns] [MONITOR] start asserted
[40163000 ns] [MONITOR] start asserted
[40168000 ns] [MONITOR] start asserted
[40173000 ns] [MONITOR] start asserted
[40178000 ns] [MONITOR] start asserted
[40183000 ns] [MONITOR] start asserted
[40188000 ns] [MONITOR] start asserted
[40193000 ns] [MONITOR] start asserted
[40198000 ns] [MONITOR] start asserted
[40203000 ns] [MONITOR] start asserted
[40208000 ns] [MONITOR] start asserted
[40213000 ns] [MONITOR] start asserted
[40218000 ns] [MONITOR] start asserted
[40223000 ns] [MONITOR] start asserted
[40228000 ns] [MONITOR] start asserted
[40233000 ns] [MONITOR] start asserted
[40238000 ns] [MONITOR] start asserted
[40243000 ns] [MONITOR] start asserted
[40248000 ns] [MONITOR] start asserted
[40253000 ns] [MONITOR] start asserted
[40258000 ns] [MONITOR] start asserted
[40263000 ns] [MONITOR] start asserted
[40268000 ns] [MONITOR] start asserted
[40273000 ns] [MONITOR] start asserted
[40278000 ns] [MONITOR] start asserted
[40283000 ns] [MONITOR] start asserted
[40288000 ns] [MONITOR] start asserted
[40293000 ns] [MONITOR] start asserted
[40298000 ns] [MONITOR] start asserted
[40303000 ns] [MONITOR] start asserted
[40308000 ns] [MONITOR] start asserted
[40313000 ns] [MONITOR] start asserted
[40318000 ns] [MONITOR] start asserted
[40323000 ns] [MONITOR] start asserted
[40328000 ns] [MONITOR] start asserted
[40333000 ns] [MONITOR] start asserted
[40338000 ns] [MONITOR] start asserted
[40343000 ns] [MONITOR] start asserted
[40348000 ns] [MONITOR] start asserted
[40353000 ns] [MONITOR] start asserted
[40358000 ns] [MONITOR] start asserted
[40363000 ns] [MONITOR] start asserted
[40368000 ns] [MONITOR] start asserted
[40373000 ns] [MONITOR] start asserted
[40378000 ns] [MONITOR] start asserted
[40383000 ns] [MONITOR] start asserted
[40388000 ns] [MONITOR] start asserted
[40393000 ns] [MONITOR] start asserted
[40398000 ns] [MONITOR] start asserted
[40403000 ns] [MONITOR] start asserted
[40408000 ns] [MONITOR] start asserted
[40413000 ns] [MONITOR] start asserted
[40418000 ns] [MONITOR] start asserted
[40423000 ns] [MONITOR] start asserted
[40428000 ns] [MONITOR] start asserted
[40433000 ns] [MONITOR] start asserted
[40438000 ns] [MONITOR] start asserted
[40443000 ns] [MONITOR] start asserted
[40448000 ns] [MONITOR] start asserted
[40453000 ns] [MONITOR] start asserted
[40458000 ns] [MONITOR] start asserted
[40463000 ns] [MONITOR] start asserted
[40468000 ns] [MONITOR] start asserted
[40473000 ns] [MONITOR] start asserted
[40478000 ns] [MONITOR] start asserted
[40483000 ns] [MONITOR] start asserted
[40488000 ns] [MONITOR] start asserted
[40493000 ns] [MONITOR] start asserted
[40498000 ns] [MONITOR] start asserted
[40503000 ns] [MONITOR] start asserted
[40508000 ns] [MONITOR] start asserted
[40513000 ns] [MONITOR] start asserted
[40518000 ns] [MONITOR] start asserted
[40523000 ns] [MONITOR] start asserted
[40528000 ns] [MONITOR] start asserted
[40533000 ns] [MONITOR] start asserted
[40538000 ns] [MONITOR] start asserted
[40543000 ns] [MONITOR] start asserted
[40548000 ns] [MONITOR] start asserted
[40553000 ns] [MONITOR] start asserted
[40558000 ns] [MONITOR] start asserted
[40563000 ns] [MONITOR] start asserted
[40568000 ns] [MONITOR] start asserted
[40573000 ns] [MONITOR] start asserted
[40578000 ns] [MONITOR] start asserted
[40583000 ns] [MONITOR] start asserted
[40588000 ns] [MONITOR] start asserted
[40593000 ns] [MONITOR] start asserted
[40598000 ns] [MONITOR] start asserted
[40603000 ns] [MONITOR] start asserted
[40608000 ns] [MONITOR] start asserted
[40613000 ns] [MONITOR] start asserted
[40618000 ns] [MONITOR] start asserted
[40623000 ns] [MONITOR] start asserted
[40628000 ns] [MONITOR] start asserted
[40633000 ns] [MONITOR] start asserted
[40638000 ns] [MONITOR] start asserted
[40643000 ns] [MONITOR] start asserted
[40648000 ns] [MONITOR] start asserted
[40653000 ns] [MONITOR] start asserted
[40658000 ns] [MONITOR] start asserted
[40663000 ns] [MONITOR] start asserted
[40668000 ns] [MONITOR] start asserted
[40673000 ns] [MONITOR] start asserted
[40678000 ns] [MONITOR] start asserted
[40683000 ns] [MONITOR] start asserted
[40688000 ns] [MONITOR] start asserted
[40693000 ns] [MONITOR] start asserted
[40698000 ns] [MONITOR] start asserted
[40703000 ns] [MONITOR] start asserted
[40708000 ns] [MONITOR] start asserted
[40713000 ns] [MONITOR] start asserted
[40718000 ns] [MONITOR] start asserted
[40723000 ns] [MONITOR] start asserted
[40728000 ns] [MONITOR] start asserted
[40733000 ns] [MONITOR] start asserted
[40738000 ns] [MONITOR] start asserted
[40743000 ns] [MONITOR] start asserted
[40748000 ns] [MONITOR] start asserted
[40753000 ns] Still waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[40753000 ns] [MONITOR] start asserted
[40758000 ns] [MONITOR] start asserted
[40763000 ns] [MONITOR] start asserted
[40768000 ns] [MONITOR] start asserted
[40773000 ns] [MONITOR] start asserted
[40778000 ns] [MONITOR] start asserted
[40783000 ns] [MONITOR] start asserted
[40788000 ns] [MONITOR] start asserted
[40793000 ns] [MONITOR] start asserted
[40798000 ns] [MONITOR] start asserted
[40803000 ns] [MONITOR] start asserted
[40808000 ns] [MONITOR] start asserted
[40813000 ns] [MONITOR] start asserted
[40818000 ns] [MONITOR] start asserted
[40823000 ns] [MONITOR] start asserted
[40828000 ns] [MONITOR] start asserted
[40833000 ns] [MONITOR] start asserted
[40838000 ns] [MONITOR] start asserted
[40843000 ns] [MONITOR] start asserted
[40848000 ns] [MONITOR] start asserted
[40853000 ns] [MONITOR] start asserted
[40858000 ns] [MONITOR] start asserted
[40863000 ns] [MONITOR] start asserted
[40868000 ns] [MONITOR] start asserted
[40873000 ns] [MONITOR] start asserted
[40878000 ns] [MONITOR] start asserted
[40883000 ns] [MONITOR] start asserted
[40888000 ns] [MONITOR] start asserted
[40893000 ns] [MONITOR] start asserted
[40898000 ns] [MONITOR] start asserted
[40903000 ns] [MONITOR] start asserted
[40908000 ns] [MONITOR] start asserted
[40913000 ns] [MONITOR] start asserted
[40918000 ns] [MONITOR] start asserted
[40923000 ns] [MONITOR] start asserted
[40928000 ns] [MONITOR] start asserted
[40933000 ns] [MONITOR] start asserted
[40938000 ns] [MONITOR] start asserted
[40943000 ns] [MONITOR] start asserted
[40948000 ns] [MONITOR] start asserted
[40953000 ns] [MONITOR] start asserted
[40958000 ns] [MONITOR] start asserted
[40963000 ns] [MONITOR] start asserted
[40968000 ns] [MONITOR] start asserted
[40973000 ns] [MONITOR] start asserted
[40978000 ns] [MONITOR] start asserted
[40983000 ns] [MONITOR] start asserted
[40988000 ns] [MONITOR] start asserted
[40993000 ns] [MONITOR] start asserted
[40998000 ns] [MONITOR] start asserted
[41003000 ns] [MONITOR] start asserted
[41008000 ns] [MONITOR] start asserted
[41013000 ns] [MONITOR] start asserted
[41018000 ns] [MONITOR] start asserted
[41023000 ns] [MONITOR] start asserted
[41028000 ns] [MONITOR] start asserted
[41033000 ns] [MONITOR] start asserted
[41038000 ns] [MONITOR] start asserted
[41043000 ns] [MONITOR] start asserted
[41048000 ns] [MONITOR] start asserted
[41053000 ns] [MONITOR] start asserted
[41058000 ns] [MONITOR] start asserted
[41063000 ns] [MONITOR] start asserted
[41068000 ns] [MONITOR] start asserted
[41073000 ns] [MONITOR] start asserted
[41078000 ns] [MONITOR] start asserted
[41083000 ns] [MONITOR] start asserted
[41088000 ns] [MONITOR] start asserted
[41093000 ns] [MONITOR] start asserted
[41098000 ns] [MONITOR] start asserted
[41103000 ns] [MONITOR] start asserted
[41108000 ns] [MONITOR] start asserted
[41113000 ns] [MONITOR] start asserted
[41118000 ns] [MONITOR] start asserted
[41123000 ns] [MONITOR] start asserted
[41128000 ns] [MONITOR] start asserted
[41133000 ns] [MONITOR] start asserted
[41138000 ns] [MONITOR] start asserted
[41143000 ns] [MONITOR] start asserted
[41148000 ns] [MONITOR] start asserted
[41153000 ns] [MONITOR] start asserted
[41158000 ns] [MONITOR] start asserted
[41163000 ns] [MONITOR] start asserted
[41168000 ns] [MONITOR] start asserted
[41173000 ns] [MONITOR] start asserted
[41178000 ns] [MONITOR] start asserted
[41183000 ns] [MONITOR] start asserted
[41188000 ns] [MONITOR] start asserted
[41193000 ns] [MONITOR] start asserted
[41198000 ns] [MONITOR] start asserted
[41203000 ns] [MONITOR] start asserted
[41208000 ns] [MONITOR] start asserted
[41213000 ns] [MONITOR] start asserted
[41218000 ns] [MONITOR] start asserted
[41223000 ns] [MONITOR] start asserted
[41228000 ns] [MONITOR] start asserted
[41233000 ns] [MONITOR] start asserted
[41238000 ns] [MONITOR] start asserted
[41243000 ns] [MONITOR] start asserted
[41248000 ns] [MONITOR] start asserted
[41253000 ns] [MONITOR] start asserted
[41258000 ns] [MONITOR] start asserted
[41263000 ns] [MONITOR] start asserted
[41268000 ns] [MONITOR] start asserted
[41273000 ns] [MONITOR] start asserted
[41278000 ns] [MONITOR] start asserted
[41283000 ns] [MONITOR] start asserted
[41288000 ns] [MONITOR] start asserted
[41293000 ns] [MONITOR] start asserted
[41298000 ns] [MONITOR] start asserted
[41303000 ns] [MONITOR] start asserted
[41308000 ns] [MONITOR] start asserted
[41313000 ns] [MONITOR] start asserted
[41318000 ns] [MONITOR] start asserted
[41323000 ns] [MONITOR] start asserted
[41328000 ns] [MONITOR] start asserted
[41333000 ns] [MONITOR] start asserted
[41338000 ns] [MONITOR] start asserted
[41343000 ns] [MONITOR] start asserted
[41348000 ns] [MONITOR] start asserted
[41353000 ns] [MONITOR] start asserted
[41358000 ns] [MONITOR] start asserted
[41363000 ns] [MONITOR] start asserted
[41368000 ns] [MONITOR] start asserted
[41373000 ns] [MONITOR] start asserted
[41378000 ns] [MONITOR] start asserted
[41383000 ns] [MONITOR] start asserted
[41388000 ns] [MONITOR] start asserted
[41393000 ns] [MONITOR] start asserted
[41398000 ns] [MONITOR] start asserted
[41403000 ns] [MONITOR] start asserted
[41408000 ns] [MONITOR] start asserted
[41413000 ns] [MONITOR] start asserted
[41418000 ns] [MONITOR] start asserted
[41423000 ns] [MONITOR] start asserted
[41428000 ns] [MONITOR] start asserted
[41433000 ns] [MONITOR] start asserted
[41438000 ns] [MONITOR] start asserted
[41443000 ns] [MONITOR] start asserted
[41448000 ns] [MONITOR] start asserted
[41453000 ns] [MONITOR] start asserted
[41458000 ns] [MONITOR] start asserted
[41463000 ns] [MONITOR] start asserted
[41468000 ns] [MONITOR] start asserted
[41473000 ns] [MONITOR] start asserted
[41478000 ns] [MONITOR] start asserted
[41483000 ns] [MONITOR] start asserted
[41488000 ns] [MONITOR] start asserted
[41493000 ns] [MONITOR] start asserted
[41498000 ns] [MONITOR] start asserted
[41503000 ns] [MONITOR] start asserted
[41508000 ns] [MONITOR] start asserted
[41513000 ns] [MONITOR] start asserted
[41518000 ns] [MONITOR] start asserted
[41523000 ns] [MONITOR] start asserted
[41528000 ns] [MONITOR] start asserted
[41533000 ns] [MONITOR] start asserted
[41538000 ns] [MONITOR] start asserted
[41543000 ns] [MONITOR] start asserted
[41548000 ns] [MONITOR] start asserted
[41553000 ns] [MONITOR] start asserted
[41558000 ns] [MONITOR] start asserted
[41563000 ns] [MONITOR] start asserted
[41568000 ns] [MONITOR] start asserted
[41573000 ns] [MONITOR] start asserted
[41578000 ns] [MONITOR] start asserted
[41583000 ns] [MONITOR] start asserted
[41588000 ns] [MONITOR] start asserted
[41593000 ns] [MONITOR] start asserted
[41598000 ns] [MONITOR] start asserted
[41603000 ns] [MONITOR] start asserted
[41608000 ns] [MONITOR] start asserted
[41613000 ns] [MONITOR] start asserted
[41618000 ns] [MONITOR] start asserted
[41623000 ns] [MONITOR] start asserted
[41628000 ns] [MONITOR] start asserted
[41633000 ns] [MONITOR] start asserted
[41638000 ns] [MONITOR] start asserted
[41643000 ns] [MONITOR] start asserted
[41648000 ns] [MONITOR] start asserted
[41653000 ns] [MONITOR] start asserted
[41658000 ns] [MONITOR] start asserted
[41663000 ns] [MONITOR] start asserted
[41668000 ns] [MONITOR] start asserted
[41673000 ns] [MONITOR] start asserted
[41678000 ns] [MONITOR] start asserted
[41683000 ns] [MONITOR] start asserted
[41688000 ns] [MONITOR] start asserted
[41693000 ns] [MONITOR] start asserted
[41698000 ns] [MONITOR] start asserted
[41703000 ns] [MONITOR] start asserted
[41708000 ns] [MONITOR] start asserted
[41713000 ns] [MONITOR] start asserted
[41718000 ns] [MONITOR] start asserted
[41723000 ns] [MONITOR] start asserted
[41728000 ns] [MONITOR] start asserted
[41733000 ns] [MONITOR] start asserted
[41738000 ns] [MONITOR] start asserted
[41743000 ns] [MONITOR] start asserted
[41748000 ns] [MONITOR] start asserted
[41753000 ns] Still waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[41753000 ns] [MONITOR] start asserted
[41758000 ns] [MONITOR] start asserted
[41763000 ns] [MONITOR] start asserted
[41768000 ns] [MONITOR] start asserted
[41773000 ns] [MONITOR] start asserted
[41778000 ns] [MONITOR] start asserted
[41783000 ns] [MONITOR] start asserted
[41788000 ns] [MONITOR] start asserted
[41793000 ns] [MONITOR] start asserted
[41798000 ns] [MONITOR] start asserted
[41803000 ns] [MONITOR] start asserted
[41808000 ns] [MONITOR] start asserted
[41813000 ns] [MONITOR] start asserted
[41818000 ns] [MONITOR] start asserted
[41823000 ns] [MONITOR] start asserted
[41828000 ns] [MONITOR] start asserted
[41833000 ns] [MONITOR] start asserted
[41838000 ns] [MONITOR] start asserted
[41843000 ns] [MONITOR] start asserted
[41848000 ns] [MONITOR] start asserted
[41853000 ns] [MONITOR] start asserted
[41858000 ns] [MONITOR] start asserted
[41863000 ns] [MONITOR] start asserted
[41868000 ns] [MONITOR] start asserted
[41873000 ns] [MONITOR] start asserted
[41878000 ns] [MONITOR] start asserted
[41883000 ns] [MONITOR] start asserted
[41888000 ns] [MONITOR] start asserted
[41893000 ns] [MONITOR] start asserted
[41898000 ns] [MONITOR] start asserted
[41903000 ns] [MONITOR] start asserted
[41908000 ns] [MONITOR] start asserted
[41913000 ns] [MONITOR] start asserted
[41918000 ns] [MONITOR] start asserted
[41923000 ns] [MONITOR] start asserted
[41928000 ns] [MONITOR] start asserted
[41933000 ns] [MONITOR] start asserted
[41938000 ns] [MONITOR] start asserted
[41943000 ns] [MONITOR] start asserted
[41948000 ns] [MONITOR] start asserted
[41953000 ns] [MONITOR] start asserted
[41958000 ns] [MONITOR] start asserted
[41963000 ns] [MONITOR] start asserted
[41968000 ns] [MONITOR] start asserted
[41973000 ns] [MONITOR] start asserted
[41978000 ns] [MONITOR] start asserted
[41983000 ns] [MONITOR] start asserted
[41988000 ns] [MONITOR] start asserted
[41993000 ns] [MONITOR] start asserted
[41998000 ns] [MONITOR] start asserted
[42003000 ns] [MONITOR] start asserted
[42008000 ns] [MONITOR] start asserted
[42013000 ns] [MONITOR] start asserted
[42018000 ns] [MONITOR] start asserted
[42023000 ns] [MONITOR] start asserted
[42028000 ns] [MONITOR] start asserted
[42033000 ns] [MONITOR] start asserted
[42038000 ns] [MONITOR] start asserted
[42043000 ns] [MONITOR] start asserted
[42048000 ns] [MONITOR] start asserted
[42053000 ns] [MONITOR] start asserted
[42058000 ns] [MONITOR] start asserted
[42063000 ns] [MONITOR] start asserted
[42068000 ns] [MONITOR] start asserted
[42073000 ns] [MONITOR] start asserted
[42078000 ns] [MONITOR] start asserted
[42083000 ns] [MONITOR] start asserted
[42088000 ns] [MONITOR] start asserted
[42093000 ns] [MONITOR] start asserted
[42098000 ns] [MONITOR] start asserted
[42103000 ns] [MONITOR] start asserted
[42108000 ns] [MONITOR] start asserted
[42113000 ns] [MONITOR] start asserted
[42118000 ns] [MONITOR] start asserted
[42123000 ns] [MONITOR] start asserted
[42128000 ns] [MONITOR] start asserted
[42133000 ns] [MONITOR] start asserted
[42138000 ns] [MONITOR] start asserted
[42143000 ns] [MONITOR] start asserted
[42148000 ns] [MONITOR] start asserted
[42153000 ns] [MONITOR] start asserted
[42158000 ns] [MONITOR] start asserted
[42163000 ns] [MONITOR] start asserted
[42168000 ns] [MONITOR] start asserted
[42173000 ns] [MONITOR] start asserted
[42178000 ns] [MONITOR] start asserted
[42183000 ns] [MONITOR] start asserted
[42188000 ns] [MONITOR] start asserted
[42193000 ns] [MONITOR] start asserted
[42198000 ns] [MONITOR] start asserted
[42203000 ns] [MONITOR] start asserted
[42208000 ns] [MONITOR] start asserted
[42213000 ns] [MONITOR] start asserted
[42218000 ns] [MONITOR] start asserted
[42223000 ns] [MONITOR] start asserted
[42228000 ns] [MONITOR] start asserted
[42233000 ns] [MONITOR] start asserted
[42238000 ns] [MONITOR] start asserted
[42243000 ns] [MONITOR] start asserted
[42248000 ns] [MONITOR] start asserted
[42253000 ns] [MONITOR] start asserted
[42258000 ns] [MONITOR] start asserted
[42263000 ns] [MONITOR] start asserted
[42268000 ns] [MONITOR] start asserted
[42273000 ns] [MONITOR] start asserted
[42278000 ns] [MONITOR] start asserted
[42283000 ns] [MONITOR] start asserted
[42288000 ns] [MONITOR] start asserted
[42293000 ns] [MONITOR] start asserted
[42298000 ns] [MONITOR] start asserted
[42303000 ns] [MONITOR] start asserted
[42308000 ns] [MONITOR] start asserted
[42313000 ns] [MONITOR] start asserted
[42318000 ns] [MONITOR] start asserted
[42323000 ns] [MONITOR] start asserted
[42328000 ns] [MONITOR] start asserted
[42333000 ns] [MONITOR] start asserted
[42338000 ns] [MONITOR] start asserted
[42343000 ns] [MONITOR] start asserted
[42348000 ns] [MONITOR] start asserted
[42353000 ns] [MONITOR] start asserted
[42358000 ns] [MONITOR] start asserted
[42363000 ns] [MONITOR] start asserted
[42368000 ns] [MONITOR] start asserted
[42373000 ns] [MONITOR] start asserted
[42378000 ns] [MONITOR] start asserted
[42383000 ns] [MONITOR] start asserted
[42388000 ns] [MONITOR] start asserted
[42393000 ns] [MONITOR] start asserted
[42398000 ns] [MONITOR] start asserted
[42403000 ns] [MONITOR] start asserted
[42408000 ns] [MONITOR] start asserted
[42413000 ns] [MONITOR] start asserted
[42418000 ns] [MONITOR] start asserted
[42423000 ns] [MONITOR] start asserted
[42428000 ns] [MONITOR] start asserted
[42433000 ns] [MONITOR] start asserted
[42438000 ns] [MONITOR] start asserted
[42443000 ns] [MONITOR] start asserted
[42448000 ns] [MONITOR] start asserted
[42453000 ns] [MONITOR] start asserted
[42458000 ns] [MONITOR] start asserted
[42463000 ns] [MONITOR] start asserted
[42468000 ns] [MONITOR] start asserted
[42473000 ns] [MONITOR] start asserted
[42478000 ns] [MONITOR] start asserted
[42483000 ns] [MONITOR] start asserted
[42488000 ns] [MONITOR] start asserted
[42493000 ns] [MONITOR] start asserted
[42498000 ns] [MONITOR] start asserted
[42503000 ns] [MONITOR] start asserted
[42508000 ns] [MONITOR] start asserted
[42513000 ns] [MONITOR] start asserted
[42518000 ns] [MONITOR] start asserted
[42523000 ns] [MONITOR] start asserted
[42528000 ns] [MONITOR] start asserted
[42533000 ns] [MONITOR] start asserted
[42538000 ns] [MONITOR] start asserted
[42543000 ns] [MONITOR] start asserted
[42548000 ns] [MONITOR] start asserted
[42553000 ns] [MONITOR] start asserted
[42558000 ns] [MONITOR] start asserted
[42563000 ns] [MONITOR] start asserted
[42568000 ns] [MONITOR] start asserted
[42573000 ns] [MONITOR] start asserted
[42578000 ns] [MONITOR] start asserted
[42583000 ns] [MONITOR] start asserted
[42588000 ns] [MONITOR] start asserted
[42593000 ns] [MONITOR] start asserted
[42598000 ns] [MONITOR] start asserted
[42603000 ns] [MONITOR] start asserted
[42608000 ns] [MONITOR] start asserted
[42613000 ns] [MONITOR] start asserted
[42618000 ns] [MONITOR] start asserted
[42623000 ns] [MONITOR] start asserted
[42628000 ns] [MONITOR] start asserted
[42633000 ns] [MONITOR] start asserted
[42638000 ns] [MONITOR] start asserted
[42643000 ns] [MONITOR] start asserted
[42648000 ns] [MONITOR] start asserted
[42653000 ns] [MONITOR] start asserted
[42658000 ns] [MONITOR] start asserted
[42663000 ns] [MONITOR] start asserted
[42668000 ns] [MONITOR] start asserted
[42673000 ns] [MONITOR] start asserted
[42678000 ns] [MONITOR] start asserted
[42683000 ns] [MONITOR] start asserted
[42688000 ns] [MONITOR] start asserted
[42693000 ns] [MONITOR] start asserted
[42698000 ns] [MONITOR] start asserted
[42703000 ns] [MONITOR] start asserted
[42708000 ns] [MONITOR] start asserted
[42713000 ns] [MONITOR] start asserted
[42718000 ns] [MONITOR] start asserted
[42723000 ns] [MONITOR] start asserted
[42728000 ns] [MONITOR] start asserted
[42733000 ns] [MONITOR] start asserted
[42738000 ns] [MONITOR] start asserted
[42743000 ns] [MONITOR] start asserted
[42748000 ns] [MONITOR] start asserted
[42753000 ns] Still waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[42753000 ns] [MONITOR] start asserted
[42758000 ns] [MONITOR] start asserted
[42763000 ns] [MONITOR] start asserted
[42768000 ns] [MONITOR] start asserted
[42773000 ns] [MONITOR] start asserted
[42778000 ns] [MONITOR] start asserted
[42783000 ns] [MONITOR] start asserted
[42788000 ns] [MONITOR] start asserted
[42793000 ns] [MONITOR] start asserted
[42798000 ns] [MONITOR] start asserted
[42803000 ns] [MONITOR] start asserted
[42808000 ns] [MONITOR] start asserted
[42813000 ns] [MONITOR] start asserted
[42818000 ns] [MONITOR] start asserted
[42823000 ns] [MONITOR] start asserted
[42828000 ns] [MONITOR] start asserted
[42833000 ns] [MONITOR] start asserted
[42838000 ns] [MONITOR] start asserted
[42843000 ns] [MONITOR] start asserted
[42848000 ns] [MONITOR] start asserted
[42853000 ns] [MONITOR] start asserted
[42858000 ns] [MONITOR] start asserted
[42863000 ns] [MONITOR] start asserted
[42868000 ns] [MONITOR] start asserted
[42873000 ns] [MONITOR] start asserted
[42878000 ns] [MONITOR] start asserted
[42883000 ns] [MONITOR] start asserted
[42888000 ns] [MONITOR] start asserted
[42893000 ns] [MONITOR] start asserted
[42898000 ns] [MONITOR] start asserted
[42903000 ns] [MONITOR] start asserted
[42908000 ns] [MONITOR] start asserted
[42913000 ns] [MONITOR] start asserted
[42918000 ns] [MONITOR] start asserted
[42923000 ns] [MONITOR] start asserted
[42928000 ns] [MONITOR] start asserted
[42933000 ns] [MONITOR] start asserted
[42938000 ns] [MONITOR] start asserted
[42943000 ns] [MONITOR] start asserted
[42948000 ns] [MONITOR] start asserted
[42953000 ns] [MONITOR] start asserted
[42958000 ns] [MONITOR] start asserted
[42963000 ns] [MONITOR] start asserted
[42968000 ns] [MONITOR] start asserted
[42973000 ns] [MONITOR] start asserted
[42978000 ns] [MONITOR] start asserted
[42983000 ns] [MONITOR] start asserted
[42988000 ns] [MONITOR] start asserted
[42993000 ns] [MONITOR] start asserted
[42998000 ns] [MONITOR] start asserted
[43003000 ns] [MONITOR] start asserted
[43008000 ns] [MONITOR] start asserted
[43013000 ns] [MONITOR] start asserted
[43018000 ns] [MONITOR] start asserted
[43023000 ns] [MONITOR] start asserted
[43028000 ns] [MONITOR] start asserted
[43033000 ns] [MONITOR] start asserted
[43038000 ns] [MONITOR] start asserted
[43043000 ns] [MONITOR] start asserted
[43048000 ns] [MONITOR] start asserted
[43053000 ns] [MONITOR] start asserted
[43058000 ns] [MONITOR] start asserted
[43063000 ns] [MONITOR] start asserted
[43068000 ns] [MONITOR] start asserted
[43073000 ns] [MONITOR] start asserted
[43078000 ns] [MONITOR] start asserted
[43083000 ns] [MONITOR] start asserted
[43088000 ns] [MONITOR] start asserted
[43093000 ns] [MONITOR] start asserted
[43098000 ns] [MONITOR] start asserted
[43103000 ns] [MONITOR] start asserted
[43108000 ns] [MONITOR] start asserted
[43113000 ns] [MONITOR] start asserted
[43118000 ns] [MONITOR] start asserted
[43123000 ns] [MONITOR] start asserted
[43128000 ns] [MONITOR] start asserted
[43133000 ns] [MONITOR] start asserted
[43138000 ns] [MONITOR] start asserted
[43143000 ns] [MONITOR] start asserted
[43148000 ns] [MONITOR] start asserted
[43153000 ns] [MONITOR] start asserted
[43158000 ns] [MONITOR] start asserted
[43163000 ns] [MONITOR] start asserted
[43168000 ns] [MONITOR] start asserted
[43173000 ns] [MONITOR] start asserted
[43178000 ns] [MONITOR] start asserted
[43183000 ns] [MONITOR] start asserted
[43188000 ns] [MONITOR] start asserted
[43193000 ns] [MONITOR] start asserted
[43198000 ns] [MONITOR] start asserted
[43203000 ns] [MONITOR] start asserted
[43208000 ns] [MONITOR] start asserted
[43213000 ns] [MONITOR] start asserted
[43218000 ns] [MONITOR] start asserted
[43223000 ns] [MONITOR] start asserted
[43228000 ns] [MONITOR] start asserted
[43233000 ns] [MONITOR] start asserted
[43238000 ns] [MONITOR] start asserted
[43243000 ns] [MONITOR] start asserted
[43248000 ns] [MONITOR] start asserted
[43253000 ns] [MONITOR] start asserted
[43258000 ns] [MONITOR] start asserted
[43263000 ns] [MONITOR] start asserted
[43268000 ns] [MONITOR] start asserted
[43273000 ns] [MONITOR] start asserted
[43278000 ns] [MONITOR] start asserted
[43283000 ns] [MONITOR] start asserted
[43288000 ns] [MONITOR] start asserted
[43293000 ns] [MONITOR] start asserted
[43298000 ns] [MONITOR] start asserted
[43303000 ns] [MONITOR] start asserted
[43308000 ns] [MONITOR] start asserted
[43313000 ns] [MONITOR] start asserted
[43318000 ns] [MONITOR] start asserted
[43323000 ns] [MONITOR] start asserted
[43328000 ns] [MONITOR] start asserted
[43333000 ns] [MONITOR] start asserted
[43338000 ns] [MONITOR] start asserted
[43343000 ns] [MONITOR] start asserted
[43348000 ns] [MONITOR] start asserted
[43353000 ns] [MONITOR] start asserted
[43358000 ns] [MONITOR] start asserted
[43363000 ns] [MONITOR] start asserted
[43368000 ns] [MONITOR] start asserted
[43373000 ns] [MONITOR] start asserted
[43378000 ns] [MONITOR] start asserted
[43383000 ns] [MONITOR] start asserted
[43388000 ns] [MONITOR] start asserted
[43393000 ns] [MONITOR] start asserted
[43398000 ns] [MONITOR] start asserted
[43403000 ns] [MONITOR] start asserted
[43408000 ns] [MONITOR] start asserted
[43413000 ns] [MONITOR] start asserted
[43418000 ns] [MONITOR] start asserted
[43423000 ns] [MONITOR] start asserted
[43428000 ns] [MONITOR] start asserted
[43433000 ns] [MONITOR] start asserted
[43438000 ns] [MONITOR] start asserted
[43443000 ns] [MONITOR] start asserted
[43448000 ns] [MONITOR] start asserted
[43453000 ns] [MONITOR] start asserted
[43458000 ns] [MONITOR] start asserted
[43463000 ns] [MONITOR] start asserted
[43468000 ns] [MONITOR] start asserted
[43473000 ns] [MONITOR] start asserted
[43478000 ns] [MONITOR] start asserted
[43483000 ns] [MONITOR] start asserted
[43488000 ns] [MONITOR] start asserted
[43493000 ns] [MONITOR] start asserted
[43498000 ns] [MONITOR] start asserted
[43503000 ns] [MONITOR] start asserted
[43508000 ns] [MONITOR] start asserted
[43513000 ns] [MONITOR] start asserted
[43518000 ns] [MONITOR] start asserted
[43523000 ns] [MONITOR] start asserted
[43528000 ns] [MONITOR] start asserted
[43533000 ns] [MONITOR] start asserted
[43538000 ns] [MONITOR] start asserted
[43543000 ns] [MONITOR] start asserted
[43548000 ns] [MONITOR] start asserted
[43553000 ns] [MONITOR] start asserted
[43558000 ns] [MONITOR] start asserted
[43563000 ns] [MONITOR] start asserted
[43568000 ns] [MONITOR] start asserted
[43573000 ns] [MONITOR] start asserted
[43578000 ns] [MONITOR] start asserted
[43583000 ns] [MONITOR] start asserted
[43588000 ns] [MONITOR] start asserted
[43593000 ns] [MONITOR] start asserted
[43598000 ns] [MONITOR] start asserted
[43603000 ns] [MONITOR] start asserted
[43608000 ns] [MONITOR] start asserted
[43613000 ns] [MONITOR] start asserted
[43618000 ns] [MONITOR] start asserted
[43623000 ns] [MONITOR] start asserted
[43628000 ns] [MONITOR] start asserted
[43633000 ns] [MONITOR] start asserted
[43638000 ns] [MONITOR] start asserted
[43643000 ns] [MONITOR] start asserted
[43648000 ns] [MONITOR] start asserted
[43653000 ns] [MONITOR] start asserted
[43658000 ns] [MONITOR] start asserted
[43663000 ns] [MONITOR] start asserted
[43668000 ns] [MONITOR] start asserted
[43673000 ns] [MONITOR] start asserted
[43678000 ns] [MONITOR] start asserted
[43683000 ns] [MONITOR] start asserted
[43688000 ns] [MONITOR] start asserted
[43693000 ns] [MONITOR] start asserted
[43698000 ns] [MONITOR] start asserted
[43703000 ns] [MONITOR] start asserted
[43708000 ns] [MONITOR] start asserted
[43713000 ns] [MONITOR] start asserted
[43718000 ns] [MONITOR] start asserted
[43723000 ns] [MONITOR] start asserted
[43728000 ns] [MONITOR] start asserted
[43733000 ns] [MONITOR] start asserted
[43738000 ns] [MONITOR] start asserted
[43743000 ns] [MONITOR] start asserted
[43748000 ns] [MONITOR] start asserted
[43753000 ns] Still waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[43753000 ns] [MONITOR] start asserted
[43758000 ns] [MONITOR] start asserted
[43763000 ns] [MONITOR] start asserted
[43768000 ns] [MONITOR] start asserted
[43773000 ns] [MONITOR] start asserted
[43778000 ns] [MONITOR] start asserted
[43783000 ns] [MONITOR] start asserted
[43788000 ns] [MONITOR] start asserted
[43793000 ns] [MONITOR] start asserted
[43798000 ns] [MONITOR] start asserted
[43803000 ns] [MONITOR] start asserted
[43808000 ns] [MONITOR] start asserted
[43813000 ns] [MONITOR] start asserted
[43818000 ns] [MONITOR] start asserted
[43823000 ns] [MONITOR] start asserted
[43828000 ns] [MONITOR] start asserted
[43833000 ns] [MONITOR] start asserted
[43838000 ns] [MONITOR] start asserted
[43843000 ns] [MONITOR] start asserted
[43848000 ns] [MONITOR] start asserted
[43853000 ns] [MONITOR] start asserted
[43858000 ns] [MONITOR] start asserted
[43863000 ns] [MONITOR] start asserted
[43868000 ns] [MONITOR] start asserted
[43873000 ns] [MONITOR] start asserted
[43878000 ns] [MONITOR] start asserted
[43883000 ns] [MONITOR] start asserted
[43888000 ns] [MONITOR] start asserted
[43893000 ns] [MONITOR] start asserted
[43898000 ns] [MONITOR] start asserted
[43903000 ns] [MONITOR] start asserted
[43908000 ns] [MONITOR] start asserted
[43913000 ns] [MONITOR] start asserted
[43918000 ns] [MONITOR] start asserted
[43923000 ns] [MONITOR] start asserted
[43928000 ns] [MONITOR] start asserted
[43933000 ns] [MONITOR] start asserted
[43938000 ns] [MONITOR] start asserted
[43943000 ns] [MONITOR] start asserted
[43948000 ns] [MONITOR] start asserted
[43953000 ns] [MONITOR] start asserted
[43958000 ns] [MONITOR] start asserted
[43963000 ns] [MONITOR] start asserted
[43968000 ns] [MONITOR] start asserted
[43973000 ns] [MONITOR] start asserted
[43978000 ns] [MONITOR] start asserted
[43983000 ns] [MONITOR] start asserted
[43988000 ns] [MONITOR] start asserted
[43993000 ns] [MONITOR] start asserted
[43998000 ns] [MONITOR] start asserted
[44003000 ns] [MONITOR] start asserted
[44008000 ns] [MONITOR] start asserted
[44013000 ns] [MONITOR] start asserted
[44018000 ns] [MONITOR] start asserted
[44023000 ns] [MONITOR] start asserted
[44028000 ns] [MONITOR] start asserted
[44033000 ns] [MONITOR] start asserted
[44038000 ns] [MONITOR] start asserted
[44043000 ns] [MONITOR] start asserted
[44048000 ns] [MONITOR] start asserted
[44053000 ns] [MONITOR] start asserted
[44058000 ns] [MONITOR] start asserted
[44063000 ns] [MONITOR] start asserted
[44068000 ns] [MONITOR] start asserted
[44073000 ns] [MONITOR] start asserted
[44078000 ns] [MONITOR] start asserted
[44083000 ns] [MONITOR] start asserted
[44088000 ns] [MONITOR] start asserted
[44093000 ns] [MONITOR] start asserted
[44098000 ns] [MONITOR] start asserted
[44103000 ns] [MONITOR] start asserted
[44108000 ns] [MONITOR] start asserted
[44113000 ns] [MONITOR] start asserted
[44118000 ns] [MONITOR] start asserted
[44123000 ns] [MONITOR] start asserted
[44128000 ns] [MONITOR] start asserted
[44133000 ns] [MONITOR] start asserted
[44138000 ns] [MONITOR] start asserted
[44143000 ns] [MONITOR] start asserted
[44148000 ns] [MONITOR] start asserted
[44153000 ns] [MONITOR] start asserted
[44158000 ns] [MONITOR] start asserted
[44163000 ns] [MONITOR] start asserted
[44168000 ns] [MONITOR] start asserted
[44173000 ns] [MONITOR] start asserted
[44178000 ns] [MONITOR] start asserted
[44183000 ns] [MONITOR] start asserted
[44188000 ns] [MONITOR] start asserted
[44193000 ns] [MONITOR] start asserted
[44198000 ns] [MONITOR] start asserted
[44203000 ns] [MONITOR] start asserted
[44208000 ns] [MONITOR] start asserted
[44213000 ns] [MONITOR] start asserted
[44218000 ns] [MONITOR] start asserted
[44223000 ns] [MONITOR] start asserted
[44228000 ns] [MONITOR] start asserted
[44233000 ns] [MONITOR] start asserted
[44238000 ns] [MONITOR] start asserted
[44243000 ns] [MONITOR] start asserted
[44248000 ns] [MONITOR] start asserted
[44253000 ns] [MONITOR] start asserted
[44258000 ns] [MONITOR] start asserted
[44263000 ns] [MONITOR] start asserted
[44268000 ns] [MONITOR] start asserted
[44273000 ns] [MONITOR] start asserted
[44278000 ns] [MONITOR] start asserted
[44283000 ns] [MONITOR] start asserted
[44288000 ns] [MONITOR] start asserted
[44293000 ns] [MONITOR] start asserted
[44298000 ns] [MONITOR] start asserted
[44303000 ns] [MONITOR] start asserted
[44308000 ns] [MONITOR] start asserted
[44313000 ns] [MONITOR] start asserted
[44318000 ns] [MONITOR] start asserted
[44323000 ns] [MONITOR] start asserted
[44328000 ns] [MONITOR] start asserted
[44333000 ns] [MONITOR] start asserted
[44338000 ns] [MONITOR] start asserted
[44343000 ns] [MONITOR] start asserted
[44348000 ns] [MONITOR] start asserted
[44353000 ns] [MONITOR] start asserted
[44358000 ns] [MONITOR] start asserted
[44363000 ns] [MONITOR] start asserted
[44368000 ns] [MONITOR] start asserted
[44373000 ns] [MONITOR] start asserted
[44378000 ns] [MONITOR] start asserted
[44383000 ns] [MONITOR] start asserted
[44388000 ns] [MONITOR] start asserted
[44393000 ns] [MONITOR] start asserted
[44398000 ns] [MONITOR] start asserted
[44403000 ns] [MONITOR] start asserted
[44408000 ns] [MONITOR] start asserted
[44413000 ns] [MONITOR] start asserted
[44418000 ns] [MONITOR] start asserted
[44423000 ns] [MONITOR] start asserted
[44428000 ns] [MONITOR] start asserted
[44433000 ns] [MONITOR] start asserted
[44438000 ns] [MONITOR] start asserted
[44443000 ns] [MONITOR] start asserted
[44448000 ns] [MONITOR] start asserted
[44453000 ns] [MONITOR] start asserted
[44458000 ns] [MONITOR] start asserted
[44463000 ns] [MONITOR] start asserted
[44468000 ns] [MONITOR] start asserted
[44473000 ns] [MONITOR] start asserted
[44478000 ns] [MONITOR] start asserted
[44483000 ns] [MONITOR] start asserted
[44488000 ns] [MONITOR] start asserted
[44493000 ns] [MONITOR] start asserted
[44498000 ns] [MONITOR] start asserted
[44503000 ns] [MONITOR] start asserted
[44508000 ns] [MONITOR] start asserted
[44513000 ns] [MONITOR] start asserted
[44518000 ns] [MONITOR] start asserted
[44523000 ns] [MONITOR] start asserted
[44528000 ns] [MONITOR] start asserted
[44533000 ns] [MONITOR] start asserted
[44538000 ns] [MONITOR] start asserted
[44543000 ns] [MONITOR] start asserted
[44548000 ns] [MONITOR] start asserted
[44553000 ns] [MONITOR] start asserted
[44558000 ns] [MONITOR] start asserted
[44563000 ns] [MONITOR] start asserted
[44568000 ns] [MONITOR] start asserted
[44573000 ns] [MONITOR] start asserted
[44578000 ns] [MONITOR] start asserted
[44583000 ns] [MONITOR] start asserted
[44588000 ns] [MONITOR] start asserted
[44593000 ns] [MONITOR] start asserted
[44598000 ns] [MONITOR] start asserted
[44603000 ns] [MONITOR] start asserted
[44608000 ns] [MONITOR] start asserted
[44613000 ns] [MONITOR] start asserted
[44618000 ns] [MONITOR] start asserted
[44623000 ns] [MONITOR] start asserted
[44628000 ns] [MONITOR] start asserted
[44633000 ns] [MONITOR] start asserted
[44638000 ns] [MONITOR] start asserted
[44643000 ns] [MONITOR] start asserted
[44648000 ns] [MONITOR] start asserted
[44653000 ns] [MONITOR] start asserted
[44658000 ns] [MONITOR] start asserted
[44663000 ns] [MONITOR] start asserted
[44668000 ns] [MONITOR] start asserted
[44673000 ns] [MONITOR] start asserted
[44678000 ns] [MONITOR] start asserted
[44683000 ns] [MONITOR] start asserted
[44688000 ns] [MONITOR] start asserted
[44693000 ns] [MONITOR] start asserted
[44698000 ns] [MONITOR] start asserted
[44703000 ns] [MONITOR] start asserted
[44708000 ns] [MONITOR] start asserted
[44713000 ns] [MONITOR] start asserted
[44718000 ns] [MONITOR] start asserted
[44723000 ns] [MONITOR] start asserted
[44728000 ns] [MONITOR] start asserted
[44733000 ns] [MONITOR] start asserted
[44738000 ns] [MONITOR] start asserted
[44743000 ns] [MONITOR] start asserted
[44748000 ns] [MONITOR] start asserted
[44753000 ns] Still waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[44753000 ns] [MONITOR] start asserted
[44758000 ns] [MONITOR] start asserted
[44763000 ns] [MONITOR] start asserted
[44768000 ns] [MONITOR] start asserted
[44773000 ns] [MONITOR] start asserted
[44778000 ns] [MONITOR] start asserted
[44783000 ns] [MONITOR] start asserted
[44788000 ns] [MONITOR] start asserted
[44793000 ns] [MONITOR] start asserted
[44798000 ns] [MONITOR] start asserted
[44803000 ns] [MONITOR] start asserted
[44808000 ns] [MONITOR] start asserted
[44813000 ns] [MONITOR] start asserted
[44818000 ns] [MONITOR] start asserted
[44823000 ns] [MONITOR] start asserted
[44828000 ns] [MONITOR] start asserted
[44833000 ns] [MONITOR] start asserted
[44838000 ns] [MONITOR] start asserted
[44843000 ns] [MONITOR] start asserted
[44848000 ns] [MONITOR] start asserted
[44853000 ns] [MONITOR] start asserted
[44858000 ns] [MONITOR] start asserted
[44863000 ns] [MONITOR] start asserted
[44868000 ns] [MONITOR] start asserted
[44873000 ns] [MONITOR] start asserted
[44878000 ns] [MONITOR] start asserted
[44883000 ns] [MONITOR] start asserted
[44888000 ns] [MONITOR] start asserted
[44893000 ns] [MONITOR] start asserted
[44898000 ns] [MONITOR] start asserted
[44903000 ns] [MONITOR] start asserted
[44908000 ns] [MONITOR] start asserted
[44913000 ns] [MONITOR] start asserted
[44918000 ns] [MONITOR] start asserted
[44923000 ns] [MONITOR] start asserted
[44928000 ns] [MONITOR] start asserted
[44933000 ns] [MONITOR] start asserted
[44938000 ns] [MONITOR] start asserted
[44943000 ns] [MONITOR] start asserted
[44948000 ns] [MONITOR] start asserted
[44953000 ns] [MONITOR] start asserted
[44958000 ns] [MONITOR] start asserted
[44963000 ns] [MONITOR] start asserted
[44968000 ns] [MONITOR] start asserted
[44973000 ns] [MONITOR] start asserted
[44978000 ns] [MONITOR] start asserted
[44983000 ns] [MONITOR] start asserted
[44988000 ns] [MONITOR] start asserted
[44993000 ns] [MONITOR] start asserted
[44998000 ns] [MONITOR] start asserted
[45003000 ns] [MONITOR] start asserted
[45008000 ns] [MONITOR] start asserted
[45013000 ns] [MONITOR] start asserted
[45018000 ns] [MONITOR] start asserted
[45023000 ns] [MONITOR] start asserted
[45028000 ns] [MONITOR] start asserted
[45033000 ns] [MONITOR] start asserted
[45038000 ns] [MONITOR] start asserted
[45043000 ns] [MONITOR] start asserted
[45048000 ns] [MONITOR] start asserted
[45053000 ns] [MONITOR] start asserted
[45058000 ns] [MONITOR] start asserted
[45063000 ns] [MONITOR] start asserted
[45068000 ns] [MONITOR] start asserted
[45073000 ns] [MONITOR] start asserted
[45078000 ns] [MONITOR] start asserted
[45083000 ns] [MONITOR] start asserted
[45088000 ns] [MONITOR] start asserted
[45093000 ns] [MONITOR] start asserted
[45098000 ns] [MONITOR] start asserted
[45103000 ns] [MONITOR] start asserted
[45108000 ns] [MONITOR] start asserted
[45113000 ns] [MONITOR] start asserted
[45118000 ns] [MONITOR] start asserted
[45123000 ns] [MONITOR] start asserted
[45128000 ns] [MONITOR] start asserted
[45133000 ns] [MONITOR] start asserted
[45138000 ns] [MONITOR] start asserted
[45143000 ns] [MONITOR] start asserted
[45148000 ns] [MONITOR] start asserted
[45153000 ns] [MONITOR] start asserted
[45158000 ns] [MONITOR] start asserted
[45163000 ns] [MONITOR] start asserted
[45168000 ns] [MONITOR] start asserted
[45173000 ns] [MONITOR] start asserted
[45178000 ns] [MONITOR] start asserted
[45183000 ns] [MONITOR] start asserted
[45188000 ns] [MONITOR] start asserted
[45193000 ns] [MONITOR] start asserted
[45198000 ns] [MONITOR] start asserted
[45203000 ns] [MONITOR] start asserted
[45208000 ns] [MONITOR] start asserted
[45213000 ns] [MONITOR] start asserted
[45218000 ns] [MONITOR] start asserted
[45223000 ns] [MONITOR] start asserted
[45228000 ns] [MONITOR] start asserted
[45233000 ns] [MONITOR] start asserted
[45238000 ns] [MONITOR] start asserted
[45243000 ns] [MONITOR] start asserted
[45248000 ns] [MONITOR] start asserted
[45253000 ns] [MONITOR] start asserted
[45258000 ns] [MONITOR] start asserted
[45263000 ns] [MONITOR] start asserted
[45268000 ns] [MONITOR] start asserted
[45273000 ns] [MONITOR] start asserted
[45278000 ns] [MONITOR] start asserted
[45283000 ns] [MONITOR] start asserted
[45288000 ns] [MONITOR] start asserted
[45293000 ns] [MONITOR] start asserted
[45298000 ns] [MONITOR] start asserted
[45303000 ns] [MONITOR] start asserted
[45308000 ns] [MONITOR] start asserted
[45313000 ns] [MONITOR] start asserted
[45318000 ns] [MONITOR] start asserted
[45323000 ns] [MONITOR] start asserted
[45328000 ns] [MONITOR] start asserted
[45333000 ns] [MONITOR] start asserted
[45338000 ns] [MONITOR] start asserted
[45343000 ns] [MONITOR] start asserted
[45348000 ns] [MONITOR] start asserted
[45353000 ns] [MONITOR] start asserted
[45358000 ns] [MONITOR] start asserted
[45363000 ns] [MONITOR] start asserted
[45368000 ns] [MONITOR] start asserted
[45373000 ns] [MONITOR] start asserted
[45378000 ns] [MONITOR] start asserted
[45383000 ns] [MONITOR] start asserted
[45388000 ns] [MONITOR] start asserted
[45393000 ns] [MONITOR] start asserted
[45398000 ns] [MONITOR] start asserted
[45403000 ns] [MONITOR] start asserted
[45408000 ns] [MONITOR] start asserted
[45413000 ns] [MONITOR] start asserted
[45418000 ns] [MONITOR] start asserted
[45423000 ns] [MONITOR] start asserted
[45428000 ns] [MONITOR] start asserted
[45433000 ns] [MONITOR] start asserted
[45438000 ns] [MONITOR] start asserted
[45443000 ns] [MONITOR] start asserted
[45448000 ns] [MONITOR] start asserted
[45453000 ns] [MONITOR] start asserted
[45458000 ns] [MONITOR] start asserted
[45463000 ns] [MONITOR] start asserted
[45468000 ns] [MONITOR] start asserted
[45473000 ns] [MONITOR] start asserted
[45478000 ns] [MONITOR] start asserted
[45483000 ns] [MONITOR] start asserted
[45488000 ns] [MONITOR] start asserted
[45493000 ns] [MONITOR] start asserted
[45498000 ns] [MONITOR] start asserted
[45503000 ns] [MONITOR] start asserted
[45508000 ns] [MONITOR] start asserted
[45513000 ns] [MONITOR] start asserted
[45518000 ns] [MONITOR] start asserted
[45523000 ns] [MONITOR] start asserted
[45528000 ns] [MONITOR] start asserted
[45533000 ns] [MONITOR] start asserted
[45538000 ns] [MONITOR] start asserted
[45543000 ns] [MONITOR] start asserted
[45548000 ns] [MONITOR] start asserted
[45553000 ns] [MONITOR] start asserted
[45558000 ns] [MONITOR] start asserted
[45563000 ns] [MONITOR] start asserted
[45568000 ns] [MONITOR] start asserted
[45573000 ns] [MONITOR] start asserted
[45578000 ns] [MONITOR] start asserted
[45583000 ns] [MONITOR] start asserted
[45588000 ns] [MONITOR] start asserted
[45593000 ns] [MONITOR] start asserted
[45598000 ns] [MONITOR] start asserted
[45603000 ns] [MONITOR] start asserted
[45608000 ns] [MONITOR] start asserted
[45613000 ns] [MONITOR] start asserted
[45618000 ns] [MONITOR] start asserted
[45623000 ns] [MONITOR] start asserted
[45628000 ns] [MONITOR] start asserted
[45633000 ns] [MONITOR] start asserted
[45638000 ns] [MONITOR] start asserted
[45643000 ns] [MONITOR] start asserted
[45648000 ns] [MONITOR] start asserted
[45653000 ns] [MONITOR] start asserted
[45658000 ns] [MONITOR] start asserted
[45663000 ns] [MONITOR] start asserted
[45668000 ns] [MONITOR] start asserted
[45673000 ns] [MONITOR] start asserted
[45678000 ns] [MONITOR] start asserted
[45683000 ns] [MONITOR] start asserted
[45688000 ns] [MONITOR] start asserted
[45693000 ns] [MONITOR] start asserted
[45698000 ns] [MONITOR] start asserted
[45703000 ns] [MONITOR] start asserted
[45708000 ns] [MONITOR] start asserted
[45713000 ns] [MONITOR] start asserted
[45718000 ns] [MONITOR] start asserted
[45723000 ns] [MONITOR] start asserted
[45728000 ns] [MONITOR] start asserted
[45733000 ns] [MONITOR] start asserted
[45738000 ns] [MONITOR] start asserted
[45743000 ns] [MONITOR] start asserted
[45748000 ns] [MONITOR] start asserted
[45753000 ns] Still waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45753000 ns] [MONITOR] start asserted
[45758000 ns] [MONITOR] start asserted
[45763000 ns] [MONITOR] start asserted
[45768000 ns] [MONITOR] start asserted
[45773000 ns] [MONITOR] start asserted
[45778000 ns] [MONITOR] start asserted
[45783000 ns] [MONITOR] start asserted
[45788000 ns] [MONITOR] start asserted
[45793000 ns] [MONITOR] start asserted
[45798000 ns] [MONITOR] start asserted
[45803000 ns] [MONITOR] start asserted
[45808000 ns] [MONITOR] start asserted
[45813000 ns] [MONITOR] start asserted
[45818000 ns] [MONITOR] start asserted
[45823000 ns] [MONITOR] start asserted
[45828000 ns] [MONITOR] start asserted
[45833000 ns] [MONITOR] start asserted
[45838000 ns] [MONITOR] start asserted
[45843000 ns] [MONITOR] start asserted
[45848000 ns] [MONITOR] start asserted
[45853000 ns] [MONITOR] start asserted
[45858000 ns] [MONITOR] start asserted
[45863000 ns] [MONITOR] start asserted
[45868000 ns] [MONITOR] start asserted
[45873000 ns] [MONITOR] start asserted
[45878000 ns] [MONITOR] start asserted
[45883000 ns] [MONITOR] start asserted
[45888000 ns] [MONITOR] start asserted
[45893000 ns] [MONITOR] start asserted
[45898000 ns] [MONITOR] start asserted
[45903000 ns] [MONITOR] start asserted
[45908000 ns] [MONITOR] start asserted
[45913000 ns] [MONITOR] start asserted
[45918000 ns] [MONITOR] start asserted
[45923000 ns] [MONITOR] start asserted
[45928000 ns] [MONITOR] start asserted
[45933000 ns] [MONITOR] start asserted
[45938000 ns] [MONITOR] start asserted
[45943000 ns] [MONITOR] start asserted
[45948000 ns] [MONITOR] start asserted
[45953000 ns] [MONITOR] start asserted
[45958000 ns] [MONITOR] start asserted
[45963000 ns] [MONITOR] start asserted
[45968000 ns] [MONITOR] start asserted
[45973000 ns] Done or output detected, deasserting start

[45973000 ns] ========== OUTPUT RECEIVED ==========
[45973000 ns] Output is valid!
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45973000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9177
  Total Time       : 45.88 μs
================================================================================

[45973000 ns] [MONITOR] ap_done changed: 0 -> 1
[45973000 ns] [MONITOR] output_valid changed: 0 -> 1
[45973000 ns] [MONITOR] OUTPUT READY! data=0x3ff0
[45978000 ns] [MONITOR] ap_done changed: 1 -> 0
[45978000 ns] [MONITOR] output_valid changed: 1 -> 0
$finish called at time : 46022500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 272
run 10us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8234.699 ; gain = 0.000 ; free physical = 923 ; free virtual = 7771
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle changed: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[78000 ns] Sending START pulse (1 cycle) and beginning data transmission...
[78000 ns] [MONITOR] start rising edge detected
[78000 ns] [MONITOR] Input handshake: data=0x0002 (pixel #0)
[83000 ns] START pulse sent, transmitting data...

[83000 ns] ========== INPUT DATA TRANSMISSION ==========
[83000 ns] Transmitting 1024 pixels via AXI Stream...
[83000 ns] First pixel (index 0) accepted, continuing...
[83000 ns] [MONITOR] Input handshake: data=0xfff1 (pixel #1)
[83000 ns] [MONITOR] ap_idle changed: 1 -> 0
[88000 ns] [MONITOR] Input handshake: data=0x0157 (pixel #2)
[93000 ns] [MONITOR] Input handshake: data=0xfe55 (pixel #3)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:22 ; elapsed = 00:00:18 . Memory (MB): peak = 8269.566 ; gain = 34.867 ; free physical = 837 ; free virtual = 7741
run 50us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:24 ; elapsed = 00:00:17 . Memory (MB): peak = 8292.578 ; gain = 0.000 ; free physical = 1075 ; free virtual = 7647
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle changed: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[88000 ns] Asserting START (will keep HIGH during entire transmission)...
[88000 ns] [MONITOR] start asserted
[93000 ns] [MONITOR] start asserted
[93000 ns] [MONITOR] ap_idle changed: 1 -> 0
[98000 ns] [MONITOR] start asserted
[103000 ns] START asserted, beginning data transmission...

[103000 ns] ========== INPUT DATA TRANSMISSION ==========
[103000 ns] Transmitting 1024 pixels via AXI Stream...
[103000 ns] [MONITOR] start asserted
[103000 ns] [MONITOR] Input handshake: data=0x0002 (pixel #0)
[108000 ns] First pixel accepted, continuing...
[108000 ns] [MONITOR] start asserted
[108000 ns] [MONITOR] Input handshake: data=0xfff1 (pixel #1)
[113000 ns] [MONITOR] start asserted
[113000 ns] [MONITOR] Input handshake: data=0x0157 (pixel #2)
[118000 ns] [MONITOR] start asserted
[118000 ns] [MONITOR] Input handshake: data=0xfe55 (pixel #3)
[123000 ns] [MONITOR] start asserted
[128000 ns] [MONITOR] start asserted
[133000 ns] [MONITOR] start asserted
[138000 ns] [MONITOR] start asserted
[143000 ns] [MONITOR] start asserted
[148000 ns] [MONITOR] start asserted
[148000 ns] [MONITOR] Input handshake: data=0xfd46 (pixel #4)
[153000 ns] [MONITOR] start asserted
[158000 ns] [MONITOR] start asserted
[163000 ns] [MONITOR] start asserted
[168000 ns] [MONITOR] start asserted
[173000 ns] [MONITOR] start asserted
[178000 ns] [MONITOR] start asserted
[178000 ns] [MONITOR] Input handshake: data=0xfe44 (pixel #5)
[183000 ns] [MONITOR] start asserted
[188000 ns] [MONITOR] start asserted
[193000 ns] [MONITOR] start asserted
[198000 ns] [MONITOR] start asserted
[203000 ns] [MONITOR] start asserted
[208000 ns] [MONITOR] start asserted
[208000 ns] [MONITOR] Input handshake: data=0x016a (pixel #6)
[213000 ns] [MONITOR] start asserted
[218000 ns] [MONITOR] start asserted
[223000 ns] [MONITOR] start asserted
[228000 ns] [MONITOR] start asserted
[233000 ns] [MONITOR] start asserted
[238000 ns] [MONITOR] start asserted
[238000 ns] [MONITOR] Input handshake: data=0x02ff (pixel #7)
[243000 ns] [MONITOR] start asserted
[248000 ns] [MONITOR] start asserted
[253000 ns] [MONITOR] start asserted
[258000 ns] [MONITOR] start asserted
[263000 ns] [MONITOR] start asserted
[268000 ns] [MONITOR] start asserted
[268000 ns] [MONITOR] Input handshake: data=0x0087 (pixel #8)
[273000 ns] [MONITOR] start asserted
[278000 ns] [MONITOR] start asserted
[283000 ns] [MONITOR] start asserted
[288000 ns] [MONITOR] start asserted
[293000 ns] [MONITOR] start asserted
[298000 ns] [MONITOR] start asserted
[298000 ns] [MONITOR] Input handshake: data=0x00ca (pixel #9)
[303000 ns] [MONITOR] start asserted
[308000 ns] [MONITOR] start asserted
[313000 ns] [MONITOR] start asserted
[318000 ns] [MONITOR] start asserted
[323000 ns] [MONITOR] start asserted
[328000 ns] [MONITOR] start asserted
[328000 ns] [MONITOR] Input handshake: data=0x00b8 (pixel #10)
[333000 ns] [MONITOR] start asserted
[338000 ns] [MONITOR] start asserted
[343000 ns] [MONITOR] start asserted
[348000 ns] [MONITOR] start asserted
[353000 ns] [MONITOR] start asserted
[358000 ns] [MONITOR] start asserted
[358000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #11)
[363000 ns] [MONITOR] start asserted
[368000 ns] [MONITOR] start asserted
[373000 ns] [MONITOR] start asserted
[378000 ns] [MONITOR] start asserted
[383000 ns] [MONITOR] start asserted
[388000 ns] [MONITOR] start asserted
[388000 ns] [MONITOR] Input handshake: data=0xfdf9 (pixel #12)
[393000 ns] [MONITOR] start asserted
[398000 ns] [MONITOR] start asserted
[403000 ns] [MONITOR] start asserted
[408000 ns] [MONITOR] start asserted
[413000 ns] [MONITOR] start asserted
[418000 ns] [MONITOR] start asserted
[418000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #13)
[423000 ns] [MONITOR] start asserted
[428000 ns] [MONITOR] start asserted
[433000 ns] [MONITOR] start asserted
[438000 ns] [MONITOR] start asserted
[443000 ns] [MONITOR] start asserted
[448000 ns] [MONITOR] start asserted
[448000 ns] [MONITOR] Input handshake: data=0x0159 (pixel #14)
[453000 ns] [MONITOR] start asserted
[458000 ns] [MONITOR] start asserted
[463000 ns] [MONITOR] start asserted
[468000 ns] [MONITOR] start asserted
[473000 ns] [MONITOR] start asserted
[478000 ns] [MONITOR] start asserted
[478000 ns] [MONITOR] Input handshake: data=0x009a (pixel #15)
[483000 ns] [MONITOR] start asserted
[488000 ns] [MONITOR] start asserted
[493000 ns] [MONITOR] start asserted
[498000 ns] [MONITOR] start asserted
[503000 ns] [MONITOR] start asserted
[508000 ns] [MONITOR] start asserted
[508000 ns] [MONITOR] Input handshake: data=0xff84 (pixel #16)
[513000 ns] [MONITOR] start asserted
[518000 ns] [MONITOR] start asserted
[523000 ns] [MONITOR] start asserted
[528000 ns] [MONITOR] start asserted
[533000 ns] [MONITOR] start asserted
[538000 ns] [MONITOR] start asserted
[538000 ns] [MONITOR] Input handshake: data=0x017d (pixel #17)
[543000 ns] [MONITOR] start asserted
[548000 ns] [MONITOR] start asserted
[553000 ns] [MONITOR] start asserted
[558000 ns] [MONITOR] start asserted
[563000 ns] [MONITOR] start asserted
[568000 ns] [MONITOR] start asserted
[568000 ns] [MONITOR] Input handshake: data=0x026a (pixel #18)
[573000 ns] [MONITOR] start asserted
[578000 ns] [MONITOR] start asserted
[583000 ns] [MONITOR] start asserted
[588000 ns] [MONITOR] start asserted
[593000 ns] [MONITOR] start asserted
[598000 ns] [MONITOR] start asserted
[598000 ns] [MONITOR] Input handshake: data=0xff74 (pixel #19)
[603000 ns] [MONITOR] start asserted
[608000 ns] [MONITOR] start asserted
[613000 ns] [MONITOR] start asserted
[618000 ns] [MONITOR] start asserted
[623000 ns] [MONITOR] start asserted
[628000 ns] [MONITOR] start asserted
[628000 ns] [MONITOR] Input handshake: data=0xfdc0 (pixel #20)
[633000 ns] [MONITOR] start asserted
[638000 ns] [MONITOR] start asserted
[643000 ns] [MONITOR] start asserted
[648000 ns] [MONITOR] start asserted
[653000 ns] [MONITOR] start asserted
[658000 ns] [MONITOR] start asserted
[658000 ns] [MONITOR] Input handshake: data=0xfd75 (pixel #21)
[663000 ns] [MONITOR] start asserted
[668000 ns] [MONITOR] start asserted
[673000 ns] [MONITOR] start asserted
[678000 ns] [MONITOR] start asserted
[683000 ns] [MONITOR] start asserted
[688000 ns] [MONITOR] start asserted
[688000 ns] [MONITOR] Input handshake: data=0xfee9 (pixel #22)
[693000 ns] [MONITOR] start asserted
[698000 ns] [MONITOR] start asserted
[703000 ns] [MONITOR] start asserted
[708000 ns] [MONITOR] start asserted
[713000 ns] [MONITOR] start asserted
[718000 ns] [MONITOR] start asserted
[718000 ns] [MONITOR] Input handshake: data=0x02e6 (pixel #23)
[723000 ns] [MONITOR] start asserted
[728000 ns] [MONITOR] start asserted
[733000 ns] [MONITOR] start asserted
[738000 ns] [MONITOR] start asserted
[743000 ns] [MONITOR] start asserted
[748000 ns] [MONITOR] start asserted
[748000 ns] [MONITOR] Input handshake: data=0x04a3 (pixel #24)
[753000 ns] [MONITOR] start asserted
[758000 ns] [MONITOR] start asserted
[763000 ns] [MONITOR] start asserted
[768000 ns] [MONITOR] start asserted
[773000 ns] [MONITOR] start asserted
[778000 ns] [MONITOR] start asserted
[778000 ns] [MONITOR] Input handshake: data=0x0137 (pixel #25)
[783000 ns] [MONITOR] start asserted
[788000 ns] [MONITOR] start asserted
[793000 ns] [MONITOR] start asserted
[798000 ns] [MONITOR] start asserted
[803000 ns] [MONITOR] start asserted
[808000 ns] [MONITOR] start asserted
[808000 ns] [MONITOR] Input handshake: data=0xfd31 (pixel #26)
[813000 ns] [MONITOR] start asserted
[818000 ns] [MONITOR] start asserted
[823000 ns] [MONITOR] start asserted
[828000 ns] [MONITOR] start asserted
[833000 ns] [MONITOR] start asserted
[838000 ns] [MONITOR] start asserted
[838000 ns] [MONITOR] Input handshake: data=0xfe5f (pixel #27)
[843000 ns] [MONITOR] start asserted
[848000 ns] [MONITOR] start asserted
[853000 ns] [MONITOR] start asserted
[858000 ns] [MONITOR] start asserted
[863000 ns] [MONITOR] start asserted
[868000 ns] [MONITOR] start asserted
[868000 ns] [MONITOR] Input handshake: data=0xfe7c (pixel #28)
[873000 ns] [MONITOR] start asserted
[878000 ns] [MONITOR] start asserted
[883000 ns] [MONITOR] start asserted
[888000 ns] [MONITOR] start asserted
[893000 ns] [MONITOR] start asserted
[898000 ns] [MONITOR] start asserted
[898000 ns] [MONITOR] Input handshake: data=0xfed7 (pixel #29)
[903000 ns] [MONITOR] start asserted
[908000 ns] [MONITOR] start asserted
[913000 ns] [MONITOR] start asserted
[918000 ns] [MONITOR] start asserted
[923000 ns] [MONITOR] start asserted
[928000 ns] [MONITOR] start asserted
[928000 ns] [MONITOR] Input handshake: data=0xff3c (pixel #30)
[933000 ns] [MONITOR] start asserted
[938000 ns] [MONITOR] start asserted
[943000 ns] [MONITOR] start asserted
[948000 ns] [MONITOR] start asserted
[953000 ns] [MONITOR] start asserted
[958000 ns] [MONITOR] start asserted
[958000 ns] [MONITOR] Input handshake: data=0xffeb (pixel #31)
[963000 ns] [MONITOR] start asserted
[968000 ns] [MONITOR] start asserted
[973000 ns] [MONITOR] start asserted
[978000 ns] [MONITOR] start asserted
[983000 ns] [MONITOR] start asserted
[988000 ns] [MONITOR] start asserted
[988000 ns] [MONITOR] Input handshake: data=0x01ad (pixel #32)
[993000 ns] [MONITOR] start asserted
[998000 ns] [MONITOR] start asserted
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8309.574 ; gain = 16.996 ; free physical = 1012 ; free virtual = 7633
run 50us
[1003000 ns] [MONITOR] start asserted
[1008000 ns] [MONITOR] start asserted
[1013000 ns] [MONITOR] start asserted
[1018000 ns] [MONITOR] start asserted
[1018000 ns] [MONITOR] Input handshake: data=0x00da (pixel #33)
[1023000 ns] [MONITOR] start asserted
[1028000 ns] [MONITOR] start asserted
[1033000 ns] [MONITOR] start asserted
[1038000 ns] [MONITOR] start asserted
[1043000 ns] [MONITOR] start asserted
[1048000 ns] [MONITOR] start asserted
[1048000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #34)
[1053000 ns] [MONITOR] start asserted
[1058000 ns] [MONITOR] start asserted
[1063000 ns] [MONITOR] start asserted
[1068000 ns] [MONITOR] start asserted
[1073000 ns] [MONITOR] start asserted
[1078000 ns] [MONITOR] start asserted
[1078000 ns] [MONITOR] Input handshake: data=0x0075 (pixel #35)
[1083000 ns] [MONITOR] start asserted
[1088000 ns] [MONITOR] start asserted
[1093000 ns] [MONITOR] start asserted
[1098000 ns] [MONITOR] start asserted
[1103000 ns] [MONITOR] start asserted
[1108000 ns] [MONITOR] start asserted
[1108000 ns] [MONITOR] Input handshake: data=0x01c5 (pixel #36)
[1113000 ns] [MONITOR] start asserted
[1118000 ns] [MONITOR] start asserted
[1123000 ns] [MONITOR] start asserted
[1128000 ns] [MONITOR] start asserted
[1133000 ns] [MONITOR] start asserted
[1138000 ns] [MONITOR] start asserted
[1138000 ns] [MONITOR] Input handshake: data=0x00f7 (pixel #37)
[1143000 ns] [MONITOR] start asserted
[1148000 ns] [MONITOR] start asserted
[1153000 ns] [MONITOR] start asserted
[1158000 ns] [MONITOR] start asserted
[1163000 ns] [MONITOR] start asserted
[1168000 ns] [MONITOR] start asserted
[1168000 ns] [MONITOR] Input handshake: data=0xff10 (pixel #38)
[1173000 ns] [MONITOR] start asserted
[1178000 ns] [MONITOR] start asserted
[1183000 ns] [MONITOR] start asserted
[1188000 ns] [MONITOR] start asserted
[1193000 ns] [MONITOR] start asserted
[1198000 ns] [MONITOR] start asserted
[1198000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #39)
[1203000 ns] [MONITOR] start asserted
[1208000 ns] [MONITOR] start asserted
[1213000 ns] [MONITOR] start asserted
[1218000 ns] [MONITOR] start asserted
[1223000 ns] [MONITOR] start asserted
[1228000 ns] [MONITOR] start asserted
[1228000 ns] [MONITOR] Input handshake: data=0x00b3 (pixel #40)
[1233000 ns] [MONITOR] start asserted
[1238000 ns] [MONITOR] start asserted
[1243000 ns] [MONITOR] start asserted
[1248000 ns] [MONITOR] start asserted
[1253000 ns] [MONITOR] start asserted
[1258000 ns] [MONITOR] start asserted
[1258000 ns] [MONITOR] Input handshake: data=0xff4e (pixel #41)
[1263000 ns] [MONITOR] start asserted
[1268000 ns] [MONITOR] start asserted
[1273000 ns] [MONITOR] start asserted
[1278000 ns] [MONITOR] start asserted
[1283000 ns] [MONITOR] start asserted
[1288000 ns] [MONITOR] start asserted
[1288000 ns] [MONITOR] Input handshake: data=0xff9b (pixel #42)
[1293000 ns] [MONITOR] start asserted
[1298000 ns] [MONITOR] start asserted
[1303000 ns] [MONITOR] start asserted
[1308000 ns] [MONITOR] start asserted
[1313000 ns] [MONITOR] start asserted
[1318000 ns] [MONITOR] start asserted
[1318000 ns] [MONITOR] Input handshake: data=0x0073 (pixel #43)
[1323000 ns] [MONITOR] start asserted
[1328000 ns] [MONITOR] start asserted
[1333000 ns] [MONITOR] start asserted
[1338000 ns] [MONITOR] start asserted
[1343000 ns] [MONITOR] start asserted
[1348000 ns] [MONITOR] start asserted
[1348000 ns] [MONITOR] Input handshake: data=0xfdbd (pixel #44)
[1353000 ns] [MONITOR] start asserted
[1358000 ns] [MONITOR] start asserted
[1363000 ns] [MONITOR] start asserted
[1368000 ns] [MONITOR] start asserted
[1373000 ns] [MONITOR] start asserted
[1378000 ns] [MONITOR] start asserted
[1378000 ns] [MONITOR] Input handshake: data=0xfd27 (pixel #45)
[1383000 ns] [MONITOR] start asserted
[1388000 ns] [MONITOR] start asserted
[1393000 ns] [MONITOR] start asserted
[1398000 ns] [MONITOR] start asserted
[1403000 ns] [MONITOR] start asserted
[1408000 ns] [MONITOR] start asserted
[1408000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #46)
[1413000 ns] [MONITOR] start asserted
[1418000 ns] [MONITOR] start asserted
[1423000 ns] [MONITOR] start asserted
[1428000 ns] [MONITOR] start asserted
[1433000 ns] [MONITOR] start asserted
[1438000 ns] [MONITOR] start asserted
[1438000 ns] [MONITOR] Input handshake: data=0x021d (pixel #47)
[1443000 ns] [MONITOR] start asserted
[1448000 ns] [MONITOR] start asserted
[1453000 ns] [MONITOR] start asserted
[1458000 ns] [MONITOR] start asserted
[1463000 ns] [MONITOR] start asserted
[1468000 ns] [MONITOR] start asserted
[1468000 ns] [MONITOR] Input handshake: data=0x00f5 (pixel #48)
[1473000 ns] [MONITOR] start asserted
[1478000 ns] [MONITOR] start asserted
[1483000 ns] [MONITOR] start asserted
[1488000 ns] [MONITOR] start asserted
[1493000 ns] [MONITOR] start asserted
[1498000 ns] [MONITOR] start asserted
[1498000 ns] [MONITOR] Input handshake: data=0x0137 (pixel #49)
[1503000 ns] [MONITOR] start asserted
[1508000 ns] [MONITOR] start asserted
[1513000 ns] [MONITOR] start asserted
[1518000 ns] [MONITOR] start asserted
[1523000 ns] [MONITOR] start asserted
[1528000 ns] [MONITOR] start asserted
[1528000 ns] [MONITOR] Input handshake: data=0x01ec (pixel #50)
[1533000 ns] [MONITOR] start asserted
[1538000 ns] [MONITOR] start asserted
[1543000 ns] [MONITOR] start asserted
[1548000 ns] [MONITOR] start asserted
[1553000 ns] [MONITOR] start asserted
[1558000 ns] [MONITOR] start asserted
[1558000 ns] [MONITOR] Input handshake: data=0xffb0 (pixel #51)
[1563000 ns] [MONITOR] start asserted
[1568000 ns] [MONITOR] start asserted
[1573000 ns] [MONITOR] start asserted
[1578000 ns] [MONITOR] start asserted
[1583000 ns] [MONITOR] start asserted
[1588000 ns] [MONITOR] start asserted
[1588000 ns] [MONITOR] Input handshake: data=0xff2a (pixel #52)
[1593000 ns] [MONITOR] start asserted
[1598000 ns] [MONITOR] start asserted
[1603000 ns] [MONITOR] start asserted
[1608000 ns] [MONITOR] start asserted
[1613000 ns] [MONITOR] start asserted
[1618000 ns] [MONITOR] start asserted
[1618000 ns] [MONITOR] Input handshake: data=0xff68 (pixel #53)
[1623000 ns] [MONITOR] start asserted
[1628000 ns] [MONITOR] start asserted
[1633000 ns] [MONITOR] start asserted
[1638000 ns] [MONITOR] start asserted
[1643000 ns] [MONITOR] start asserted
[1648000 ns] [MONITOR] start asserted
[1648000 ns] [MONITOR] Input handshake: data=0xfc9b (pixel #54)
[1653000 ns] [MONITOR] start asserted
[1658000 ns] [MONITOR] start asserted
[1663000 ns] [MONITOR] start asserted
[1668000 ns] [MONITOR] start asserted
[1673000 ns] [MONITOR] start asserted
[1678000 ns] [MONITOR] start asserted
[1678000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #55)
[1683000 ns] [MONITOR] start asserted
[1688000 ns] [MONITOR] start asserted
[1693000 ns] [MONITOR] start asserted
[1698000 ns] [MONITOR] start asserted
[1703000 ns] [MONITOR] start asserted
[1708000 ns] [MONITOR] start asserted
[1708000 ns] [MONITOR] Input handshake: data=0x02fd (pixel #56)
[1713000 ns] [MONITOR] start asserted
[1718000 ns] [MONITOR] start asserted
[1723000 ns] [MONITOR] start asserted
[1728000 ns] [MONITOR] start asserted
[1733000 ns] [MONITOR] start asserted
[1738000 ns] [MONITOR] start asserted
[1738000 ns] [MONITOR] Input handshake: data=0x00cc (pixel #57)
[1743000 ns] [MONITOR] start asserted
[1748000 ns] [MONITOR] start asserted
[1753000 ns] [MONITOR] start asserted
[1758000 ns] [MONITOR] start asserted
[1763000 ns] [MONITOR] start asserted
[1768000 ns] [MONITOR] start asserted
[1768000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #58)
[1773000 ns] [MONITOR] start asserted
[1778000 ns] [MONITOR] start asserted
[1783000 ns] [MONITOR] start asserted
[1788000 ns] [MONITOR] start asserted
[1793000 ns] [MONITOR] start asserted
[1798000 ns] [MONITOR] start asserted
[1798000 ns] [MONITOR] Input handshake: data=0x0128 (pixel #59)
[1803000 ns] [MONITOR] start asserted
[1808000 ns] [MONITOR] start asserted
[1813000 ns] [MONITOR] start asserted
[1818000 ns] [MONITOR] start asserted
[1823000 ns] [MONITOR] start asserted
[1828000 ns] [MONITOR] start asserted
[1828000 ns] [MONITOR] Input handshake: data=0xfe26 (pixel #60)
[1833000 ns] [MONITOR] start asserted
[1838000 ns] [MONITOR] start asserted
[1843000 ns] [MONITOR] start asserted
[1848000 ns] [MONITOR] start asserted
[1853000 ns] [MONITOR] start asserted
[1858000 ns] [MONITOR] start asserted
[1858000 ns] [MONITOR] Input handshake: data=0xfcf1 (pixel #61)
[1863000 ns] [MONITOR] start asserted
[1868000 ns] [MONITOR] start asserted
[1873000 ns] [MONITOR] start asserted
[1878000 ns] [MONITOR] start asserted
[1883000 ns] [MONITOR] start asserted
[1888000 ns] [MONITOR] start asserted
[1888000 ns] [MONITOR] Input handshake: data=0xfd37 (pixel #62)
[1893000 ns] [MONITOR] start asserted
[1898000 ns] [MONITOR] start asserted
[1903000 ns] [MONITOR] start asserted
[1908000 ns] [MONITOR] start asserted
[1913000 ns] [MONITOR] start asserted
[1918000 ns] [MONITOR] start asserted
[1918000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #63)
[1923000 ns] [MONITOR] start asserted
[1928000 ns] [MONITOR] start asserted
[1933000 ns] [MONITOR] start asserted
[1938000 ns] [MONITOR] start asserted
[1943000 ns] [MONITOR] start asserted
[1948000 ns] [MONITOR] start asserted
[1948000 ns] [MONITOR] Input handshake: data=0x02fc (pixel #64)
[1953000 ns] [MONITOR] start asserted
[1958000 ns] [MONITOR] start asserted
[1963000 ns] [MONITOR] start asserted
[1968000 ns] [MONITOR] start asserted
[1973000 ns] [MONITOR] start asserted
[1978000 ns] [MONITOR] start asserted
[1978000 ns] [MONITOR] Input handshake: data=0x0059 (pixel #65)
[1983000 ns] [MONITOR] start asserted
[1988000 ns] [MONITOR] start asserted
[1993000 ns] [MONITOR] start asserted
[1998000 ns] [MONITOR] start asserted
[2003000 ns] [MONITOR] start asserted
[2008000 ns] [MONITOR] start asserted
[2008000 ns] [MONITOR] Input handshake: data=0xff5d (pixel #66)
[2013000 ns] [MONITOR] start asserted
[2018000 ns] [MONITOR] start asserted
[2023000 ns] [MONITOR] start asserted
[2028000 ns] [MONITOR] start asserted
[2033000 ns] [MONITOR] start asserted
[2038000 ns] [MONITOR] start asserted
[2038000 ns] [MONITOR] Input handshake: data=0x003c (pixel #67)
[2043000 ns] [MONITOR] start asserted
[2048000 ns] [MONITOR] start asserted
[2053000 ns] [MONITOR] start asserted
[2058000 ns] [MONITOR] start asserted
[2063000 ns] [MONITOR] start asserted
[2068000 ns] [MONITOR] start asserted
[2068000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #68)
[2073000 ns] [MONITOR] start asserted
[2078000 ns] [MONITOR] start asserted
[2083000 ns] [MONITOR] start asserted
[2088000 ns] [MONITOR] start asserted
[2093000 ns] [MONITOR] start asserted
[2098000 ns] [MONITOR] start asserted
[2098000 ns] [MONITOR] Input handshake: data=0x010b (pixel #69)
[2103000 ns] [MONITOR] start asserted
[2108000 ns] [MONITOR] start asserted
[2113000 ns] [MONITOR] start asserted
[2118000 ns] [MONITOR] start asserted
[2123000 ns] [MONITOR] start asserted
[2128000 ns] [MONITOR] start asserted
[2128000 ns] [MONITOR] Input handshake: data=0xff66 (pixel #70)
[2133000 ns] [MONITOR] start asserted
[2138000 ns] [MONITOR] start asserted
[2143000 ns] [MONITOR] start asserted
[2148000 ns] [MONITOR] start asserted
[2153000 ns] [MONITOR] start asserted
[2158000 ns] [MONITOR] start asserted
[2158000 ns] [MONITOR] Input handshake: data=0xffb7 (pixel #71)
[2163000 ns] [MONITOR] start asserted
[2168000 ns] [MONITOR] start asserted
[2173000 ns] [MONITOR] start asserted
[2178000 ns] [MONITOR] start asserted
[2183000 ns] [MONITOR] start asserted
[2188000 ns] [MONITOR] start asserted
[2188000 ns] [MONITOR] Input handshake: data=0x0149 (pixel #72)
[2193000 ns] [MONITOR] start asserted
[2198000 ns] [MONITOR] start asserted
[2203000 ns] [MONITOR] start asserted
[2208000 ns] [MONITOR] start asserted
[2213000 ns] [MONITOR] start asserted
[2218000 ns] [MONITOR] start asserted
[2218000 ns] [MONITOR] Input handshake: data=0x0171 (pixel #73)
[2223000 ns] [MONITOR] start asserted
[2228000 ns] [MONITOR] start asserted
[2233000 ns] [MONITOR] start asserted
[2238000 ns] [MONITOR] start asserted
[2243000 ns] [MONITOR] start asserted
[2248000 ns] [MONITOR] start asserted
[2248000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #74)
[2253000 ns] [MONITOR] start asserted
[2258000 ns] [MONITOR] start asserted
[2263000 ns] [MONITOR] start asserted
[2268000 ns] [MONITOR] start asserted
[2273000 ns] [MONITOR] start asserted
[2278000 ns] [MONITOR] start asserted
[2278000 ns] [MONITOR] Input handshake: data=0xff3b (pixel #75)
[2283000 ns] [MONITOR] start asserted
[2288000 ns] [MONITOR] start asserted
[2293000 ns] [MONITOR] start asserted
[2298000 ns] [MONITOR] start asserted
[2303000 ns] [MONITOR] start asserted
[2308000 ns] [MONITOR] start asserted
[2308000 ns] [MONITOR] Input handshake: data=0xfde9 (pixel #76)
[2313000 ns] [MONITOR] start asserted
[2318000 ns] [MONITOR] start asserted
[2323000 ns] [MONITOR] start asserted
[2328000 ns] [MONITOR] start asserted
[2333000 ns] [MONITOR] start asserted
[2338000 ns] [MONITOR] start asserted
[2338000 ns] [MONITOR] Input handshake: data=0xfdd5 (pixel #77)
[2343000 ns] [MONITOR] start asserted
[2348000 ns] [MONITOR] start asserted
[2353000 ns] [MONITOR] start asserted
[2358000 ns] [MONITOR] start asserted
[2363000 ns] [MONITOR] start asserted
[2368000 ns] [MONITOR] start asserted
[2368000 ns] [MONITOR] Input handshake: data=0xfe39 (pixel #78)
[2373000 ns] [MONITOR] start asserted
[2378000 ns] [MONITOR] start asserted
[2383000 ns] [MONITOR] start asserted
[2388000 ns] [MONITOR] start asserted
[2393000 ns] [MONITOR] start asserted
[2398000 ns] [MONITOR] start asserted
[2398000 ns] [MONITOR] Input handshake: data=0xffab (pixel #79)
[2403000 ns] [MONITOR] start asserted
[2408000 ns] [MONITOR] start asserted
[2413000 ns] [MONITOR] start asserted
[2418000 ns] [MONITOR] start asserted
[2423000 ns] [MONITOR] start asserted
[2428000 ns] [MONITOR] start asserted
[2428000 ns] [MONITOR] Input handshake: data=0x02a2 (pixel #80)
[2433000 ns] [MONITOR] start asserted
[2438000 ns] [MONITOR] start asserted
[2443000 ns] [MONITOR] start asserted
[2448000 ns] [MONITOR] start asserted
[2453000 ns] [MONITOR] start asserted
[2458000 ns] [MONITOR] start asserted
[2458000 ns] [MONITOR] Input handshake: data=0x025c (pixel #81)
[2463000 ns] [MONITOR] start asserted
[2468000 ns] [MONITOR] start asserted
[2473000 ns] [MONITOR] start asserted
[2478000 ns] [MONITOR] start asserted
[2483000 ns] [MONITOR] start asserted
[2488000 ns] [MONITOR] start asserted
[2488000 ns] [MONITOR] Input handshake: data=0x0099 (pixel #82)
[2493000 ns] [MONITOR] start asserted
[2498000 ns] [MONITOR] start asserted
[2503000 ns] [MONITOR] start asserted
[2508000 ns] [MONITOR] start asserted
[2513000 ns] [MONITOR] start asserted
[2518000 ns] [MONITOR] start asserted
[2518000 ns] [MONITOR] Input handshake: data=0xffad (pixel #83)
[2523000 ns] [MONITOR] start asserted
[2528000 ns] [MONITOR] start asserted
[2533000 ns] [MONITOR] start asserted
[2538000 ns] [MONITOR] start asserted
[2543000 ns] [MONITOR] start asserted
[2548000 ns] [MONITOR] start asserted
[2548000 ns] [MONITOR] Input handshake: data=0xfd0e (pixel #84)
[2553000 ns] [MONITOR] start asserted
[2558000 ns] [MONITOR] start asserted
[2563000 ns] [MONITOR] start asserted
[2568000 ns] [MONITOR] start asserted
[2573000 ns] [MONITOR] start asserted
[2578000 ns] [MONITOR] start asserted
[2578000 ns] [MONITOR] Input handshake: data=0xfe55 (pixel #85)
[2583000 ns] [MONITOR] start asserted
[2588000 ns] [MONITOR] start asserted
[2593000 ns] [MONITOR] start asserted
[2598000 ns] [MONITOR] start asserted
[2603000 ns] [MONITOR] start asserted
[2608000 ns] [MONITOR] start asserted
[2608000 ns] [MONITOR] Input handshake: data=0x019d (pixel #86)
[2613000 ns] [MONITOR] start asserted
[2618000 ns] [MONITOR] start asserted
[2623000 ns] [MONITOR] start asserted
[2628000 ns] [MONITOR] start asserted
[2633000 ns] [MONITOR] start asserted
[2638000 ns] [MONITOR] start asserted
[2638000 ns] [MONITOR] Input handshake: data=0x0128 (pixel #87)
[2643000 ns] [MONITOR] start asserted
[2648000 ns] [MONITOR] start asserted
[2653000 ns] [MONITOR] start asserted
[2658000 ns] [MONITOR] start asserted
[2663000 ns] [MONITOR] start asserted
[2668000 ns] [MONITOR] start asserted
[2668000 ns] [MONITOR] Input handshake: data=0x0095 (pixel #88)
[2673000 ns] [MONITOR] start asserted
[2678000 ns] [MONITOR] start asserted
[2683000 ns] [MONITOR] start asserted
[2688000 ns] [MONITOR] start asserted
[2693000 ns] [MONITOR] start asserted
[2698000 ns] [MONITOR] start asserted
[2698000 ns] [MONITOR] Input handshake: data=0x009c (pixel #89)
[2703000 ns] [MONITOR] start asserted
[2708000 ns] [MONITOR] start asserted
[2713000 ns] [MONITOR] start asserted
[2718000 ns] [MONITOR] start asserted
[2723000 ns] [MONITOR] start asserted
[2728000 ns] [MONITOR] start asserted
[2728000 ns] [MONITOR] Input handshake: data=0xffc5 (pixel #90)
[2733000 ns] [MONITOR] start asserted
[2738000 ns] [MONITOR] start asserted
[2743000 ns] [MONITOR] start asserted
[2748000 ns] [MONITOR] start asserted
[2753000 ns] [MONITOR] start asserted
[2758000 ns] [MONITOR] start asserted
[2758000 ns] [MONITOR] Input handshake: data=0xfffb (pixel #91)
[2763000 ns] [MONITOR] start asserted
[2768000 ns] [MONITOR] start asserted
[2773000 ns] [MONITOR] start asserted
[2778000 ns] [MONITOR] start asserted
[2783000 ns] [MONITOR] start asserted
[2788000 ns] [MONITOR] start asserted
[2788000 ns] [MONITOR] Input handshake: data=0xff3b (pixel #92)
[2793000 ns] [MONITOR] start asserted
[2798000 ns] [MONITOR] start asserted
[2803000 ns] [MONITOR] start asserted
[2808000 ns] [MONITOR] start asserted
[2813000 ns] [MONITOR] start asserted
[2818000 ns] [MONITOR] start asserted
[2818000 ns] [MONITOR] Input handshake: data=0x00cc (pixel #93)
[2823000 ns] [MONITOR] start asserted
[2828000 ns] [MONITOR] start asserted
[2833000 ns] [MONITOR] start asserted
[2838000 ns] [MONITOR] start asserted
[2843000 ns] [MONITOR] start asserted
[2848000 ns] [MONITOR] start asserted
[2848000 ns] [MONITOR] Input handshake: data=0x001a (pixel #94)
[2853000 ns] [MONITOR] start asserted
[2858000 ns] [MONITOR] start asserted
[2863000 ns] [MONITOR] start asserted
[2868000 ns] [MONITOR] start asserted
[2873000 ns] [MONITOR] start asserted
[2878000 ns] [MONITOR] start asserted
[2878000 ns] [MONITOR] Input handshake: data=0xfdc7 (pixel #95)
[2883000 ns] [MONITOR] start asserted
[2888000 ns] [MONITOR] start asserted
[2893000 ns] [MONITOR] start asserted
[2898000 ns] [MONITOR] start asserted
[2903000 ns] [MONITOR] start asserted
[2908000 ns] [MONITOR] start asserted
[2908000 ns] [MONITOR] Input handshake: data=0xffff (pixel #96)
[2913000 ns] [MONITOR] start asserted
[2918000 ns] [MONITOR] start asserted
[2923000 ns] [MONITOR] start asserted
[2928000 ns] [MONITOR] start asserted
[2933000 ns] [MONITOR] start asserted
[2938000 ns] [MONITOR] start asserted
[2938000 ns] [MONITOR] Input handshake: data=0x007c (pixel #97)
[2943000 ns] [MONITOR] start asserted
[2948000 ns] [MONITOR] start asserted
[2953000 ns] [MONITOR] start asserted
[2958000 ns] [MONITOR] start asserted
[2963000 ns] [MONITOR] start asserted
[2968000 ns] [MONITOR] start asserted
[2968000 ns] [MONITOR] Input handshake: data=0x0267 (pixel #98)
[2973000 ns] [MONITOR] start asserted
[2978000 ns] [MONITOR] start asserted
[2983000 ns] [MONITOR] start asserted
[2988000 ns] [MONITOR] start asserted
[2993000 ns] [MONITOR] start asserted
[2998000 ns] [MONITOR] start asserted
[2998000 ns] [MONITOR] Input handshake: data=0x01de (pixel #99)
[3003000 ns] [MONITOR] start asserted
[3008000 ns] [MONITOR] start asserted
[3013000 ns] [MONITOR] start asserted
[3018000 ns] [MONITOR] start asserted
[3023000 ns] [MONITOR] start asserted
[3028000 ns] [MONITOR] start asserted
[3028000 ns] [MONITOR] Input handshake: data=0xfe7d (pixel #100)
[3033000 ns] [MONITOR] start asserted
[3038000 ns] [MONITOR] start asserted
[3043000 ns] [MONITOR] start asserted
[3048000 ns] [MONITOR] start asserted
[3053000 ns] [MONITOR] start asserted
[3058000 ns] [MONITOR] start asserted
[3058000 ns] [MONITOR] Input handshake: data=0xfca4 (pixel #101)
[3063000 ns] [MONITOR] start asserted
[3068000 ns] [MONITOR] start asserted
[3073000 ns] [MONITOR] start asserted
[3078000 ns] [MONITOR] start asserted
[3083000 ns] [MONITOR] start asserted
[3088000 ns] [MONITOR] start asserted
[3088000 ns] [MONITOR] Input handshake: data=0xfc89 (pixel #102)
[3093000 ns] [MONITOR] start asserted
[3098000 ns] [MONITOR] start asserted
[3103000 ns] [MONITOR] start asserted
[3108000 ns] [MONITOR] start asserted
[3113000 ns] [MONITOR] start asserted
[3118000 ns] [MONITOR] start asserted
[3118000 ns] [MONITOR] Input handshake: data=0xff88 (pixel #103)
[3123000 ns] [MONITOR] start asserted
[3128000 ns] [MONITOR] start asserted
[3133000 ns] [MONITOR] start asserted
[3138000 ns] [MONITOR] start asserted
[3143000 ns] [MONITOR] start asserted
[3148000 ns] [MONITOR] start asserted
[3148000 ns] [MONITOR] Input handshake: data=0x0391 (pixel #104)
[3153000 ns] [MONITOR] start asserted
[3158000 ns] [MONITOR] start asserted
[3163000 ns] [MONITOR] start asserted
[3168000 ns] [MONITOR] start asserted
[3173000 ns] [MONITOR] start asserted
[3178000 ns] [MONITOR] start asserted
[3178000 ns] [MONITOR] Input handshake: data=0x05c0 (pixel #105)
[3183000 ns] [MONITOR] start asserted
[3188000 ns] [MONITOR] start asserted
[3193000 ns] [MONITOR] start asserted
[3198000 ns] [MONITOR] start asserted
[3203000 ns] [MONITOR] start asserted
[3208000 ns] [MONITOR] start asserted
[3208000 ns] [MONITOR] Input handshake: data=0x033e (pixel #106)
[3213000 ns] [MONITOR] start asserted
[3218000 ns] [MONITOR] start asserted
[3223000 ns] [MONITOR] start asserted
[3228000 ns] [MONITOR] start asserted
[3233000 ns] [MONITOR] start asserted
[3238000 ns] [MONITOR] start asserted
[3238000 ns] [MONITOR] Input handshake: data=0xfc29 (pixel #107)
[3243000 ns] [MONITOR] start asserted
[3248000 ns] [MONITOR] start asserted
[3253000 ns] [MONITOR] start asserted
[3258000 ns] [MONITOR] start asserted
[3263000 ns] [MONITOR] start asserted
[3268000 ns] [MONITOR] start asserted
[3268000 ns] [MONITOR] Input handshake: data=0xfa19 (pixel #108)
[3273000 ns] [MONITOR] start asserted
[3278000 ns] [MONITOR] start asserted
[3283000 ns] [MONITOR] start asserted
[3288000 ns] [MONITOR] start asserted
[3293000 ns] [MONITOR] start asserted
[3298000 ns] [MONITOR] start asserted
[3298000 ns] [MONITOR] Input handshake: data=0xfef9 (pixel #109)
[3303000 ns] [MONITOR] start asserted
[3308000 ns] [MONITOR] start asserted
[3313000 ns] [MONITOR] start asserted
[3318000 ns] [MONITOR] start asserted
[3323000 ns] [MONITOR] start asserted
[3328000 ns] [MONITOR] start asserted
[3328000 ns] [MONITOR] Input handshake: data=0x011b (pixel #110)
[3333000 ns] [MONITOR] start asserted
[3338000 ns] [MONITOR] start asserted
[3343000 ns] [MONITOR] start asserted
[3348000 ns] [MONITOR] start asserted
[3353000 ns] [MONITOR] start asserted
[3358000 ns] [MONITOR] start asserted
[3358000 ns] [MONITOR] Input handshake: data=0xffc2 (pixel #111)
[3363000 ns] [MONITOR] start asserted
[3368000 ns] [MONITOR] start asserted
[3373000 ns] [MONITOR] start asserted
[3378000 ns] [MONITOR] start asserted
[3383000 ns] [MONITOR] start asserted
[3388000 ns] [MONITOR] start asserted
[3388000 ns] [MONITOR] Input handshake: data=0x0122 (pixel #112)
[3393000 ns] [MONITOR] start asserted
[3398000 ns] [MONITOR] start asserted
[3403000 ns] [MONITOR] start asserted
[3408000 ns] [MONITOR] start asserted
[3413000 ns] [MONITOR] start asserted
[3418000 ns] [MONITOR] start asserted
[3418000 ns] [MONITOR] Input handshake: data=0x0211 (pixel #113)
[3423000 ns] [MONITOR] start asserted
[3428000 ns] [MONITOR] start asserted
[3433000 ns] [MONITOR] start asserted
[3438000 ns] [MONITOR] start asserted
[3443000 ns] [MONITOR] start asserted
[3448000 ns] [MONITOR] start asserted
[3448000 ns] [MONITOR] Input handshake: data=0x00f4 (pixel #114)
[3453000 ns] [MONITOR] start asserted
[3458000 ns] [MONITOR] start asserted
[3463000 ns] [MONITOR] start asserted
[3468000 ns] [MONITOR] start asserted
[3473000 ns] [MONITOR] start asserted
[3478000 ns] [MONITOR] start asserted
[3478000 ns] [MONITOR] Input handshake: data=0xffe1 (pixel #115)
[3483000 ns] [MONITOR] start asserted
[3488000 ns] [MONITOR] start asserted
[3493000 ns] [MONITOR] start asserted
[3498000 ns] [MONITOR] start asserted
[3503000 ns] [MONITOR] start asserted
[3508000 ns] [MONITOR] start asserted
[3508000 ns] [MONITOR] Input handshake: data=0xfecf (pixel #116)
[3513000 ns] [MONITOR] start asserted
[3518000 ns] [MONITOR] start asserted
[3523000 ns] [MONITOR] start asserted
[3528000 ns] [MONITOR] start asserted
[3533000 ns] [MONITOR] start asserted
[3538000 ns] [MONITOR] start asserted
[3538000 ns] [MONITOR] Input handshake: data=0x00be (pixel #117)
[3543000 ns] [MONITOR] start asserted
[3548000 ns] [MONITOR] start asserted
[3553000 ns] [MONITOR] start asserted
[3558000 ns] [MONITOR] start asserted
[3563000 ns] [MONITOR] start asserted
[3568000 ns] [MONITOR] start asserted
[3568000 ns] [MONITOR] Input handshake: data=0xffc9 (pixel #118)
[3573000 ns] [MONITOR] start asserted
[3578000 ns] [MONITOR] start asserted
[3583000 ns] [MONITOR] start asserted
[3588000 ns] [MONITOR] start asserted
[3593000 ns] [MONITOR] start asserted
[3598000 ns] [MONITOR] start asserted
[3598000 ns] [MONITOR] Input handshake: data=0xfe84 (pixel #119)
[3603000 ns] [MONITOR] start asserted
[3608000 ns] [MONITOR] start asserted
[3613000 ns] [MONITOR] start asserted
[3618000 ns] [MONITOR] start asserted
[3623000 ns] [MONITOR] start asserted
[3628000 ns] [MONITOR] start asserted
[3628000 ns] [MONITOR] Input handshake: data=0xff22 (pixel #120)
[3633000 ns] [MONITOR] start asserted
[3638000 ns] [MONITOR] start asserted
[3643000 ns] [MONITOR] start asserted
[3648000 ns] [MONITOR] start asserted
[3653000 ns] [MONITOR] start asserted
[3658000 ns] [MONITOR] start asserted
[3658000 ns] [MONITOR] Input handshake: data=0x0191 (pixel #121)
[3663000 ns] [MONITOR] start asserted
[3668000 ns] [MONITOR] start asserted
[3673000 ns] [MONITOR] start asserted
[3678000 ns] [MONITOR] start asserted
[3683000 ns] [MONITOR] start asserted
[3688000 ns] [MONITOR] start asserted
[3688000 ns] [MONITOR] Input handshake: data=0x015b (pixel #122)
[3693000 ns] [MONITOR] start asserted
[3698000 ns] [MONITOR] start asserted
[3703000 ns] [MONITOR] start asserted
[3708000 ns] [MONITOR] start asserted
[3713000 ns] [MONITOR] start asserted
[3718000 ns] [MONITOR] start asserted
[3718000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #123)
[3723000 ns] [MONITOR] start asserted
[3728000 ns] [MONITOR] start asserted
[3733000 ns] [MONITOR] start asserted
[3738000 ns] [MONITOR] start asserted
[3743000 ns] [MONITOR] start asserted
[3748000 ns] [MONITOR] start asserted
[3748000 ns] [MONITOR] Input handshake: data=0x000c (pixel #124)
[3753000 ns] [MONITOR] start asserted
[3758000 ns] [MONITOR] start asserted
[3763000 ns] [MONITOR] start asserted
[3768000 ns] [MONITOR] start asserted
[3773000 ns] [MONITOR] start asserted
[3778000 ns] [MONITOR] start asserted
[3778000 ns] [MONITOR] Input handshake: data=0xfe1e (pixel #125)
[3783000 ns] [MONITOR] start asserted
[3788000 ns] [MONITOR] start asserted
[3793000 ns] [MONITOR] start asserted
[3798000 ns] [MONITOR] start asserted
[3803000 ns] [MONITOR] start asserted
[3808000 ns] [MONITOR] start asserted
[3808000 ns] [MONITOR] Input handshake: data=0xfef6 (pixel #126)
[3813000 ns] [MONITOR] start asserted
[3818000 ns] [MONITOR] start asserted
[3823000 ns] [MONITOR] start asserted
[3828000 ns] [MONITOR] start asserted
[3833000 ns] [MONITOR] start asserted
[3838000 ns] [MONITOR] start asserted
[3838000 ns] [MONITOR] Input handshake: data=0x0153 (pixel #127)
[3843000 ns] [MONITOR] start asserted
[3848000 ns] [MONITOR] start asserted
[3853000 ns] [MONITOR] start asserted
[3858000 ns] [MONITOR] start asserted
[3863000 ns] [MONITOR] start asserted
[3868000 ns] [MONITOR] start asserted
[3868000 ns] [MONITOR] Input handshake: data=0xff0c (pixel #128)
[3873000 ns] [MONITOR] start asserted
[3878000 ns] [MONITOR] start asserted
[3883000 ns] [MONITOR] start asserted
[3888000 ns] [MONITOR] start asserted
[3893000 ns] [MONITOR] start asserted
[3898000 ns] [MONITOR] start asserted
[3898000 ns] [MONITOR] Input handshake: data=0x015a (pixel #129)
[3903000 ns] [MONITOR] start asserted
[3908000 ns] [MONITOR] start asserted
[3913000 ns] [MONITOR] start asserted
[3918000 ns] [MONITOR] start asserted
[3923000 ns] [MONITOR] start asserted
[3928000 ns] [MONITOR] start asserted
[3928000 ns] [MONITOR] Input handshake: data=0x01a3 (pixel #130)
[3933000 ns] [MONITOR] start asserted
[3938000 ns] [MONITOR] start asserted
[3943000 ns] [MONITOR] start asserted
[3948000 ns] [MONITOR] start asserted
[3953000 ns] [MONITOR] start asserted
[3958000 ns] [MONITOR] start asserted
[3958000 ns] [MONITOR] Input handshake: data=0xfe1b (pixel #131)
[3963000 ns] [MONITOR] start asserted
[3968000 ns] [MONITOR] start asserted
[3973000 ns] [MONITOR] start asserted
[3978000 ns] [MONITOR] start asserted
[3983000 ns] [MONITOR] start asserted
[3988000 ns] [MONITOR] start asserted
[3988000 ns] [MONITOR] Input handshake: data=0xff18 (pixel #132)
[3993000 ns] [MONITOR] start asserted
[3998000 ns] [MONITOR] start asserted
[4003000 ns] [MONITOR] start asserted
[4008000 ns] [MONITOR] start asserted
[4013000 ns] [MONITOR] start asserted
[4018000 ns] [MONITOR] start asserted
[4018000 ns] [MONITOR] Input handshake: data=0xfde4 (pixel #133)
[4023000 ns] [MONITOR] start asserted
[4028000 ns] [MONITOR] start asserted
[4033000 ns] [MONITOR] start asserted
[4038000 ns] [MONITOR] start asserted
[4043000 ns] [MONITOR] start asserted
[4048000 ns] [MONITOR] start asserted
[4048000 ns] [MONITOR] Input handshake: data=0xfe27 (pixel #134)
[4053000 ns] [MONITOR] start asserted
[4058000 ns] [MONITOR] start asserted
[4063000 ns] [MONITOR] start asserted
[4068000 ns] [MONITOR] start asserted
[4073000 ns] [MONITOR] start asserted
[4078000 ns] [MONITOR] start asserted
[4078000 ns] [MONITOR] Input handshake: data=0x007c (pixel #135)
[4083000 ns] [MONITOR] start asserted
[4088000 ns] [MONITOR] start asserted
[4093000 ns] [MONITOR] start asserted
[4098000 ns] [MONITOR] start asserted
[4103000 ns] [MONITOR] start asserted
[4108000 ns] [MONITOR] start asserted
[4108000 ns] [MONITOR] Input handshake: data=0x0275 (pixel #136)
[4113000 ns] [MONITOR] start asserted
[4118000 ns] [MONITOR] start asserted
[4123000 ns] [MONITOR] start asserted
[4128000 ns] [MONITOR] start asserted
[4133000 ns] [MONITOR] start asserted
[4138000 ns] [MONITOR] start asserted
[4138000 ns] [MONITOR] Input handshake: data=0x02e2 (pixel #137)
[4143000 ns] [MONITOR] start asserted
[4148000 ns] [MONITOR] start asserted
[4153000 ns] [MONITOR] start asserted
[4158000 ns] [MONITOR] start asserted
[4163000 ns] [MONITOR] start asserted
[4168000 ns] [MONITOR] start asserted
[4168000 ns] [MONITOR] Input handshake: data=0x017f (pixel #138)
[4173000 ns] [MONITOR] start asserted
[4178000 ns] [MONITOR] start asserted
[4183000 ns] [MONITOR] start asserted
[4188000 ns] [MONITOR] start asserted
[4193000 ns] [MONITOR] start asserted
[4198000 ns] [MONITOR] start asserted
[4198000 ns] [MONITOR] Input handshake: data=0xff5c (pixel #139)
[4203000 ns] [MONITOR] start asserted
[4208000 ns] [MONITOR] start asserted
[4213000 ns] [MONITOR] start asserted
[4218000 ns] [MONITOR] start asserted
[4223000 ns] [MONITOR] start asserted
[4228000 ns] [MONITOR] start asserted
[4228000 ns] [MONITOR] Input handshake: data=0x0101 (pixel #140)
[4233000 ns] [MONITOR] start asserted
[4238000 ns] [MONITOR] start asserted
[4243000 ns] [MONITOR] start asserted
[4248000 ns] [MONITOR] start asserted
[4253000 ns] [MONITOR] start asserted
[4258000 ns] [MONITOR] start asserted
[4258000 ns] [MONITOR] Input handshake: data=0x00b6 (pixel #141)
[4263000 ns] [MONITOR] start asserted
[4268000 ns] [MONITOR] start asserted
[4273000 ns] [MONITOR] start asserted
[4278000 ns] [MONITOR] start asserted
[4283000 ns] [MONITOR] start asserted
[4288000 ns] [MONITOR] start asserted
[4288000 ns] [MONITOR] Input handshake: data=0xfc68 (pixel #142)
[4293000 ns] [MONITOR] start asserted
[4298000 ns] [MONITOR] start asserted
[4303000 ns] [MONITOR] start asserted
[4308000 ns] [MONITOR] start asserted
[4313000 ns] [MONITOR] start asserted
[4318000 ns] [MONITOR] start asserted
[4318000 ns] [MONITOR] Input handshake: data=0xfe9d (pixel #143)
[4323000 ns] [MONITOR] start asserted
[4328000 ns] [MONITOR] start asserted
[4333000 ns] [MONITOR] start asserted
[4338000 ns] [MONITOR] start asserted
[4343000 ns] [MONITOR] start asserted
[4348000 ns] [MONITOR] start asserted
[4348000 ns] [MONITOR] Input handshake: data=0x01ad (pixel #144)
[4353000 ns] [MONITOR] start asserted
[4358000 ns] [MONITOR] start asserted
[4363000 ns] [MONITOR] start asserted
[4368000 ns] [MONITOR] start asserted
[4373000 ns] [MONITOR] start asserted
[4378000 ns] [MONITOR] start asserted
[4378000 ns] [MONITOR] Input handshake: data=0x0092 (pixel #145)
[4383000 ns] [MONITOR] start asserted
[4388000 ns] [MONITOR] start asserted
[4393000 ns] [MONITOR] start asserted
[4398000 ns] [MONITOR] start asserted
[4403000 ns] [MONITOR] start asserted
[4408000 ns] [MONITOR] start asserted
[4408000 ns] [MONITOR] Input handshake: data=0x0018 (pixel #146)
[4413000 ns] [MONITOR] start asserted
[4418000 ns] [MONITOR] start asserted
[4423000 ns] [MONITOR] start asserted
[4428000 ns] [MONITOR] start asserted
[4433000 ns] [MONITOR] start asserted
[4438000 ns] [MONITOR] start asserted
[4438000 ns] [MONITOR] Input handshake: data=0xff38 (pixel #147)
[4443000 ns] [MONITOR] start asserted
[4448000 ns] [MONITOR] start asserted
[4453000 ns] [MONITOR] start asserted
[4458000 ns] [MONITOR] start asserted
[4463000 ns] [MONITOR] start asserted
[4468000 ns] [MONITOR] start asserted
[4468000 ns] [MONITOR] Input handshake: data=0xfecd (pixel #148)
[4473000 ns] [MONITOR] start asserted
[4478000 ns] [MONITOR] start asserted
[4483000 ns] [MONITOR] start asserted
[4488000 ns] [MONITOR] start asserted
[4493000 ns] [MONITOR] start asserted
[4498000 ns] [MONITOR] start asserted
[4498000 ns] [MONITOR] Input handshake: data=0xfe52 (pixel #149)
[4503000 ns] [MONITOR] start asserted
[4508000 ns] [MONITOR] start asserted
[4513000 ns] [MONITOR] start asserted
[4518000 ns] [MONITOR] start asserted
[4523000 ns] [MONITOR] start asserted
[4528000 ns] [MONITOR] start asserted
[4528000 ns] [MONITOR] Input handshake: data=0x0111 (pixel #150)
[4533000 ns] [MONITOR] start asserted
[4538000 ns] [MONITOR] start asserted
[4543000 ns] [MONITOR] start asserted
[4548000 ns] [MONITOR] start asserted
[4553000 ns] [MONITOR] start asserted
[4558000 ns] [MONITOR] start asserted
[4558000 ns] [MONITOR] Input handshake: data=0x019f (pixel #151)
[4563000 ns] [MONITOR] start asserted
[4568000 ns] [MONITOR] start asserted
[4573000 ns] [MONITOR] start asserted
[4578000 ns] [MONITOR] start asserted
[4583000 ns] [MONITOR] start asserted
[4588000 ns] [MONITOR] start asserted
[4588000 ns] [MONITOR] Input handshake: data=0xff76 (pixel #152)
[4593000 ns] [MONITOR] start asserted
[4598000 ns] [MONITOR] start asserted
[4603000 ns] [MONITOR] start asserted
[4608000 ns] [MONITOR] start asserted
[4613000 ns] [MONITOR] start asserted
[4618000 ns] [MONITOR] start asserted
[4618000 ns] [MONITOR] Input handshake: data=0xffa9 (pixel #153)
[4623000 ns] [MONITOR] start asserted
[4628000 ns] [MONITOR] start asserted
[4633000 ns] [MONITOR] start asserted
[4638000 ns] [MONITOR] start asserted
[4643000 ns] [MONITOR] start asserted
[4648000 ns] [MONITOR] start asserted
[4648000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #154)
[4653000 ns] [MONITOR] start asserted
[4658000 ns] [MONITOR] start asserted
[4663000 ns] [MONITOR] start asserted
[4668000 ns] [MONITOR] start asserted
[4673000 ns] [MONITOR] start asserted
[4678000 ns] [MONITOR] start asserted
[4678000 ns] [MONITOR] Input handshake: data=0xff9d (pixel #155)
[4683000 ns] [MONITOR] start asserted
[4688000 ns] [MONITOR] start asserted
[4693000 ns] [MONITOR] start asserted
[4698000 ns] [MONITOR] start asserted
[4703000 ns] [MONITOR] start asserted
[4708000 ns] [MONITOR] start asserted
[4708000 ns] [MONITOR] Input handshake: data=0xffe3 (pixel #156)
[4713000 ns] [MONITOR] start asserted
[4718000 ns] [MONITOR] start asserted
[4723000 ns] [MONITOR] start asserted
[4728000 ns] [MONITOR] start asserted
[4733000 ns] [MONITOR] start asserted
[4738000 ns] [MONITOR] start asserted
[4738000 ns] [MONITOR] Input handshake: data=0xffda (pixel #157)
[4743000 ns] [MONITOR] start asserted
[4748000 ns] [MONITOR] start asserted
[4753000 ns] [MONITOR] start asserted
[4758000 ns] [MONITOR] start asserted
[4763000 ns] [MONITOR] start asserted
[4768000 ns] [MONITOR] start asserted
[4768000 ns] [MONITOR] Input handshake: data=0xfe95 (pixel #158)
[4773000 ns] [MONITOR] start asserted
[4778000 ns] [MONITOR] start asserted
[4783000 ns] [MONITOR] start asserted
[4788000 ns] [MONITOR] start asserted
[4793000 ns] [MONITOR] start asserted
[4798000 ns] [MONITOR] start asserted
[4798000 ns] [MONITOR] Input handshake: data=0x0052 (pixel #159)
[4803000 ns] [MONITOR] start asserted
[4808000 ns] [MONITOR] start asserted
[4813000 ns] [MONITOR] start asserted
[4818000 ns] [MONITOR] start asserted
[4823000 ns] [MONITOR] start asserted
[4828000 ns] [MONITOR] start asserted
[4828000 ns] [MONITOR] Input handshake: data=0x01a0 (pixel #160)
[4833000 ns] [MONITOR] start asserted
[4838000 ns] [MONITOR] start asserted
[4843000 ns] [MONITOR] start asserted
[4848000 ns] [MONITOR] start asserted
[4853000 ns] [MONITOR] start asserted
[4858000 ns] [MONITOR] start asserted
[4858000 ns] [MONITOR] Input handshake: data=0x011a (pixel #161)
[4863000 ns] [MONITOR] start asserted
[4868000 ns] [MONITOR] start asserted
[4873000 ns] [MONITOR] start asserted
[4878000 ns] [MONITOR] start asserted
[4883000 ns] [MONITOR] start asserted
[4888000 ns] [MONITOR] start asserted
[4888000 ns] [MONITOR] Input handshake: data=0x004d (pixel #162)
[4893000 ns] [MONITOR] start asserted
[4898000 ns] [MONITOR] start asserted
[4903000 ns] [MONITOR] start asserted
[4908000 ns] [MONITOR] start asserted
[4913000 ns] [MONITOR] start asserted
[4918000 ns] [MONITOR] start asserted
[4918000 ns] [MONITOR] Input handshake: data=0xffea (pixel #163)
[4923000 ns] [MONITOR] start asserted
[4928000 ns] [MONITOR] start asserted
[4933000 ns] [MONITOR] start asserted
[4938000 ns] [MONITOR] start asserted
[4943000 ns] [MONITOR] start asserted
[4948000 ns] [MONITOR] start asserted
[4948000 ns] [MONITOR] Input handshake: data=0xff81 (pixel #164)
[4953000 ns] [MONITOR] start asserted
[4958000 ns] [MONITOR] start asserted
[4963000 ns] [MONITOR] start asserted
[4968000 ns] [MONITOR] start asserted
[4973000 ns] [MONITOR] start asserted
[4978000 ns] [MONITOR] start asserted
[4978000 ns] [MONITOR] Input handshake: data=0xffff (pixel #165)
[4983000 ns] [MONITOR] start asserted
[4988000 ns] [MONITOR] start asserted
[4993000 ns] [MONITOR] start asserted
[4998000 ns] [MONITOR] start asserted
[5003000 ns] [MONITOR] start asserted
[5008000 ns] [MONITOR] start asserted
[5008000 ns] [MONITOR] Input handshake: data=0x005a (pixel #166)
[5013000 ns] [MONITOR] start asserted
[5018000 ns] [MONITOR] start asserted
[5023000 ns] [MONITOR] start asserted
[5028000 ns] [MONITOR] start asserted
[5033000 ns] [MONITOR] start asserted
[5038000 ns] [MONITOR] start asserted
[5038000 ns] [MONITOR] Input handshake: data=0xfe87 (pixel #167)
[5043000 ns] [MONITOR] start asserted
[5048000 ns] [MONITOR] start asserted
[5053000 ns] [MONITOR] start asserted
[5058000 ns] [MONITOR] start asserted
[5063000 ns] [MONITOR] start asserted
[5068000 ns] [MONITOR] start asserted
[5068000 ns] [MONITOR] Input handshake: data=0xff65 (pixel #168)
[5073000 ns] [MONITOR] start asserted
[5078000 ns] [MONITOR] start asserted
[5083000 ns] [MONITOR] start asserted
[5088000 ns] [MONITOR] start asserted
[5093000 ns] [MONITOR] start asserted
[5098000 ns] [MONITOR] start asserted
[5098000 ns] [MONITOR] Input handshake: data=0x01af (pixel #169)
[5103000 ns] [MONITOR] start asserted
[5108000 ns] [MONITOR] start asserted
[5113000 ns] [MONITOR] start asserted
[5118000 ns] [MONITOR] start asserted
[5123000 ns] [MONITOR] start asserted
[5128000 ns] [MONITOR] start asserted
[5128000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #170)
[5133000 ns] [MONITOR] start asserted
[5138000 ns] [MONITOR] start asserted
[5143000 ns] [MONITOR] start asserted
[5148000 ns] [MONITOR] start asserted
[5153000 ns] [MONITOR] start asserted
[5158000 ns] [MONITOR] start asserted
[5158000 ns] [MONITOR] Input handshake: data=0xff93 (pixel #171)
[5163000 ns] [MONITOR] start asserted
[5168000 ns] [MONITOR] start asserted
[5173000 ns] [MONITOR] start asserted
[5178000 ns] [MONITOR] start asserted
[5183000 ns] [MONITOR] start asserted
[5188000 ns] [MONITOR] start asserted
[5188000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #172)
[5193000 ns] [MONITOR] start asserted
[5198000 ns] [MONITOR] start asserted
[5203000 ns] [MONITOR] start asserted
[5208000 ns] [MONITOR] start asserted
[5213000 ns] [MONITOR] start asserted
[5218000 ns] [MONITOR] start asserted
[5218000 ns] [MONITOR] Input handshake: data=0xfe0e (pixel #173)
[5223000 ns] [MONITOR] start asserted
[5228000 ns] [MONITOR] start asserted
[5233000 ns] [MONITOR] start asserted
[5238000 ns] [MONITOR] start asserted
[5243000 ns] [MONITOR] start asserted
[5248000 ns] [MONITOR] start asserted
[5248000 ns] [MONITOR] Input handshake: data=0xfee6 (pixel #174)
[5253000 ns] [MONITOR] start asserted
[5258000 ns] [MONITOR] start asserted
[5263000 ns] [MONITOR] start asserted
[5268000 ns] [MONITOR] start asserted
[5273000 ns] [MONITOR] start asserted
[5278000 ns] [MONITOR] start asserted
[5278000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #175)
[5283000 ns] [MONITOR] start asserted
[5288000 ns] [MONITOR] start asserted
[5293000 ns] [MONITOR] start asserted
[5298000 ns] [MONITOR] start asserted
[5303000 ns] [MONITOR] start asserted
[5308000 ns] [MONITOR] start asserted
[5308000 ns] [MONITOR] Input handshake: data=0x0134 (pixel #176)
[5313000 ns] [MONITOR] start asserted
[5318000 ns] [MONITOR] start asserted
[5323000 ns] [MONITOR] start asserted
[5328000 ns] [MONITOR] start asserted
[5333000 ns] [MONITOR] start asserted
[5338000 ns] [MONITOR] start asserted
[5338000 ns] [MONITOR] Input handshake: data=0x01cb (pixel #177)
[5343000 ns] [MONITOR] start asserted
[5348000 ns] [MONITOR] start asserted
[5353000 ns] [MONITOR] start asserted
[5358000 ns] [MONITOR] start asserted
[5363000 ns] [MONITOR] start asserted
[5368000 ns] [MONITOR] start asserted
[5368000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #178)
[5373000 ns] [MONITOR] start asserted
[5378000 ns] [MONITOR] start asserted
[5383000 ns] [MONITOR] start asserted
[5388000 ns] [MONITOR] start asserted
[5393000 ns] [MONITOR] start asserted
[5398000 ns] [MONITOR] start asserted
[5398000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #179)
[5403000 ns] [MONITOR] start asserted
[5408000 ns] [MONITOR] start asserted
[5413000 ns] [MONITOR] start asserted
[5418000 ns] [MONITOR] start asserted
[5423000 ns] [MONITOR] start asserted
[5428000 ns] [MONITOR] start asserted
[5428000 ns] [MONITOR] Input handshake: data=0xfff4 (pixel #180)
[5433000 ns] [MONITOR] start asserted
[5438000 ns] [MONITOR] start asserted
[5443000 ns] [MONITOR] start asserted
[5448000 ns] [MONITOR] start asserted
[5453000 ns] [MONITOR] start asserted
[5458000 ns] [MONITOR] start asserted
[5458000 ns] [MONITOR] Input handshake: data=0x0083 (pixel #181)
[5463000 ns] [MONITOR] start asserted
[5468000 ns] [MONITOR] start asserted
[5473000 ns] [MONITOR] start asserted
[5478000 ns] [MONITOR] start asserted
[5483000 ns] [MONITOR] start asserted
[5488000 ns] [MONITOR] start asserted
[5488000 ns] [MONITOR] Input handshake: data=0x001c (pixel #182)
[5493000 ns] [MONITOR] start asserted
[5498000 ns] [MONITOR] start asserted
[5503000 ns] [MONITOR] start asserted
[5508000 ns] [MONITOR] start asserted
[5513000 ns] [MONITOR] start asserted
[5518000 ns] [MONITOR] start asserted
[5518000 ns] [MONITOR] Input handshake: data=0x0075 (pixel #183)
[5523000 ns] [MONITOR] start asserted
[5528000 ns] [MONITOR] start asserted
[5533000 ns] [MONITOR] start asserted
[5538000 ns] [MONITOR] start asserted
[5543000 ns] [MONITOR] start asserted
[5548000 ns] [MONITOR] start asserted
[5548000 ns] [MONITOR] Input handshake: data=0x0087 (pixel #184)
[5553000 ns] [MONITOR] start asserted
[5558000 ns] [MONITOR] start asserted
[5563000 ns] [MONITOR] start asserted
[5568000 ns] [MONITOR] start asserted
[5573000 ns] [MONITOR] start asserted
[5578000 ns] [MONITOR] start asserted
[5578000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #185)
[5583000 ns] [MONITOR] start asserted
[5588000 ns] [MONITOR] start asserted
[5593000 ns] [MONITOR] start asserted
[5598000 ns] [MONITOR] start asserted
[5603000 ns] [MONITOR] start asserted
[5608000 ns] [MONITOR] start asserted
[5608000 ns] [MONITOR] Input handshake: data=0xffde (pixel #186)
[5613000 ns] [MONITOR] start asserted
[5618000 ns] [MONITOR] start asserted
[5623000 ns] [MONITOR] start asserted
[5628000 ns] [MONITOR] start asserted
[5633000 ns] [MONITOR] start asserted
[5638000 ns] [MONITOR] start asserted
[5638000 ns] [MONITOR] Input handshake: data=0xfd0d (pixel #187)
[5643000 ns] [MONITOR] start asserted
[5648000 ns] [MONITOR] start asserted
[5653000 ns] [MONITOR] start asserted
[5658000 ns] [MONITOR] start asserted
[5663000 ns] [MONITOR] start asserted
[5668000 ns] [MONITOR] start asserted
[5668000 ns] [MONITOR] Input handshake: data=0xfe26 (pixel #188)
[5673000 ns] [MONITOR] start asserted
[5678000 ns] [MONITOR] start asserted
[5683000 ns] [MONITOR] start asserted
[5688000 ns] [MONITOR] start asserted
[5693000 ns] [MONITOR] start asserted
[5698000 ns] [MONITOR] start asserted
[5698000 ns] [MONITOR] Input handshake: data=0xff36 (pixel #189)
[5703000 ns] [MONITOR] start asserted
[5708000 ns] [MONITOR] start asserted
[5713000 ns] [MONITOR] start asserted
[5718000 ns] [MONITOR] start asserted
[5723000 ns] [MONITOR] start asserted
[5728000 ns] [MONITOR] start asserted
[5728000 ns] [MONITOR] Input handshake: data=0xff00 (pixel #190)
[5733000 ns] [MONITOR] start asserted
[5738000 ns] [MONITOR] start asserted
[5743000 ns] [MONITOR] start asserted
[5748000 ns] [MONITOR] start asserted
[5753000 ns] [MONITOR] start asserted
[5758000 ns] [MONITOR] start asserted
[5758000 ns] [MONITOR] Input handshake: data=0x01a2 (pixel #191)
[5763000 ns] [MONITOR] start asserted
[5768000 ns] [MONITOR] start asserted
[5773000 ns] [MONITOR] start asserted
[5778000 ns] [MONITOR] start asserted
[5783000 ns] [MONITOR] start asserted
[5788000 ns] [MONITOR] start asserted
[5788000 ns] [MONITOR] Input handshake: data=0x02d4 (pixel #192)
[5793000 ns] [MONITOR] start asserted
[5798000 ns] [MONITOR] start asserted
[5803000 ns] [MONITOR] start asserted
[5808000 ns] [MONITOR] start asserted
[5813000 ns] [MONITOR] start asserted
[5818000 ns] [MONITOR] start asserted
[5818000 ns] [MONITOR] Input handshake: data=0xff92 (pixel #193)
[5823000 ns] [MONITOR] start asserted
[5828000 ns] [MONITOR] start asserted
[5833000 ns] [MONITOR] start asserted
[5838000 ns] [MONITOR] start asserted
[5843000 ns] [MONITOR] start asserted
[5848000 ns] [MONITOR] start asserted
[5848000 ns] [MONITOR] Input handshake: data=0x00c7 (pixel #194)
[5853000 ns] [MONITOR] start asserted
[5858000 ns] [MONITOR] start asserted
[5863000 ns] [MONITOR] start asserted
[5868000 ns] [MONITOR] start asserted
[5873000 ns] [MONITOR] start asserted
[5878000 ns] [MONITOR] start asserted
[5878000 ns] [MONITOR] Input handshake: data=0x0181 (pixel #195)
[5883000 ns] [MONITOR] start asserted
[5888000 ns] [MONITOR] start asserted
[5893000 ns] [MONITOR] start asserted
[5898000 ns] [MONITOR] start asserted
[5903000 ns] [MONITOR] start asserted
[5908000 ns] [MONITOR] start asserted
[5908000 ns] [MONITOR] Input handshake: data=0xfd3e (pixel #196)
[5913000 ns] [MONITOR] start asserted
[5918000 ns] [MONITOR] start asserted
[5923000 ns] [MONITOR] start asserted
[5928000 ns] [MONITOR] start asserted
[5933000 ns] [MONITOR] start asserted
[5938000 ns] [MONITOR] start asserted
[5938000 ns] [MONITOR] Input handshake: data=0xfdda (pixel #197)
[5943000 ns] [MONITOR] start asserted
[5948000 ns] [MONITOR] start asserted
[5953000 ns] [MONITOR] start asserted
[5958000 ns] [MONITOR] start asserted
[5963000 ns] [MONITOR] start asserted
[5968000 ns] [MONITOR] start asserted
[5968000 ns] [MONITOR] Input handshake: data=0x015e (pixel #198)
[5973000 ns] [MONITOR] start asserted
[5978000 ns] [MONITOR] start asserted
[5983000 ns] [MONITOR] start asserted
[5988000 ns] [MONITOR] start asserted
[5993000 ns] [MONITOR] start asserted
[5998000 ns] [MONITOR] start asserted
[5998000 ns] [MONITOR] Input handshake: data=0x0161 (pixel #199)
[6003000 ns] [MONITOR] start asserted
[6008000 ns] [MONITOR] start asserted
[6013000 ns] [MONITOR] start asserted
[6018000 ns] [MONITOR] start asserted
[6023000 ns] [MONITOR] start asserted
[6028000 ns] [MONITOR] start asserted
[6028000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #200)
[6033000 ns] [MONITOR] start asserted
[6038000 ns] [MONITOR] start asserted
[6043000 ns] [MONITOR] start asserted
[6048000 ns] [MONITOR] start asserted
[6053000 ns] [MONITOR] start asserted
[6058000 ns] [MONITOR] start asserted
[6058000 ns] [MONITOR] Input handshake: data=0x013f (pixel #201)
[6063000 ns] [MONITOR] start asserted
[6068000 ns] [MONITOR] start asserted
[6073000 ns] [MONITOR] start asserted
[6078000 ns] [MONITOR] start asserted
[6083000 ns] [MONITOR] start asserted
[6088000 ns] [MONITOR] start asserted
[6088000 ns] [MONITOR] Input handshake: data=0xff0f (pixel #202)
[6093000 ns] [MONITOR] start asserted
[6098000 ns] [MONITOR] start asserted
[6103000 ns] [MONITOR] start asserted
[6108000 ns] [MONITOR] start asserted
[6113000 ns] [MONITOR] start asserted
[6118000 ns] [MONITOR] start asserted
[6118000 ns] [MONITOR] Input handshake: data=0xffaf (pixel #203)
[6123000 ns] [MONITOR] start asserted
[6128000 ns] [MONITOR] start asserted
[6133000 ns] [MONITOR] start asserted
[6138000 ns] [MONITOR] start asserted
[6143000 ns] [MONITOR] start asserted
[6148000 ns] [MONITOR] start asserted
[6148000 ns] [MONITOR] Input handshake: data=0x017d (pixel #204)
[6153000 ns] [MONITOR] start asserted
[6158000 ns] [MONITOR] start asserted
[6163000 ns] [MONITOR] start asserted
[6168000 ns] [MONITOR] start asserted
[6173000 ns] [MONITOR] start asserted
[6178000 ns] [MONITOR] start asserted
[6178000 ns] [MONITOR] Input handshake: data=0xfe00 (pixel #205)
[6183000 ns] [MONITOR] start asserted
[6188000 ns] [MONITOR] start asserted
[6193000 ns] [MONITOR] start asserted
[6198000 ns] [MONITOR] start asserted
[6203000 ns] [MONITOR] start asserted
[6208000 ns] [MONITOR] start asserted
[6208000 ns] [MONITOR] Input handshake: data=0x0001 (pixel #206)
[6213000 ns] [MONITOR] start asserted
[6218000 ns] [MONITOR] start asserted
[6223000 ns] [MONITOR] start asserted
[6228000 ns] [MONITOR] start asserted
[6233000 ns] [MONITOR] start asserted
[6238000 ns] [MONITOR] start asserted
[6238000 ns] [MONITOR] Input handshake: data=0xffed (pixel #207)
[6243000 ns] [MONITOR] start asserted
[6248000 ns] [MONITOR] start asserted
[6253000 ns] [MONITOR] start asserted
[6258000 ns] [MONITOR] start asserted
[6263000 ns] [MONITOR] start asserted
[6268000 ns] [MONITOR] start asserted
[6268000 ns] [MONITOR] Input handshake: data=0xfe8f (pixel #208)
[6273000 ns] [MONITOR] start asserted
[6278000 ns] [MONITOR] start asserted
[6283000 ns] [MONITOR] start asserted
[6288000 ns] [MONITOR] start asserted
[6293000 ns] [MONITOR] start asserted
[6298000 ns] [MONITOR] start asserted
[6298000 ns] [MONITOR] Input handshake: data=0x0208 (pixel #209)
[6303000 ns] [MONITOR] start asserted
[6308000 ns] [MONITOR] start asserted
[6313000 ns] [MONITOR] start asserted
[6318000 ns] [MONITOR] start asserted
[6323000 ns] [MONITOR] start asserted
[6328000 ns] [MONITOR] start asserted
[6328000 ns] [MONITOR] Input handshake: data=0x00ed (pixel #210)
[6333000 ns] [MONITOR] start asserted
[6338000 ns] [MONITOR] start asserted
[6343000 ns] [MONITOR] start asserted
[6348000 ns] [MONITOR] start asserted
[6353000 ns] [MONITOR] start asserted
[6358000 ns] [MONITOR] start asserted
[6358000 ns] [MONITOR] Input handshake: data=0xfeac (pixel #211)
[6363000 ns] [MONITOR] start asserted
[6368000 ns] [MONITOR] start asserted
[6373000 ns] [MONITOR] start asserted
[6378000 ns] [MONITOR] start asserted
[6383000 ns] [MONITOR] start asserted
[6388000 ns] [MONITOR] start asserted
[6388000 ns] [MONITOR] Input handshake: data=0xfe3a (pixel #212)
[6393000 ns] [MONITOR] start asserted
[6398000 ns] [MONITOR] start asserted
[6403000 ns] [MONITOR] start asserted
[6408000 ns] [MONITOR] start asserted
[6413000 ns] [MONITOR] start asserted
[6418000 ns] [MONITOR] start asserted
[6418000 ns] [MONITOR] Input handshake: data=0xfe37 (pixel #213)
[6423000 ns] [MONITOR] start asserted
[6428000 ns] [MONITOR] start asserted
[6433000 ns] [MONITOR] start asserted
[6438000 ns] [MONITOR] start asserted
[6443000 ns] [MONITOR] start asserted
[6448000 ns] [MONITOR] start asserted
[6448000 ns] [MONITOR] Input handshake: data=0x0179 (pixel #214)
[6453000 ns] [MONITOR] start asserted
[6458000 ns] [MONITOR] start asserted
[6463000 ns] [MONITOR] start asserted
[6468000 ns] [MONITOR] start asserted
[6473000 ns] [MONITOR] start asserted
[6478000 ns] [MONITOR] start asserted
[6478000 ns] [MONITOR] Input handshake: data=0x01e9 (pixel #215)
[6483000 ns] [MONITOR] start asserted
[6488000 ns] [MONITOR] start asserted
[6493000 ns] [MONITOR] start asserted
[6498000 ns] [MONITOR] start asserted
[6503000 ns] [MONITOR] start asserted
[6508000 ns] [MONITOR] start asserted
[6508000 ns] [MONITOR] Input handshake: data=0x008b (pixel #216)
[6513000 ns] [MONITOR] start asserted
[6518000 ns] [MONITOR] start asserted
[6523000 ns] [MONITOR] start asserted
[6528000 ns] [MONITOR] start asserted
[6533000 ns] [MONITOR] start asserted
[6538000 ns] [MONITOR] start asserted
[6538000 ns] [MONITOR] Input handshake: data=0x00e3 (pixel #217)
[6543000 ns] [MONITOR] start asserted
[6548000 ns] [MONITOR] start asserted
[6553000 ns] [MONITOR] start asserted
[6558000 ns] [MONITOR] start asserted
[6563000 ns] [MONITOR] start asserted
[6568000 ns] [MONITOR] start asserted
[6568000 ns] [MONITOR] Input handshake: data=0x00fe (pixel #218)
[6573000 ns] [MONITOR] start asserted
[6578000 ns] [MONITOR] start asserted
[6583000 ns] [MONITOR] start asserted
[6588000 ns] [MONITOR] start asserted
[6593000 ns] [MONITOR] start asserted
[6598000 ns] [MONITOR] start asserted
[6598000 ns] [MONITOR] Input handshake: data=0x00f6 (pixel #219)
[6603000 ns] [MONITOR] start asserted
[6608000 ns] [MONITOR] start asserted
[6613000 ns] [MONITOR] start asserted
[6618000 ns] [MONITOR] start asserted
[6623000 ns] [MONITOR] start asserted
[6628000 ns] [MONITOR] start asserted
[6628000 ns] [MONITOR] Input handshake: data=0xfe41 (pixel #220)
[6633000 ns] [MONITOR] start asserted
[6638000 ns] [MONITOR] start asserted
[6643000 ns] [MONITOR] start asserted
[6648000 ns] [MONITOR] start asserted
[6653000 ns] [MONITOR] start asserted
[6658000 ns] [MONITOR] start asserted
[6658000 ns] [MONITOR] Input handshake: data=0xff87 (pixel #221)
[6663000 ns] [MONITOR] start asserted
[6668000 ns] [MONITOR] start asserted
[6673000 ns] [MONITOR] start asserted
[6678000 ns] [MONITOR] start asserted
[6683000 ns] [MONITOR] start asserted
[6688000 ns] [MONITOR] start asserted
[6688000 ns] [MONITOR] Input handshake: data=0xfed8 (pixel #222)
[6693000 ns] [MONITOR] start asserted
[6698000 ns] [MONITOR] start asserted
[6703000 ns] [MONITOR] start asserted
[6708000 ns] [MONITOR] start asserted
[6713000 ns] [MONITOR] start asserted
[6718000 ns] [MONITOR] start asserted
[6718000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #223)
[6723000 ns] [MONITOR] start asserted
[6728000 ns] [MONITOR] start asserted
[6733000 ns] [MONITOR] start asserted
[6738000 ns] [MONITOR] start asserted
[6743000 ns] [MONITOR] start asserted
[6748000 ns] [MONITOR] start asserted
[6748000 ns] [MONITOR] Input handshake: data=0x015e (pixel #224)
[6753000 ns] [MONITOR] start asserted
[6758000 ns] [MONITOR] start asserted
[6763000 ns] [MONITOR] start asserted
[6768000 ns] [MONITOR] start asserted
[6773000 ns] [MONITOR] start asserted
[6778000 ns] [MONITOR] start asserted
[6778000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #225)
[6783000 ns] [MONITOR] start asserted
[6788000 ns] [MONITOR] start asserted
[6793000 ns] [MONITOR] start asserted
[6798000 ns] [MONITOR] start asserted
[6803000 ns] [MONITOR] start asserted
[6808000 ns] [MONITOR] start asserted
[6808000 ns] [MONITOR] Input handshake: data=0xff5e (pixel #226)
[6813000 ns] [MONITOR] start asserted
[6818000 ns] [MONITOR] start asserted
[6823000 ns] [MONITOR] start asserted
[6828000 ns] [MONITOR] start asserted
[6833000 ns] [MONITOR] start asserted
[6838000 ns] [MONITOR] start asserted
[6838000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #227)
[6843000 ns] [MONITOR] start asserted
[6848000 ns] [MONITOR] start asserted
[6853000 ns] [MONITOR] start asserted
[6858000 ns] [MONITOR] start asserted
[6863000 ns] [MONITOR] start asserted
[6868000 ns] [MONITOR] start asserted
[6868000 ns] [MONITOR] Input handshake: data=0xfec4 (pixel #228)
[6873000 ns] [MONITOR] start asserted
[6878000 ns] [MONITOR] start asserted
[6883000 ns] [MONITOR] start asserted
[6888000 ns] [MONITOR] start asserted
[6893000 ns] [MONITOR] start asserted
[6898000 ns] [MONITOR] start asserted
[6898000 ns] [MONITOR] Input handshake: data=0xff7b (pixel #229)
[6903000 ns] [MONITOR] start asserted
[6908000 ns] [MONITOR] start asserted
[6913000 ns] [MONITOR] start asserted
[6918000 ns] [MONITOR] start asserted
[6923000 ns] [MONITOR] start asserted
[6928000 ns] [MONITOR] start asserted
[6928000 ns] [MONITOR] Input handshake: data=0xffb5 (pixel #230)
[6933000 ns] [MONITOR] start asserted
[6938000 ns] [MONITOR] start asserted
[6943000 ns] [MONITOR] start asserted
[6948000 ns] [MONITOR] start asserted
[6953000 ns] [MONITOR] start asserted
[6958000 ns] [MONITOR] start asserted
[6958000 ns] [MONITOR] Input handshake: data=0x01fd (pixel #231)
[6963000 ns] [MONITOR] start asserted
[6968000 ns] [MONITOR] start asserted
[6973000 ns] [MONITOR] start asserted
[6978000 ns] [MONITOR] start asserted
[6983000 ns] [MONITOR] start asserted
[6988000 ns] [MONITOR] start asserted
[6988000 ns] [MONITOR] Input handshake: data=0x025c (pixel #232)
[6993000 ns] [MONITOR] start asserted
[6998000 ns] [MONITOR] start asserted
[7003000 ns] [MONITOR] start asserted
[7008000 ns] [MONITOR] start asserted
[7013000 ns] [MONITOR] start asserted
[7018000 ns] [MONITOR] start asserted
[7018000 ns] [MONITOR] Input handshake: data=0x0106 (pixel #233)
[7023000 ns] [MONITOR] start asserted
[7028000 ns] [MONITOR] start asserted
[7033000 ns] [MONITOR] start asserted
[7038000 ns] [MONITOR] start asserted
[7043000 ns] [MONITOR] start asserted
[7048000 ns] [MONITOR] start asserted
[7048000 ns] [MONITOR] Input handshake: data=0xff20 (pixel #234)
[7053000 ns] [MONITOR] start asserted
[7058000 ns] [MONITOR] start asserted
[7063000 ns] [MONITOR] start asserted
[7068000 ns] [MONITOR] start asserted
[7073000 ns] [MONITOR] start asserted
[7078000 ns] [MONITOR] start asserted
[7078000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #235)
[7083000 ns] [MONITOR] start asserted
[7088000 ns] [MONITOR] start asserted
[7093000 ns] [MONITOR] start asserted
[7098000 ns] [MONITOR] start asserted
[7103000 ns] [MONITOR] start asserted
[7108000 ns] [MONITOR] start asserted
[7108000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #236)
[7113000 ns] [MONITOR] start asserted
[7118000 ns] [MONITOR] start asserted
[7123000 ns] [MONITOR] start asserted
[7128000 ns] [MONITOR] start asserted
[7133000 ns] [MONITOR] start asserted
[7138000 ns] [MONITOR] start asserted
[7138000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #237)
[7143000 ns] [MONITOR] start asserted
[7148000 ns] [MONITOR] start asserted
[7153000 ns] [MONITOR] start asserted
[7158000 ns] [MONITOR] start asserted
[7163000 ns] [MONITOR] start asserted
[7168000 ns] [MONITOR] start asserted
[7168000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #238)
[7173000 ns] [MONITOR] start asserted
[7178000 ns] [MONITOR] start asserted
[7183000 ns] [MONITOR] start asserted
[7188000 ns] [MONITOR] start asserted
[7193000 ns] [MONITOR] start asserted
[7198000 ns] [MONITOR] start asserted
[7198000 ns] [MONITOR] Input handshake: data=0x0297 (pixel #239)
[7203000 ns] [MONITOR] start asserted
[7208000 ns] [MONITOR] start asserted
[7213000 ns] [MONITOR] start asserted
[7218000 ns] [MONITOR] start asserted
[7223000 ns] [MONITOR] start asserted
[7228000 ns] [MONITOR] start asserted
[7228000 ns] [MONITOR] Input handshake: data=0x0086 (pixel #240)
[7233000 ns] [MONITOR] start asserted
[7238000 ns] [MONITOR] start asserted
[7243000 ns] [MONITOR] start asserted
[7248000 ns] [MONITOR] start asserted
[7253000 ns] [MONITOR] start asserted
[7258000 ns] [MONITOR] start asserted
[7258000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #241)
[7263000 ns] [MONITOR] start asserted
[7268000 ns] [MONITOR] start asserted
[7273000 ns] [MONITOR] start asserted
[7278000 ns] [MONITOR] start asserted
[7283000 ns] [MONITOR] start asserted
[7288000 ns] [MONITOR] start asserted
[7288000 ns] [MONITOR] Input handshake: data=0xffa0 (pixel #242)
[7293000 ns] [MONITOR] start asserted
[7298000 ns] [MONITOR] start asserted
[7303000 ns] [MONITOR] start asserted
[7308000 ns] [MONITOR] start asserted
[7313000 ns] [MONITOR] start asserted
[7318000 ns] [MONITOR] start asserted
[7318000 ns] [MONITOR] Input handshake: data=0xfec1 (pixel #243)
[7323000 ns] [MONITOR] start asserted
[7328000 ns] [MONITOR] start asserted
[7333000 ns] [MONITOR] start asserted
[7338000 ns] [MONITOR] start asserted
[7343000 ns] [MONITOR] start asserted
[7348000 ns] [MONITOR] start asserted
[7348000 ns] [MONITOR] Input handshake: data=0xff56 (pixel #244)
[7353000 ns] [MONITOR] start asserted
[7358000 ns] [MONITOR] start asserted
[7363000 ns] [MONITOR] start asserted
[7368000 ns] [MONITOR] start asserted
[7373000 ns] [MONITOR] start asserted
[7378000 ns] [MONITOR] start asserted
[7378000 ns] [MONITOR] Input handshake: data=0x0032 (pixel #245)
[7383000 ns] [MONITOR] start asserted
[7388000 ns] [MONITOR] start asserted
[7393000 ns] [MONITOR] start asserted
[7398000 ns] [MONITOR] start asserted
[7403000 ns] [MONITOR] start asserted
[7408000 ns] [MONITOR] start asserted
[7408000 ns] [MONITOR] Input handshake: data=0x021c (pixel #246)
[7413000 ns] [MONITOR] start asserted
[7418000 ns] [MONITOR] start asserted
[7423000 ns] [MONITOR] start asserted
[7428000 ns] [MONITOR] start asserted
[7433000 ns] [MONITOR] start asserted
[7438000 ns] [MONITOR] start asserted
[7438000 ns] [MONITOR] Input handshake: data=0xffed (pixel #247)
[7443000 ns] [MONITOR] start asserted
[7448000 ns] [MONITOR] start asserted
[7453000 ns] [MONITOR] start asserted
[7458000 ns] [MONITOR] start asserted
[7463000 ns] [MONITOR] start asserted
[7468000 ns] [MONITOR] start asserted
[7468000 ns] [MONITOR] Input handshake: data=0xfcab (pixel #248)
[7473000 ns] [MONITOR] start asserted
[7478000 ns] [MONITOR] start asserted
[7483000 ns] [MONITOR] start asserted
[7488000 ns] [MONITOR] start asserted
[7493000 ns] [MONITOR] start asserted
[7498000 ns] [MONITOR] start asserted
[7498000 ns] [MONITOR] Input handshake: data=0x0011 (pixel #249)
[7503000 ns] [MONITOR] start asserted
[7508000 ns] [MONITOR] start asserted
[7513000 ns] [MONITOR] start asserted
[7518000 ns] [MONITOR] start asserted
[7523000 ns] [MONITOR] start asserted
[7528000 ns] [MONITOR] start asserted
[7528000 ns] [MONITOR] Input handshake: data=0x0281 (pixel #250)
[7533000 ns] [MONITOR] start asserted
[7538000 ns] [MONITOR] start asserted
[7543000 ns] [MONITOR] start asserted
[7548000 ns] [MONITOR] start asserted
[7553000 ns] [MONITOR] start asserted
[7558000 ns] [MONITOR] start asserted
[7558000 ns] [MONITOR] Input handshake: data=0x0263 (pixel #251)
[7563000 ns] [MONITOR] start asserted
[7568000 ns] [MONITOR] start asserted
[7573000 ns] [MONITOR] start asserted
[7578000 ns] [MONITOR] start asserted
[7583000 ns] [MONITOR] start asserted
[7588000 ns] [MONITOR] start asserted
[7588000 ns] [MONITOR] Input handshake: data=0x0100 (pixel #252)
[7593000 ns] [MONITOR] start asserted
[7598000 ns] [MONITOR] start asserted
[7603000 ns] [MONITOR] start asserted
[7608000 ns] [MONITOR] start asserted
[7613000 ns] [MONITOR] start asserted
[7618000 ns] [MONITOR] start asserted
[7618000 ns] [MONITOR] Input handshake: data=0xfdb8 (pixel #253)
[7623000 ns] [MONITOR] start asserted
[7628000 ns] [MONITOR] start asserted
[7633000 ns] [MONITOR] start asserted
[7638000 ns] [MONITOR] start asserted
[7643000 ns] [MONITOR] start asserted
[7648000 ns] [MONITOR] start asserted
[7648000 ns] [MONITOR] Input handshake: data=0xff1a (pixel #254)
[7653000 ns] [MONITOR] start asserted
[7658000 ns] [MONITOR] start asserted
[7663000 ns] [MONITOR] start asserted
[7668000 ns] [MONITOR] start asserted
[7673000 ns] [MONITOR] start asserted
[7678000 ns] [MONITOR] start asserted
[7678000 ns] [MONITOR] Input handshake: data=0x0086 (pixel #255)
[7683000 ns] [MONITOR] start asserted
[7688000 ns] [MONITOR] start asserted
[7693000 ns] [MONITOR] start asserted
[7698000 ns] [MONITOR] start asserted
[7703000 ns] [MONITOR] start asserted
[7708000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[7708000 ns] [MONITOR] start asserted
[7708000 ns] [MONITOR] Input handshake: data=0xffb2 (pixel #256)
[7713000 ns] [MONITOR] start asserted
[7718000 ns] [MONITOR] start asserted
[7723000 ns] [MONITOR] start asserted
[7728000 ns] [MONITOR] start asserted
[7733000 ns] [MONITOR] start asserted
[7738000 ns] [MONITOR] start asserted
[7738000 ns] [MONITOR] Input handshake: data=0xffad (pixel #257)
[7743000 ns] [MONITOR] start asserted
[7748000 ns] [MONITOR] start asserted
[7753000 ns] [MONITOR] start asserted
[7758000 ns] [MONITOR] start asserted
[7763000 ns] [MONITOR] start asserted
[7768000 ns] [MONITOR] start asserted
[7768000 ns] [MONITOR] Input handshake: data=0x014a (pixel #258)
[7773000 ns] [MONITOR] start asserted
[7778000 ns] [MONITOR] start asserted
[7783000 ns] [MONITOR] start asserted
[7788000 ns] [MONITOR] start asserted
[7793000 ns] [MONITOR] start asserted
[7798000 ns] [MONITOR] start asserted
[7798000 ns] [MONITOR] Input handshake: data=0xfe32 (pixel #259)
[7803000 ns] [MONITOR] start asserted
[7808000 ns] [MONITOR] start asserted
[7813000 ns] [MONITOR] start asserted
[7818000 ns] [MONITOR] start asserted
[7823000 ns] [MONITOR] start asserted
[7828000 ns] [MONITOR] start asserted
[7828000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #260)
[7833000 ns] [MONITOR] start asserted
[7838000 ns] [MONITOR] start asserted
[7843000 ns] [MONITOR] start asserted
[7848000 ns] [MONITOR] start asserted
[7853000 ns] [MONITOR] start asserted
[7858000 ns] [MONITOR] start asserted
[7858000 ns] [MONITOR] Input handshake: data=0x0047 (pixel #261)
[7863000 ns] [MONITOR] start asserted
[7868000 ns] [MONITOR] start asserted
[7873000 ns] [MONITOR] start asserted
[7878000 ns] [MONITOR] start asserted
[7883000 ns] [MONITOR] start asserted
[7888000 ns] [MONITOR] start asserted
[7888000 ns] [MONITOR] Input handshake: data=0xfebb (pixel #262)
[7893000 ns] [MONITOR] start asserted
[7898000 ns] [MONITOR] start asserted
[7903000 ns] [MONITOR] start asserted
[7908000 ns] [MONITOR] start asserted
[7913000 ns] [MONITOR] start asserted
[7918000 ns] [MONITOR] start asserted
[7918000 ns] [MONITOR] Input handshake: data=0x001f (pixel #263)
[7923000 ns] [MONITOR] start asserted
[7928000 ns] [MONITOR] start asserted
[7933000 ns] [MONITOR] start asserted
[7938000 ns] [MONITOR] start asserted
[7943000 ns] [MONITOR] start asserted
[7948000 ns] [MONITOR] start asserted
[7948000 ns] [MONITOR] Input handshake: data=0x00c6 (pixel #264)
[7953000 ns] [MONITOR] start asserted
[7958000 ns] [MONITOR] start asserted
[7963000 ns] [MONITOR] start asserted
[7968000 ns] [MONITOR] start asserted
[7973000 ns] [MONITOR] start asserted
[7978000 ns] [MONITOR] start asserted
[7978000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #265)
[7983000 ns] [MONITOR] start asserted
[7988000 ns] [MONITOR] start asserted
[7993000 ns] [MONITOR] start asserted
[7998000 ns] [MONITOR] start asserted
[8003000 ns] [MONITOR] start asserted
[8008000 ns] [MONITOR] start asserted
[8008000 ns] [MONITOR] Input handshake: data=0x00e7 (pixel #266)
[8013000 ns] [MONITOR] start asserted
[8018000 ns] [MONITOR] start asserted
[8023000 ns] [MONITOR] start asserted
[8028000 ns] [MONITOR] start asserted
[8033000 ns] [MONITOR] start asserted
[8038000 ns] [MONITOR] start asserted
[8038000 ns] [MONITOR] Input handshake: data=0xff3f (pixel #267)
[8043000 ns] [MONITOR] start asserted
[8048000 ns] [MONITOR] start asserted
[8053000 ns] [MONITOR] start asserted
[8058000 ns] [MONITOR] start asserted
[8063000 ns] [MONITOR] start asserted
[8068000 ns] [MONITOR] start asserted
[8068000 ns] [MONITOR] Input handshake: data=0xff6e (pixel #268)
[8073000 ns] [MONITOR] start asserted
[8078000 ns] [MONITOR] start asserted
[8083000 ns] [MONITOR] start asserted
[8088000 ns] [MONITOR] start asserted
[8093000 ns] [MONITOR] start asserted
[8098000 ns] [MONITOR] start asserted
[8098000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #269)
[8103000 ns] [MONITOR] start asserted
[8108000 ns] [MONITOR] start asserted
[8113000 ns] [MONITOR] start asserted
[8118000 ns] [MONITOR] start asserted
[8123000 ns] [MONITOR] start asserted
[8128000 ns] [MONITOR] start asserted
[8128000 ns] [MONITOR] Input handshake: data=0xfe62 (pixel #270)
[8133000 ns] [MONITOR] start asserted
[8138000 ns] [MONITOR] start asserted
[8143000 ns] [MONITOR] start asserted
[8148000 ns] [MONITOR] start asserted
[8153000 ns] [MONITOR] start asserted
[8158000 ns] [MONITOR] start asserted
[8158000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #271)
[8163000 ns] [MONITOR] start asserted
[8168000 ns] [MONITOR] start asserted
[8173000 ns] [MONITOR] start asserted
[8178000 ns] [MONITOR] start asserted
[8183000 ns] [MONITOR] start asserted
[8188000 ns] [MONITOR] start asserted
[8188000 ns] [MONITOR] Input handshake: data=0x00d9 (pixel #272)
[8193000 ns] [MONITOR] start asserted
[8198000 ns] [MONITOR] start asserted
[8203000 ns] [MONITOR] start asserted
[8208000 ns] [MONITOR] start asserted
[8213000 ns] [MONITOR] start asserted
[8218000 ns] [MONITOR] start asserted
[8218000 ns] [MONITOR] Input handshake: data=0x0284 (pixel #273)
[8223000 ns] [MONITOR] start asserted
[8228000 ns] [MONITOR] start asserted
[8233000 ns] [MONITOR] start asserted
[8238000 ns] [MONITOR] start asserted
[8243000 ns] [MONITOR] start asserted
[8248000 ns] [MONITOR] start asserted
[8248000 ns] [MONITOR] Input handshake: data=0x0068 (pixel #274)
[8253000 ns] [MONITOR] start asserted
[8258000 ns] [MONITOR] start asserted
[8263000 ns] [MONITOR] start asserted
[8268000 ns] [MONITOR] start asserted
[8273000 ns] [MONITOR] start asserted
[8278000 ns] [MONITOR] start asserted
[8278000 ns] [MONITOR] Input handshake: data=0xfed0 (pixel #275)
[8283000 ns] [MONITOR] start asserted
[8288000 ns] [MONITOR] start asserted
[8293000 ns] [MONITOR] start asserted
[8298000 ns] [MONITOR] start asserted
[8303000 ns] [MONITOR] start asserted
[8308000 ns] [MONITOR] start asserted
[8308000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #276)
[8313000 ns] [MONITOR] start asserted
[8318000 ns] [MONITOR] start asserted
[8323000 ns] [MONITOR] start asserted
[8328000 ns] [MONITOR] start asserted
[8333000 ns] [MONITOR] start asserted
[8338000 ns] [MONITOR] start asserted
[8338000 ns] [MONITOR] Input handshake: data=0x005f (pixel #277)
[8343000 ns] [MONITOR] start asserted
[8348000 ns] [MONITOR] start asserted
[8353000 ns] [MONITOR] start asserted
[8358000 ns] [MONITOR] start asserted
[8363000 ns] [MONITOR] start asserted
[8368000 ns] [MONITOR] start asserted
[8368000 ns] [MONITOR] Input handshake: data=0x00d6 (pixel #278)
[8373000 ns] [MONITOR] start asserted
[8378000 ns] [MONITOR] start asserted
[8383000 ns] [MONITOR] start asserted
[8388000 ns] [MONITOR] start asserted
[8393000 ns] [MONITOR] start asserted
[8398000 ns] [MONITOR] start asserted
[8398000 ns] [MONITOR] Input handshake: data=0x0407 (pixel #279)
[8403000 ns] [MONITOR] start asserted
[8408000 ns] [MONITOR] start asserted
[8413000 ns] [MONITOR] start asserted
[8418000 ns] [MONITOR] start asserted
[8423000 ns] [MONITOR] start asserted
[8428000 ns] [MONITOR] start asserted
[8428000 ns] [MONITOR] Input handshake: data=0x01a2 (pixel #280)
[8433000 ns] [MONITOR] start asserted
[8438000 ns] [MONITOR] start asserted
[8443000 ns] [MONITOR] start asserted
[8448000 ns] [MONITOR] start asserted
[8453000 ns] [MONITOR] start asserted
[8458000 ns] [MONITOR] start asserted
[8458000 ns] [MONITOR] Input handshake: data=0xfefa (pixel #281)
[8463000 ns] [MONITOR] start asserted
[8468000 ns] [MONITOR] start asserted
[8473000 ns] [MONITOR] start asserted
[8478000 ns] [MONITOR] start asserted
[8483000 ns] [MONITOR] start asserted
[8488000 ns] [MONITOR] start asserted
[8488000 ns] [MONITOR] Input handshake: data=0xfd6f (pixel #282)
[8493000 ns] [MONITOR] start asserted
[8498000 ns] [MONITOR] start asserted
[8503000 ns] [MONITOR] start asserted
[8508000 ns] [MONITOR] start asserted
[8513000 ns] [MONITOR] start asserted
[8518000 ns] [MONITOR] start asserted
[8518000 ns] [MONITOR] Input handshake: data=0xfb52 (pixel #283)
[8523000 ns] [MONITOR] start asserted
[8528000 ns] [MONITOR] start asserted
[8533000 ns] [MONITOR] start asserted
[8538000 ns] [MONITOR] start asserted
[8543000 ns] [MONITOR] start asserted
[8548000 ns] [MONITOR] start asserted
[8548000 ns] [MONITOR] Input handshake: data=0xfdcf (pixel #284)
[8553000 ns] [MONITOR] start asserted
[8558000 ns] [MONITOR] start asserted
[8563000 ns] [MONITOR] start asserted
[8568000 ns] [MONITOR] start asserted
[8573000 ns] [MONITOR] start asserted
[8578000 ns] [MONITOR] start asserted
[8578000 ns] [MONITOR] Input handshake: data=0xff80 (pixel #285)
[8583000 ns] [MONITOR] start asserted
[8588000 ns] [MONITOR] start asserted
[8593000 ns] [MONITOR] start asserted
[8598000 ns] [MONITOR] start asserted
[8603000 ns] [MONITOR] start asserted
[8608000 ns] [MONITOR] start asserted
[8608000 ns] [MONITOR] Input handshake: data=0x0019 (pixel #286)
[8613000 ns] [MONITOR] start asserted
[8618000 ns] [MONITOR] start asserted
[8623000 ns] [MONITOR] start asserted
[8628000 ns] [MONITOR] start asserted
[8633000 ns] [MONITOR] start asserted
[8638000 ns] [MONITOR] start asserted
[8638000 ns] [MONITOR] Input handshake: data=0x0131 (pixel #287)
[8643000 ns] [MONITOR] start asserted
[8648000 ns] [MONITOR] start asserted
[8653000 ns] [MONITOR] start asserted
[8658000 ns] [MONITOR] start asserted
[8663000 ns] [MONITOR] start asserted
[8668000 ns] [MONITOR] start asserted
[8668000 ns] [MONITOR] Input handshake: data=0x013c (pixel #288)
[8673000 ns] [MONITOR] start asserted
[8678000 ns] [MONITOR] start asserted
[8683000 ns] [MONITOR] start asserted
[8688000 ns] [MONITOR] start asserted
[8693000 ns] [MONITOR] start asserted
[8698000 ns] [MONITOR] start asserted
[8698000 ns] [MONITOR] Input handshake: data=0x0107 (pixel #289)
[8703000 ns] [MONITOR] start asserted
[8708000 ns] [MONITOR] start asserted
[8713000 ns] [MONITOR] start asserted
[8718000 ns] [MONITOR] start asserted
[8723000 ns] [MONITOR] start asserted
[8728000 ns] [MONITOR] start asserted
[8728000 ns] [MONITOR] Input handshake: data=0x00fa (pixel #290)
[8733000 ns] [MONITOR] start asserted
[8738000 ns] [MONITOR] start asserted
[8743000 ns] [MONITOR] start asserted
[8748000 ns] [MONITOR] start asserted
[8753000 ns] [MONITOR] start asserted
[8758000 ns] [MONITOR] start asserted
[8758000 ns] [MONITOR] Input handshake: data=0x00c0 (pixel #291)
[8763000 ns] [MONITOR] start asserted
[8768000 ns] [MONITOR] start asserted
[8773000 ns] [MONITOR] start asserted
[8778000 ns] [MONITOR] start asserted
[8783000 ns] [MONITOR] start asserted
[8788000 ns] [MONITOR] start asserted
[8788000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #292)
[8793000 ns] [MONITOR] start asserted
[8798000 ns] [MONITOR] start asserted
[8803000 ns] [MONITOR] start asserted
[8808000 ns] [MONITOR] start asserted
[8813000 ns] [MONITOR] start asserted
[8818000 ns] [MONITOR] start asserted
[8818000 ns] [MONITOR] Input handshake: data=0x0109 (pixel #293)
[8823000 ns] [MONITOR] start asserted
[8828000 ns] [MONITOR] start asserted
[8833000 ns] [MONITOR] start asserted
[8838000 ns] [MONITOR] start asserted
[8843000 ns] [MONITOR] start asserted
[8848000 ns] [MONITOR] start asserted
[8848000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #294)
[8853000 ns] [MONITOR] start asserted
[8858000 ns] [MONITOR] start asserted
[8863000 ns] [MONITOR] start asserted
[8868000 ns] [MONITOR] start asserted
[8873000 ns] [MONITOR] start asserted
[8878000 ns] [MONITOR] start asserted
[8878000 ns] [MONITOR] Input handshake: data=0xff44 (pixel #295)
[8883000 ns] [MONITOR] start asserted
[8888000 ns] [MONITOR] start asserted
[8893000 ns] [MONITOR] start asserted
[8898000 ns] [MONITOR] start asserted
[8903000 ns] [MONITOR] start asserted
[8908000 ns] [MONITOR] start asserted
[8908000 ns] [MONITOR] Input handshake: data=0x0121 (pixel #296)
[8913000 ns] [MONITOR] start asserted
[8918000 ns] [MONITOR] start asserted
[8923000 ns] [MONITOR] start asserted
[8928000 ns] [MONITOR] start asserted
[8933000 ns] [MONITOR] start asserted
[8938000 ns] [MONITOR] start asserted
[8938000 ns] [MONITOR] Input handshake: data=0x000f (pixel #297)
[8943000 ns] [MONITOR] start asserted
[8948000 ns] [MONITOR] start asserted
[8953000 ns] [MONITOR] start asserted
[8958000 ns] [MONITOR] start asserted
[8963000 ns] [MONITOR] start asserted
[8968000 ns] [MONITOR] start asserted
[8968000 ns] [MONITOR] Input handshake: data=0xfe63 (pixel #298)
[8973000 ns] [MONITOR] start asserted
[8978000 ns] [MONITOR] start asserted
[8983000 ns] [MONITOR] start asserted
[8988000 ns] [MONITOR] start asserted
[8993000 ns] [MONITOR] start asserted
[8998000 ns] [MONITOR] start asserted
[8998000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #299)
[9003000 ns] [MONITOR] start asserted
[9008000 ns] [MONITOR] start asserted
[9013000 ns] [MONITOR] start asserted
[9018000 ns] [MONITOR] start asserted
[9023000 ns] [MONITOR] start asserted
[9028000 ns] [MONITOR] start asserted
[9028000 ns] [MONITOR] Input handshake: data=0xff8b (pixel #300)
[9033000 ns] [MONITOR] start asserted
[9038000 ns] [MONITOR] start asserted
[9043000 ns] [MONITOR] start asserted
[9048000 ns] [MONITOR] start asserted
[9053000 ns] [MONITOR] start asserted
[9058000 ns] [MONITOR] start asserted
[9058000 ns] [MONITOR] Input handshake: data=0x001d (pixel #301)
[9063000 ns] [MONITOR] start asserted
[9068000 ns] [MONITOR] start asserted
[9073000 ns] [MONITOR] start asserted
[9078000 ns] [MONITOR] start asserted
[9083000 ns] [MONITOR] start asserted
[9088000 ns] [MONITOR] start asserted
[9088000 ns] [MONITOR] Input handshake: data=0xff6c (pixel #302)
[9093000 ns] [MONITOR] start asserted
[9098000 ns] [MONITOR] start asserted
[9103000 ns] [MONITOR] start asserted
[9108000 ns] [MONITOR] start asserted
[9113000 ns] [MONITOR] start asserted
[9118000 ns] [MONITOR] start asserted
[9118000 ns] [MONITOR] Input handshake: data=0xfe21 (pixel #303)
[9123000 ns] [MONITOR] start asserted
[9128000 ns] [MONITOR] start asserted
[9133000 ns] [MONITOR] start asserted
[9138000 ns] [MONITOR] start asserted
[9143000 ns] [MONITOR] start asserted
[9148000 ns] [MONITOR] start asserted
[9148000 ns] [MONITOR] Input handshake: data=0xffef (pixel #304)
[9153000 ns] [MONITOR] start asserted
[9158000 ns] [MONITOR] start asserted
[9163000 ns] [MONITOR] start asserted
[9168000 ns] [MONITOR] start asserted
[9173000 ns] [MONITOR] start asserted
[9178000 ns] [MONITOR] start asserted
[9178000 ns] [MONITOR] Input handshake: data=0x0200 (pixel #305)
[9183000 ns] [MONITOR] start asserted
[9188000 ns] [MONITOR] start asserted
[9193000 ns] [MONITOR] start asserted
[9198000 ns] [MONITOR] start asserted
[9203000 ns] [MONITOR] start asserted
[9208000 ns] [MONITOR] start asserted
[9208000 ns] [MONITOR] Input handshake: data=0x02d9 (pixel #306)
[9213000 ns] [MONITOR] start asserted
[9218000 ns] [MONITOR] start asserted
[9223000 ns] [MONITOR] start asserted
[9228000 ns] [MONITOR] start asserted
[9233000 ns] [MONITOR] start asserted
[9238000 ns] [MONITOR] start asserted
[9238000 ns] [MONITOR] Input handshake: data=0x0214 (pixel #307)
[9243000 ns] [MONITOR] start asserted
[9248000 ns] [MONITOR] start asserted
[9253000 ns] [MONITOR] start asserted
[9258000 ns] [MONITOR] start asserted
[9263000 ns] [MONITOR] start asserted
[9268000 ns] [MONITOR] start asserted
[9268000 ns] [MONITOR] Input handshake: data=0xfeab (pixel #308)
[9273000 ns] [MONITOR] start asserted
[9278000 ns] [MONITOR] start asserted
[9283000 ns] [MONITOR] start asserted
[9288000 ns] [MONITOR] start asserted
[9293000 ns] [MONITOR] start asserted
[9298000 ns] [MONITOR] start asserted
[9298000 ns] [MONITOR] Input handshake: data=0xfdea (pixel #309)
[9303000 ns] [MONITOR] start asserted
[9308000 ns] [MONITOR] start asserted
[9313000 ns] [MONITOR] start asserted
[9318000 ns] [MONITOR] start asserted
[9323000 ns] [MONITOR] start asserted
[9328000 ns] [MONITOR] start asserted
[9328000 ns] [MONITOR] Input handshake: data=0xffdd (pixel #310)
[9333000 ns] [MONITOR] start asserted
[9338000 ns] [MONITOR] start asserted
[9343000 ns] [MONITOR] start asserted
[9348000 ns] [MONITOR] start asserted
[9353000 ns] [MONITOR] start asserted
[9358000 ns] [MONITOR] start asserted
[9358000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #311)
[9363000 ns] [MONITOR] start asserted
[9368000 ns] [MONITOR] start asserted
[9373000 ns] [MONITOR] start asserted
[9378000 ns] [MONITOR] start asserted
[9383000 ns] [MONITOR] start asserted
[9388000 ns] [MONITOR] start asserted
[9388000 ns] [MONITOR] Input handshake: data=0xffd2 (pixel #312)
[9393000 ns] [MONITOR] start asserted
[9398000 ns] [MONITOR] start asserted
[9403000 ns] [MONITOR] start asserted
[9408000 ns] [MONITOR] start asserted
[9413000 ns] [MONITOR] start asserted
[9418000 ns] [MONITOR] start asserted
[9418000 ns] [MONITOR] Input handshake: data=0xffb1 (pixel #313)
[9423000 ns] [MONITOR] start asserted
[9428000 ns] [MONITOR] start asserted
[9433000 ns] [MONITOR] start asserted
[9438000 ns] [MONITOR] start asserted
[9443000 ns] [MONITOR] start asserted
[9448000 ns] [MONITOR] start asserted
[9448000 ns] [MONITOR] Input handshake: data=0x006c (pixel #314)
[9453000 ns] [MONITOR] start asserted
[9458000 ns] [MONITOR] start asserted
[9463000 ns] [MONITOR] start asserted
[9468000 ns] [MONITOR] start asserted
[9473000 ns] [MONITOR] start asserted
[9478000 ns] [MONITOR] start asserted
[9478000 ns] [MONITOR] Input handshake: data=0xff8f (pixel #315)
[9483000 ns] [MONITOR] start asserted
[9488000 ns] [MONITOR] start asserted
[9493000 ns] [MONITOR] start asserted
[9498000 ns] [MONITOR] start asserted
[9503000 ns] [MONITOR] start asserted
[9508000 ns] [MONITOR] start asserted
[9508000 ns] [MONITOR] Input handshake: data=0xfd07 (pixel #316)
[9513000 ns] [MONITOR] start asserted
[9518000 ns] [MONITOR] start asserted
[9523000 ns] [MONITOR] start asserted
[9528000 ns] [MONITOR] start asserted
[9533000 ns] [MONITOR] start asserted
[9538000 ns] [MONITOR] start asserted
[9538000 ns] [MONITOR] Input handshake: data=0xfe33 (pixel #317)
[9543000 ns] [MONITOR] start asserted
[9548000 ns] [MONITOR] start asserted
[9553000 ns] [MONITOR] start asserted
[9558000 ns] [MONITOR] start asserted
[9563000 ns] [MONITOR] start asserted
[9568000 ns] [MONITOR] start asserted
[9568000 ns] [MONITOR] Input handshake: data=0x0090 (pixel #318)
[9573000 ns] [MONITOR] start asserted
[9578000 ns] [MONITOR] start asserted
[9583000 ns] [MONITOR] start asserted
[9588000 ns] [MONITOR] start asserted
[9593000 ns] [MONITOR] start asserted
[9598000 ns] [MONITOR] start asserted
[9598000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #319)
[9603000 ns] [MONITOR] start asserted
[9608000 ns] [MONITOR] start asserted
[9613000 ns] [MONITOR] start asserted
[9618000 ns] [MONITOR] start asserted
[9623000 ns] [MONITOR] start asserted
[9628000 ns] [MONITOR] start asserted
[9628000 ns] [MONITOR] Input handshake: data=0x00de (pixel #320)
[9633000 ns] [MONITOR] start asserted
[9638000 ns] [MONITOR] start asserted
[9643000 ns] [MONITOR] start asserted
[9648000 ns] [MONITOR] start asserted
[9653000 ns] [MONITOR] start asserted
[9658000 ns] [MONITOR] start asserted
[9658000 ns] [MONITOR] Input handshake: data=0x0301 (pixel #321)
[9663000 ns] [MONITOR] start asserted
[9668000 ns] [MONITOR] start asserted
[9673000 ns] [MONITOR] start asserted
[9678000 ns] [MONITOR] start asserted
[9683000 ns] [MONITOR] start asserted
[9688000 ns] [MONITOR] start asserted
[9688000 ns] [MONITOR] Input handshake: data=0x054c (pixel #322)
[9693000 ns] [MONITOR] start asserted
[9698000 ns] [MONITOR] start asserted
[9703000 ns] [MONITOR] start asserted
[9708000 ns] [MONITOR] start asserted
[9713000 ns] [MONITOR] start asserted
[9718000 ns] [MONITOR] start asserted
[9718000 ns] [MONITOR] Input handshake: data=0x014d (pixel #323)
[9723000 ns] [MONITOR] start asserted
[9728000 ns] [MONITOR] start asserted
[9733000 ns] [MONITOR] start asserted
[9738000 ns] [MONITOR] start asserted
[9743000 ns] [MONITOR] start asserted
[9748000 ns] [MONITOR] start asserted
[9748000 ns] [MONITOR] Input handshake: data=0xfd38 (pixel #324)
[9753000 ns] [MONITOR] start asserted
[9758000 ns] [MONITOR] start asserted
[9763000 ns] [MONITOR] start asserted
[9768000 ns] [MONITOR] start asserted
[9773000 ns] [MONITOR] start asserted
[9778000 ns] [MONITOR] start asserted
[9778000 ns] [MONITOR] Input handshake: data=0xfd3f (pixel #325)
[9783000 ns] [MONITOR] start asserted
[9788000 ns] [MONITOR] start asserted
[9793000 ns] [MONITOR] start asserted
[9798000 ns] [MONITOR] start asserted
[9803000 ns] [MONITOR] start asserted
[9808000 ns] [MONITOR] start asserted
[9808000 ns] [MONITOR] Input handshake: data=0xfd88 (pixel #326)
[9813000 ns] [MONITOR] start asserted
[9818000 ns] [MONITOR] start asserted
[9823000 ns] [MONITOR] start asserted
[9828000 ns] [MONITOR] start asserted
[9833000 ns] [MONITOR] start asserted
[9838000 ns] [MONITOR] start asserted
[9838000 ns] [MONITOR] Input handshake: data=0x0027 (pixel #327)
[9843000 ns] [MONITOR] start asserted
[9848000 ns] [MONITOR] start asserted
[9853000 ns] [MONITOR] start asserted
[9858000 ns] [MONITOR] start asserted
[9863000 ns] [MONITOR] start asserted
[9868000 ns] [MONITOR] start asserted
[9868000 ns] [MONITOR] Input handshake: data=0x00df (pixel #328)
[9873000 ns] [MONITOR] start asserted
[9878000 ns] [MONITOR] start asserted
[9883000 ns] [MONITOR] start asserted
[9888000 ns] [MONITOR] start asserted
[9893000 ns] [MONITOR] start asserted
[9898000 ns] [MONITOR] start asserted
[9898000 ns] [MONITOR] Input handshake: data=0x00f7 (pixel #329)
[9903000 ns] [MONITOR] start asserted
[9908000 ns] [MONITOR] start asserted
[9913000 ns] [MONITOR] start asserted
[9918000 ns] [MONITOR] start asserted
[9923000 ns] [MONITOR] start asserted
[9928000 ns] [MONITOR] start asserted
[9928000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #330)
[9933000 ns] [MONITOR] start asserted
[9938000 ns] [MONITOR] start asserted
[9943000 ns] [MONITOR] start asserted
[9948000 ns] [MONITOR] start asserted
[9953000 ns] [MONITOR] start asserted
[9958000 ns] [MONITOR] start asserted
[9958000 ns] [MONITOR] Input handshake: data=0xfe3b (pixel #331)
[9963000 ns] [MONITOR] start asserted
[9968000 ns] [MONITOR] start asserted
[9973000 ns] [MONITOR] start asserted
[9978000 ns] [MONITOR] start asserted
[9983000 ns] [MONITOR] start asserted
[9988000 ns] [MONITOR] start asserted
[9988000 ns] [MONITOR] Input handshake: data=0xff69 (pixel #332)
[9993000 ns] [MONITOR] start asserted
[9998000 ns] [MONITOR] start asserted
[10003000 ns] [MONITOR] start asserted
[10008000 ns] [MONITOR] start asserted
[10013000 ns] [MONITOR] start asserted
[10018000 ns] [MONITOR] start asserted
[10018000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #333)
[10023000 ns] [MONITOR] start asserted
[10028000 ns] [MONITOR] start asserted
[10033000 ns] [MONITOR] start asserted
[10038000 ns] [MONITOR] start asserted
[10043000 ns] [MONITOR] start asserted
[10048000 ns] [MONITOR] start asserted
[10048000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #334)
[10053000 ns] [MONITOR] start asserted
[10058000 ns] [MONITOR] start asserted
[10063000 ns] [MONITOR] start asserted
[10068000 ns] [MONITOR] start asserted
[10073000 ns] [MONITOR] start asserted
[10078000 ns] [MONITOR] start asserted
[10078000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #335)
[10083000 ns] [MONITOR] start asserted
[10088000 ns] [MONITOR] start asserted
[10093000 ns] [MONITOR] start asserted
[10098000 ns] [MONITOR] start asserted
[10103000 ns] [MONITOR] start asserted
[10108000 ns] [MONITOR] start asserted
[10108000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #336)
[10113000 ns] [MONITOR] start asserted
[10118000 ns] [MONITOR] start asserted
[10123000 ns] [MONITOR] start asserted
[10128000 ns] [MONITOR] start asserted
[10133000 ns] [MONITOR] start asserted
[10138000 ns] [MONITOR] start asserted
[10138000 ns] [MONITOR] Input handshake: data=0x0205 (pixel #337)
[10143000 ns] [MONITOR] start asserted
[10148000 ns] [MONITOR] start asserted
[10153000 ns] [MONITOR] start asserted
[10158000 ns] [MONITOR] start asserted
[10163000 ns] [MONITOR] start asserted
[10168000 ns] [MONITOR] start asserted
[10168000 ns] [MONITOR] Input handshake: data=0x0179 (pixel #338)
[10173000 ns] [MONITOR] start asserted
[10178000 ns] [MONITOR] start asserted
[10183000 ns] [MONITOR] start asserted
[10188000 ns] [MONITOR] start asserted
[10193000 ns] [MONITOR] start asserted
[10198000 ns] [MONITOR] start asserted
[10198000 ns] [MONITOR] Input handshake: data=0x01ba (pixel #339)
[10203000 ns] [MONITOR] start asserted
[10208000 ns] [MONITOR] start asserted
[10213000 ns] [MONITOR] start asserted
[10218000 ns] [MONITOR] start asserted
[10223000 ns] [MONITOR] start asserted
[10228000 ns] [MONITOR] start asserted
[10228000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #340)
[10233000 ns] [MONITOR] start asserted
[10238000 ns] [MONITOR] start asserted
[10243000 ns] [MONITOR] start asserted
[10248000 ns] [MONITOR] start asserted
[10253000 ns] [MONITOR] start asserted
[10258000 ns] [MONITOR] start asserted
[10258000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #341)
[10263000 ns] [MONITOR] start asserted
[10268000 ns] [MONITOR] start asserted
[10273000 ns] [MONITOR] start asserted
[10278000 ns] [MONITOR] start asserted
[10283000 ns] [MONITOR] start asserted
[10288000 ns] [MONITOR] start asserted
[10288000 ns] [MONITOR] Input handshake: data=0xfcac (pixel #342)
[10293000 ns] [MONITOR] start asserted
[10298000 ns] [MONITOR] start asserted
[10303000 ns] [MONITOR] start asserted
[10308000 ns] [MONITOR] start asserted
[10313000 ns] [MONITOR] start asserted
[10318000 ns] [MONITOR] start asserted
[10318000 ns] [MONITOR] Input handshake: data=0xffcc (pixel #343)
[10323000 ns] [MONITOR] start asserted
[10328000 ns] [MONITOR] start asserted
[10333000 ns] [MONITOR] start asserted
[10338000 ns] [MONITOR] start asserted
[10343000 ns] [MONITOR] start asserted
[10348000 ns] [MONITOR] start asserted
[10348000 ns] [MONITOR] Input handshake: data=0x023e (pixel #344)
[10353000 ns] [MONITOR] start asserted
[10358000 ns] [MONITOR] start asserted
[10363000 ns] [MONITOR] start asserted
[10368000 ns] [MONITOR] start asserted
[10373000 ns] [MONITOR] start asserted
[10378000 ns] [MONITOR] start asserted
[10378000 ns] [MONITOR] Input handshake: data=0xfffd (pixel #345)
[10383000 ns] [MONITOR] start asserted
[10388000 ns] [MONITOR] start asserted
[10393000 ns] [MONITOR] start asserted
[10398000 ns] [MONITOR] start asserted
[10403000 ns] [MONITOR] start asserted
[10408000 ns] [MONITOR] start asserted
[10408000 ns] [MONITOR] Input handshake: data=0xff04 (pixel #346)
[10413000 ns] [MONITOR] start asserted
[10418000 ns] [MONITOR] start asserted
[10423000 ns] [MONITOR] start asserted
[10428000 ns] [MONITOR] start asserted
[10433000 ns] [MONITOR] start asserted
[10438000 ns] [MONITOR] start asserted
[10438000 ns] [MONITOR] Input handshake: data=0xfdca (pixel #347)
[10443000 ns] [MONITOR] start asserted
[10448000 ns] [MONITOR] start asserted
[10453000 ns] [MONITOR] start asserted
[10458000 ns] [MONITOR] start asserted
[10463000 ns] [MONITOR] start asserted
[10468000 ns] [MONITOR] start asserted
[10468000 ns] [MONITOR] Input handshake: data=0xff86 (pixel #348)
[10473000 ns] [MONITOR] start asserted
[10478000 ns] [MONITOR] start asserted
[10483000 ns] [MONITOR] start asserted
[10488000 ns] [MONITOR] start asserted
[10493000 ns] [MONITOR] start asserted
[10498000 ns] [MONITOR] start asserted
[10498000 ns] [MONITOR] Input handshake: data=0x0158 (pixel #349)
[10503000 ns] [MONITOR] start asserted
[10508000 ns] [MONITOR] start asserted
[10513000 ns] [MONITOR] start asserted
[10518000 ns] [MONITOR] start asserted
[10523000 ns] [MONITOR] start asserted
[10528000 ns] [MONITOR] start asserted
[10528000 ns] [MONITOR] Input handshake: data=0xff2f (pixel #350)
[10533000 ns] [MONITOR] start asserted
[10538000 ns] [MONITOR] start asserted
[10543000 ns] [MONITOR] start asserted
[10548000 ns] [MONITOR] start asserted
[10553000 ns] [MONITOR] start asserted
[10558000 ns] [MONITOR] start asserted
[10558000 ns] [MONITOR] Input handshake: data=0xffff (pixel #351)
[10563000 ns] [MONITOR] start asserted
[10568000 ns] [MONITOR] start asserted
[10573000 ns] [MONITOR] start asserted
[10578000 ns] [MONITOR] start asserted
[10583000 ns] [MONITOR] start asserted
[10588000 ns] [MONITOR] start asserted
[10588000 ns] [MONITOR] Input handshake: data=0x0110 (pixel #352)
[10593000 ns] [MONITOR] start asserted
[10598000 ns] [MONITOR] start asserted
[10603000 ns] [MONITOR] start asserted
[10608000 ns] [MONITOR] start asserted
[10613000 ns] [MONITOR] start asserted
[10618000 ns] [MONITOR] start asserted
[10618000 ns] [MONITOR] Input handshake: data=0x00be (pixel #353)
[10623000 ns] [MONITOR] start asserted
[10628000 ns] [MONITOR] start asserted
[10633000 ns] [MONITOR] start asserted
[10638000 ns] [MONITOR] start asserted
[10643000 ns] [MONITOR] start asserted
[10648000 ns] [MONITOR] start asserted
[10648000 ns] [MONITOR] Input handshake: data=0x013e (pixel #354)
[10653000 ns] [MONITOR] start asserted
[10658000 ns] [MONITOR] start asserted
[10663000 ns] [MONITOR] start asserted
[10668000 ns] [MONITOR] start asserted
[10673000 ns] [MONITOR] start asserted
[10678000 ns] [MONITOR] start asserted
[10678000 ns] [MONITOR] Input handshake: data=0x006e (pixel #355)
[10683000 ns] [MONITOR] start asserted
[10688000 ns] [MONITOR] start asserted
[10693000 ns] [MONITOR] start asserted
[10698000 ns] [MONITOR] start asserted
[10703000 ns] [MONITOR] start asserted
[10708000 ns] [MONITOR] start asserted
[10708000 ns] [MONITOR] Input handshake: data=0xff3f (pixel #356)
[10713000 ns] [MONITOR] start asserted
[10718000 ns] [MONITOR] start asserted
[10723000 ns] [MONITOR] start asserted
[10728000 ns] [MONITOR] start asserted
[10733000 ns] [MONITOR] start asserted
[10738000 ns] [MONITOR] start asserted
[10738000 ns] [MONITOR] Input handshake: data=0xff63 (pixel #357)
[10743000 ns] [MONITOR] start asserted
[10748000 ns] [MONITOR] start asserted
[10753000 ns] [MONITOR] start asserted
[10758000 ns] [MONITOR] start asserted
[10763000 ns] [MONITOR] start asserted
[10768000 ns] [MONITOR] start asserted
[10768000 ns] [MONITOR] Input handshake: data=0x006b (pixel #358)
[10773000 ns] [MONITOR] start asserted
[10778000 ns] [MONITOR] start asserted
[10783000 ns] [MONITOR] start asserted
[10788000 ns] [MONITOR] start asserted
[10793000 ns] [MONITOR] start asserted
[10798000 ns] [MONITOR] start asserted
[10798000 ns] [MONITOR] Input handshake: data=0xffcf (pixel #359)
[10803000 ns] [MONITOR] start asserted
[10808000 ns] [MONITOR] start asserted
[10813000 ns] [MONITOR] start asserted
[10818000 ns] [MONITOR] start asserted
[10823000 ns] [MONITOR] start asserted
[10828000 ns] [MONITOR] start asserted
[10828000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #360)
[10833000 ns] [MONITOR] start asserted
[10838000 ns] [MONITOR] start asserted
[10843000 ns] [MONITOR] start asserted
[10848000 ns] [MONITOR] start asserted
[10853000 ns] [MONITOR] start asserted
[10858000 ns] [MONITOR] start asserted
[10858000 ns] [MONITOR] Input handshake: data=0xffea (pixel #361)
[10863000 ns] [MONITOR] start asserted
[10868000 ns] [MONITOR] start asserted
[10873000 ns] [MONITOR] start asserted
[10878000 ns] [MONITOR] start asserted
[10883000 ns] [MONITOR] start asserted
[10888000 ns] [MONITOR] start asserted
[10888000 ns] [MONITOR] Input handshake: data=0xfed2 (pixel #362)
[10893000 ns] [MONITOR] start asserted
[10898000 ns] [MONITOR] start asserted
[10903000 ns] [MONITOR] start asserted
[10908000 ns] [MONITOR] start asserted
[10913000 ns] [MONITOR] start asserted
[10918000 ns] [MONITOR] start asserted
[10918000 ns] [MONITOR] Input handshake: data=0x0130 (pixel #363)
[10923000 ns] [MONITOR] start asserted
[10928000 ns] [MONITOR] start asserted
[10933000 ns] [MONITOR] start asserted
[10938000 ns] [MONITOR] start asserted
[10943000 ns] [MONITOR] start asserted
[10948000 ns] [MONITOR] start asserted
[10948000 ns] [MONITOR] Input handshake: data=0xfff4 (pixel #364)
[10953000 ns] [MONITOR] start asserted
[10958000 ns] [MONITOR] start asserted
[10963000 ns] [MONITOR] start asserted
[10968000 ns] [MONITOR] start asserted
[10973000 ns] [MONITOR] start asserted
[10978000 ns] [MONITOR] start asserted
[10978000 ns] [MONITOR] Input handshake: data=0x0053 (pixel #365)
[10983000 ns] [MONITOR] start asserted
[10988000 ns] [MONITOR] start asserted
[10993000 ns] [MONITOR] start asserted
[10998000 ns] [MONITOR] start asserted
[11003000 ns] [MONITOR] start asserted
[11008000 ns] [MONITOR] start asserted
[11008000 ns] [MONITOR] Input handshake: data=0x004d (pixel #366)
[11013000 ns] [MONITOR] start asserted
[11018000 ns] [MONITOR] start asserted
[11023000 ns] [MONITOR] start asserted
[11028000 ns] [MONITOR] start asserted
[11033000 ns] [MONITOR] start asserted
[11038000 ns] [MONITOR] start asserted
[11038000 ns] [MONITOR] Input handshake: data=0xfde2 (pixel #367)
[11043000 ns] [MONITOR] start asserted
[11048000 ns] [MONITOR] start asserted
[11053000 ns] [MONITOR] start asserted
[11058000 ns] [MONITOR] start asserted
[11063000 ns] [MONITOR] start asserted
[11068000 ns] [MONITOR] start asserted
[11068000 ns] [MONITOR] Input handshake: data=0xfc4e (pixel #368)
[11073000 ns] [MONITOR] start asserted
[11078000 ns] [MONITOR] start asserted
[11083000 ns] [MONITOR] start asserted
[11088000 ns] [MONITOR] start asserted
[11093000 ns] [MONITOR] start asserted
[11098000 ns] [MONITOR] start asserted
[11098000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #369)
[11103000 ns] [MONITOR] start asserted
[11108000 ns] [MONITOR] start asserted
[11113000 ns] [MONITOR] start asserted
[11118000 ns] [MONITOR] start asserted
[11123000 ns] [MONITOR] start asserted
[11128000 ns] [MONITOR] start asserted
[11128000 ns] [MONITOR] Input handshake: data=0x02de (pixel #370)
[11133000 ns] [MONITOR] start asserted
[11138000 ns] [MONITOR] start asserted
[11143000 ns] [MONITOR] start asserted
[11148000 ns] [MONITOR] start asserted
[11153000 ns] [MONITOR] start asserted
[11158000 ns] [MONITOR] start asserted
[11158000 ns] [MONITOR] Input handshake: data=0x0104 (pixel #371)
[11163000 ns] [MONITOR] start asserted
[11168000 ns] [MONITOR] start asserted
[11173000 ns] [MONITOR] start asserted
[11178000 ns] [MONITOR] start asserted
[11183000 ns] [MONITOR] start asserted
[11188000 ns] [MONITOR] start asserted
[11188000 ns] [MONITOR] Input handshake: data=0xfe4a (pixel #372)
[11193000 ns] [MONITOR] start asserted
[11198000 ns] [MONITOR] start asserted
[11203000 ns] [MONITOR] start asserted
[11208000 ns] [MONITOR] start asserted
[11213000 ns] [MONITOR] start asserted
[11218000 ns] [MONITOR] start asserted
[11218000 ns] [MONITOR] Input handshake: data=0xfdfc (pixel #373)
[11223000 ns] [MONITOR] start asserted
[11228000 ns] [MONITOR] start asserted
[11233000 ns] [MONITOR] start asserted
[11238000 ns] [MONITOR] start asserted
[11243000 ns] [MONITOR] start asserted
[11248000 ns] [MONITOR] start asserted
[11248000 ns] [MONITOR] Input handshake: data=0xff5a (pixel #374)
[11253000 ns] [MONITOR] start asserted
[11258000 ns] [MONITOR] start asserted
[11263000 ns] [MONITOR] start asserted
[11268000 ns] [MONITOR] start asserted
[11273000 ns] [MONITOR] start asserted
[11278000 ns] [MONITOR] start asserted
[11278000 ns] [MONITOR] Input handshake: data=0x025e (pixel #375)
[11283000 ns] [MONITOR] start asserted
[11288000 ns] [MONITOR] start asserted
[11293000 ns] [MONITOR] start asserted
[11298000 ns] [MONITOR] start asserted
[11303000 ns] [MONITOR] start asserted
[11308000 ns] [MONITOR] start asserted
[11308000 ns] [MONITOR] Input handshake: data=0x03c3 (pixel #376)
[11313000 ns] [MONITOR] start asserted
[11318000 ns] [MONITOR] start asserted
[11323000 ns] [MONITOR] start asserted
[11328000 ns] [MONITOR] start asserted
[11333000 ns] [MONITOR] start asserted
[11338000 ns] [MONITOR] start asserted
[11338000 ns] [MONITOR] Input handshake: data=0x0208 (pixel #377)
[11343000 ns] [MONITOR] start asserted
[11348000 ns] [MONITOR] start asserted
[11353000 ns] [MONITOR] start asserted
[11358000 ns] [MONITOR] start asserted
[11363000 ns] [MONITOR] start asserted
[11368000 ns] [MONITOR] start asserted
[11368000 ns] [MONITOR] Input handshake: data=0xfe2a (pixel #378)
[11373000 ns] [MONITOR] start asserted
[11378000 ns] [MONITOR] start asserted
[11383000 ns] [MONITOR] start asserted
[11388000 ns] [MONITOR] start asserted
[11393000 ns] [MONITOR] start asserted
[11398000 ns] [MONITOR] start asserted
[11398000 ns] [MONITOR] Input handshake: data=0xff04 (pixel #379)
[11403000 ns] [MONITOR] start asserted
[11408000 ns] [MONITOR] start asserted
[11413000 ns] [MONITOR] start asserted
[11418000 ns] [MONITOR] start asserted
[11423000 ns] [MONITOR] start asserted
[11428000 ns] [MONITOR] start asserted
[11428000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #380)
[11433000 ns] [MONITOR] start asserted
[11438000 ns] [MONITOR] start asserted
[11443000 ns] [MONITOR] start asserted
[11448000 ns] [MONITOR] start asserted
[11453000 ns] [MONITOR] start asserted
[11458000 ns] [MONITOR] start asserted
[11458000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #381)
[11463000 ns] [MONITOR] start asserted
[11468000 ns] [MONITOR] start asserted
[11473000 ns] [MONITOR] start asserted
[11478000 ns] [MONITOR] start asserted
[11483000 ns] [MONITOR] start asserted
[11488000 ns] [MONITOR] start asserted
[11488000 ns] [MONITOR] Input handshake: data=0x0249 (pixel #382)
[11493000 ns] [MONITOR] start asserted
[11498000 ns] [MONITOR] start asserted
[11503000 ns] [MONITOR] start asserted
[11508000 ns] [MONITOR] start asserted
[11513000 ns] [MONITOR] start asserted
[11518000 ns] [MONITOR] start asserted
[11518000 ns] [MONITOR] Input handshake: data=0x0085 (pixel #383)
[11523000 ns] [MONITOR] start asserted
[11528000 ns] [MONITOR] start asserted
[11533000 ns] [MONITOR] start asserted
[11538000 ns] [MONITOR] start asserted
[11543000 ns] [MONITOR] start asserted
[11548000 ns] [MONITOR] start asserted
[11548000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #384)
[11553000 ns] [MONITOR] start asserted
[11558000 ns] [MONITOR] start asserted
[11563000 ns] [MONITOR] start asserted
[11568000 ns] [MONITOR] start asserted
[11573000 ns] [MONITOR] start asserted
[11578000 ns] [MONITOR] start asserted
[11578000 ns] [MONITOR] Input handshake: data=0xffdc (pixel #385)
[11583000 ns] [MONITOR] start asserted
[11588000 ns] [MONITOR] start asserted
[11593000 ns] [MONITOR] start asserted
[11598000 ns] [MONITOR] start asserted
[11603000 ns] [MONITOR] start asserted
[11608000 ns] [MONITOR] start asserted
[11608000 ns] [MONITOR] Input handshake: data=0xfea3 (pixel #386)
[11613000 ns] [MONITOR] start asserted
[11618000 ns] [MONITOR] start asserted
[11623000 ns] [MONITOR] start asserted
[11628000 ns] [MONITOR] start asserted
[11633000 ns] [MONITOR] start asserted
[11638000 ns] [MONITOR] start asserted
[11638000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #387)
[11643000 ns] [MONITOR] start asserted
[11648000 ns] [MONITOR] start asserted
[11653000 ns] [MONITOR] start asserted
[11658000 ns] [MONITOR] start asserted
[11663000 ns] [MONITOR] start asserted
[11668000 ns] [MONITOR] start asserted
[11668000 ns] [MONITOR] Input handshake: data=0xff27 (pixel #388)
[11673000 ns] [MONITOR] start asserted
[11678000 ns] [MONITOR] start asserted
[11683000 ns] [MONITOR] start asserted
[11688000 ns] [MONITOR] start asserted
[11693000 ns] [MONITOR] start asserted
[11698000 ns] [MONITOR] start asserted
[11698000 ns] [MONITOR] Input handshake: data=0xff8c (pixel #389)
[11703000 ns] [MONITOR] start asserted
[11708000 ns] [MONITOR] start asserted
[11713000 ns] [MONITOR] start asserted
[11718000 ns] [MONITOR] start asserted
[11723000 ns] [MONITOR] start asserted
[11728000 ns] [MONITOR] start asserted
[11728000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #390)
[11733000 ns] [MONITOR] start asserted
[11738000 ns] [MONITOR] start asserted
[11743000 ns] [MONITOR] start asserted
[11748000 ns] [MONITOR] start asserted
[11753000 ns] [MONITOR] start asserted
[11758000 ns] [MONITOR] start asserted
[11758000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #391)
[11763000 ns] [MONITOR] start asserted
[11768000 ns] [MONITOR] start asserted
[11773000 ns] [MONITOR] start asserted
[11778000 ns] [MONITOR] start asserted
[11783000 ns] [MONITOR] start asserted
[11788000 ns] [MONITOR] start asserted
[11788000 ns] [MONITOR] Input handshake: data=0x019f (pixel #392)
[11793000 ns] [MONITOR] start asserted
[11798000 ns] [MONITOR] start asserted
[11803000 ns] [MONITOR] start asserted
[11808000 ns] [MONITOR] start asserted
[11813000 ns] [MONITOR] start asserted
[11818000 ns] [MONITOR] start asserted
[11818000 ns] [MONITOR] Input handshake: data=0x0123 (pixel #393)
[11823000 ns] [MONITOR] start asserted
[11828000 ns] [MONITOR] start asserted
[11833000 ns] [MONITOR] start asserted
[11838000 ns] [MONITOR] start asserted
[11843000 ns] [MONITOR] start asserted
[11848000 ns] [MONITOR] start asserted
[11848000 ns] [MONITOR] Input handshake: data=0x005d (pixel #394)
[11853000 ns] [MONITOR] start asserted
[11858000 ns] [MONITOR] start asserted
[11863000 ns] [MONITOR] start asserted
[11868000 ns] [MONITOR] start asserted
[11873000 ns] [MONITOR] start asserted
[11878000 ns] [MONITOR] start asserted
[11878000 ns] [MONITOR] Input handshake: data=0xff24 (pixel #395)
[11883000 ns] [MONITOR] start asserted
[11888000 ns] [MONITOR] start asserted
[11893000 ns] [MONITOR] start asserted
[11898000 ns] [MONITOR] start asserted
[11903000 ns] [MONITOR] start asserted
[11908000 ns] [MONITOR] start asserted
[11908000 ns] [MONITOR] Input handshake: data=0xfecb (pixel #396)
[11913000 ns] [MONITOR] start asserted
[11918000 ns] [MONITOR] start asserted
[11923000 ns] [MONITOR] start asserted
[11928000 ns] [MONITOR] start asserted
[11933000 ns] [MONITOR] start asserted
[11938000 ns] [MONITOR] start asserted
[11938000 ns] [MONITOR] Input handshake: data=0x0246 (pixel #397)
[11943000 ns] [MONITOR] start asserted
[11948000 ns] [MONITOR] start asserted
[11953000 ns] [MONITOR] start asserted
[11958000 ns] [MONITOR] start asserted
[11963000 ns] [MONITOR] start asserted
[11968000 ns] [MONITOR] start asserted
[11968000 ns] [MONITOR] Input handshake: data=0x0067 (pixel #398)
[11973000 ns] [MONITOR] start asserted
[11978000 ns] [MONITOR] start asserted
[11983000 ns] [MONITOR] start asserted
[11988000 ns] [MONITOR] start asserted
[11993000 ns] [MONITOR] start asserted
[11998000 ns] [MONITOR] start asserted
[11998000 ns] [MONITOR] Input handshake: data=0x0099 (pixel #399)
[12003000 ns] [MONITOR] start asserted
[12008000 ns] [MONITOR] start asserted
[12013000 ns] [MONITOR] start asserted
[12018000 ns] [MONITOR] start asserted
[12023000 ns] [MONITOR] start asserted
[12028000 ns] [MONITOR] start asserted
[12028000 ns] [MONITOR] Input handshake: data=0x0300 (pixel #400)
[12033000 ns] [MONITOR] start asserted
[12038000 ns] [MONITOR] start asserted
[12043000 ns] [MONITOR] start asserted
[12048000 ns] [MONITOR] start asserted
[12053000 ns] [MONITOR] start asserted
[12058000 ns] [MONITOR] start asserted
[12058000 ns] [MONITOR] Input handshake: data=0x012b (pixel #401)
[12063000 ns] [MONITOR] start asserted
[12068000 ns] [MONITOR] start asserted
[12073000 ns] [MONITOR] start asserted
[12078000 ns] [MONITOR] start asserted
[12083000 ns] [MONITOR] start asserted
[12088000 ns] [MONITOR] start asserted
[12088000 ns] [MONITOR] Input handshake: data=0x0098 (pixel #402)
[12093000 ns] [MONITOR] start asserted
[12098000 ns] [MONITOR] start asserted
[12103000 ns] [MONITOR] start asserted
[12108000 ns] [MONITOR] start asserted
[12113000 ns] [MONITOR] start asserted
[12118000 ns] [MONITOR] start asserted
[12118000 ns] [MONITOR] Input handshake: data=0xfcef (pixel #403)
[12123000 ns] [MONITOR] start asserted
[12128000 ns] [MONITOR] start asserted
[12133000 ns] [MONITOR] start asserted
[12138000 ns] [MONITOR] start asserted
[12143000 ns] [MONITOR] start asserted
[12148000 ns] [MONITOR] start asserted
[12148000 ns] [MONITOR] Input handshake: data=0xfc82 (pixel #404)
[12153000 ns] [MONITOR] start asserted
[12158000 ns] [MONITOR] start asserted
[12163000 ns] [MONITOR] start asserted
[12168000 ns] [MONITOR] start asserted
[12173000 ns] [MONITOR] start asserted
[12178000 ns] [MONITOR] start asserted
[12178000 ns] [MONITOR] Input handshake: data=0xfefe (pixel #405)
[12183000 ns] [MONITOR] start asserted
[12188000 ns] [MONITOR] start asserted
[12193000 ns] [MONITOR] start asserted
[12198000 ns] [MONITOR] start asserted
[12203000 ns] [MONITOR] start asserted
[12208000 ns] [MONITOR] start asserted
[12208000 ns] [MONITOR] Input handshake: data=0xfe33 (pixel #406)
[12213000 ns] [MONITOR] start asserted
[12218000 ns] [MONITOR] start asserted
[12223000 ns] [MONITOR] start asserted
[12228000 ns] [MONITOR] start asserted
[12233000 ns] [MONITOR] start asserted
[12238000 ns] [MONITOR] start asserted
[12238000 ns] [MONITOR] Input handshake: data=0x01d1 (pixel #407)
[12243000 ns] [MONITOR] start asserted
[12248000 ns] [MONITOR] start asserted
[12253000 ns] [MONITOR] start asserted
[12258000 ns] [MONITOR] start asserted
[12263000 ns] [MONITOR] start asserted
[12268000 ns] [MONITOR] start asserted
[12268000 ns] [MONITOR] Input handshake: data=0x03e0 (pixel #408)
[12273000 ns] [MONITOR] start asserted
[12278000 ns] [MONITOR] start asserted
[12283000 ns] [MONITOR] start asserted
[12288000 ns] [MONITOR] start asserted
[12293000 ns] [MONITOR] start asserted
[12298000 ns] [MONITOR] start asserted
[12298000 ns] [MONITOR] Input handshake: data=0x00ee (pixel #409)
[12303000 ns] [MONITOR] start asserted
[12308000 ns] [MONITOR] start asserted
[12313000 ns] [MONITOR] start asserted
[12318000 ns] [MONITOR] start asserted
[12323000 ns] [MONITOR] start asserted
[12328000 ns] [MONITOR] start asserted
[12328000 ns] [MONITOR] Input handshake: data=0x00d6 (pixel #410)
[12333000 ns] [MONITOR] start asserted
[12338000 ns] [MONITOR] start asserted
[12343000 ns] [MONITOR] start asserted
[12348000 ns] [MONITOR] start asserted
[12353000 ns] [MONITOR] start asserted
[12358000 ns] [MONITOR] start asserted
[12358000 ns] [MONITOR] Input handshake: data=0xfef4 (pixel #411)
[12363000 ns] [MONITOR] start asserted
[12368000 ns] [MONITOR] start asserted
[12373000 ns] [MONITOR] start asserted
[12378000 ns] [MONITOR] start asserted
[12383000 ns] [MONITOR] start asserted
[12388000 ns] [MONITOR] start asserted
[12388000 ns] [MONITOR] Input handshake: data=0xfd26 (pixel #412)
[12393000 ns] [MONITOR] start asserted
[12398000 ns] [MONITOR] start asserted
[12403000 ns] [MONITOR] start asserted
[12408000 ns] [MONITOR] start asserted
[12413000 ns] [MONITOR] start asserted
[12418000 ns] [MONITOR] start asserted
[12418000 ns] [MONITOR] Input handshake: data=0xfe19 (pixel #413)
[12423000 ns] [MONITOR] start asserted
[12428000 ns] [MONITOR] start asserted
[12433000 ns] [MONITOR] start asserted
[12438000 ns] [MONITOR] start asserted
[12443000 ns] [MONITOR] start asserted
[12448000 ns] [MONITOR] start asserted
[12448000 ns] [MONITOR] Input handshake: data=0xfedf (pixel #414)
[12453000 ns] [MONITOR] start asserted
[12458000 ns] [MONITOR] start asserted
[12463000 ns] [MONITOR] start asserted
[12468000 ns] [MONITOR] start asserted
[12473000 ns] [MONITOR] start asserted
[12478000 ns] [MONITOR] start asserted
[12478000 ns] [MONITOR] Input handshake: data=0x002b (pixel #415)
[12483000 ns] [MONITOR] start asserted
[12488000 ns] [MONITOR] start asserted
[12493000 ns] [MONITOR] start asserted
[12498000 ns] [MONITOR] start asserted
[12503000 ns] [MONITOR] start asserted
[12508000 ns] [MONITOR] start asserted
[12508000 ns] [MONITOR] Input handshake: data=0x0177 (pixel #416)
[12513000 ns] [MONITOR] start asserted
[12518000 ns] [MONITOR] start asserted
[12523000 ns] [MONITOR] start asserted
[12528000 ns] [MONITOR] start asserted
[12533000 ns] [MONITOR] start asserted
[12538000 ns] [MONITOR] start asserted
[12538000 ns] [MONITOR] Input handshake: data=0x012a (pixel #417)
[12543000 ns] [MONITOR] start asserted
[12548000 ns] [MONITOR] start asserted
[12553000 ns] [MONITOR] start asserted
[12558000 ns] [MONITOR] start asserted
[12563000 ns] [MONITOR] start asserted
[12568000 ns] [MONITOR] start asserted
[12568000 ns] [MONITOR] Input handshake: data=0x01a7 (pixel #418)
[12573000 ns] [MONITOR] start asserted
[12578000 ns] [MONITOR] start asserted
[12583000 ns] [MONITOR] start asserted
[12588000 ns] [MONITOR] start asserted
[12593000 ns] [MONITOR] start asserted
[12598000 ns] [MONITOR] start asserted
[12598000 ns] [MONITOR] Input handshake: data=0x010d (pixel #419)
[12603000 ns] [MONITOR] start asserted
[12608000 ns] [MONITOR] start asserted
[12613000 ns] [MONITOR] start asserted
[12618000 ns] [MONITOR] start asserted
[12623000 ns] [MONITOR] start asserted
[12628000 ns] [MONITOR] start asserted
[12628000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #420)
[12633000 ns] [MONITOR] start asserted
[12638000 ns] [MONITOR] start asserted
[12643000 ns] [MONITOR] start asserted
[12648000 ns] [MONITOR] start asserted
[12653000 ns] [MONITOR] start asserted
[12658000 ns] [MONITOR] start asserted
[12658000 ns] [MONITOR] Input handshake: data=0xff7a (pixel #421)
[12663000 ns] [MONITOR] start asserted
[12668000 ns] [MONITOR] start asserted
[12673000 ns] [MONITOR] start asserted
[12678000 ns] [MONITOR] start asserted
[12683000 ns] [MONITOR] start asserted
[12688000 ns] [MONITOR] start asserted
[12688000 ns] [MONITOR] Input handshake: data=0xff5f (pixel #422)
[12693000 ns] [MONITOR] start asserted
[12698000 ns] [MONITOR] start asserted
[12703000 ns] [MONITOR] start asserted
[12708000 ns] [MONITOR] start asserted
[12713000 ns] [MONITOR] start asserted
[12718000 ns] [MONITOR] start asserted
[12718000 ns] [MONITOR] Input handshake: data=0xff14 (pixel #423)
[12723000 ns] [MONITOR] start asserted
[12728000 ns] [MONITOR] start asserted
[12733000 ns] [MONITOR] start asserted
[12738000 ns] [MONITOR] start asserted
[12743000 ns] [MONITOR] start asserted
[12748000 ns] [MONITOR] start asserted
[12748000 ns] [MONITOR] Input handshake: data=0x00a1 (pixel #424)
[12753000 ns] [MONITOR] start asserted
[12758000 ns] [MONITOR] start asserted
[12763000 ns] [MONITOR] start asserted
[12768000 ns] [MONITOR] start asserted
[12773000 ns] [MONITOR] start asserted
[12778000 ns] [MONITOR] start asserted
[12778000 ns] [MONITOR] Input handshake: data=0x01cf (pixel #425)
[12783000 ns] [MONITOR] start asserted
[12788000 ns] [MONITOR] start asserted
[12793000 ns] [MONITOR] start asserted
[12798000 ns] [MONITOR] start asserted
[12803000 ns] [MONITOR] start asserted
[12808000 ns] [MONITOR] start asserted
[12808000 ns] [MONITOR] Input handshake: data=0x00ca (pixel #426)
[12813000 ns] [MONITOR] start asserted
[12818000 ns] [MONITOR] start asserted
[12823000 ns] [MONITOR] start asserted
[12828000 ns] [MONITOR] start asserted
[12833000 ns] [MONITOR] start asserted
[12838000 ns] [MONITOR] start asserted
[12838000 ns] [MONITOR] Input handshake: data=0xff89 (pixel #427)
[12843000 ns] [MONITOR] start asserted
[12848000 ns] [MONITOR] start asserted
[12853000 ns] [MONITOR] start asserted
[12858000 ns] [MONITOR] start asserted
[12863000 ns] [MONITOR] start asserted
[12868000 ns] [MONITOR] start asserted
[12868000 ns] [MONITOR] Input handshake: data=0x002b (pixel #428)
[12873000 ns] [MONITOR] start asserted
[12878000 ns] [MONITOR] start asserted
[12883000 ns] [MONITOR] start asserted
[12888000 ns] [MONITOR] start asserted
[12893000 ns] [MONITOR] start asserted
[12898000 ns] [MONITOR] start asserted
[12898000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #429)
[12903000 ns] [MONITOR] start asserted
[12908000 ns] [MONITOR] start asserted
[12913000 ns] [MONITOR] start asserted
[12918000 ns] [MONITOR] start asserted
[12923000 ns] [MONITOR] start asserted
[12928000 ns] [MONITOR] start asserted
[12928000 ns] [MONITOR] Input handshake: data=0xfca3 (pixel #430)
[12933000 ns] [MONITOR] start asserted
[12938000 ns] [MONITOR] start asserted
[12943000 ns] [MONITOR] start asserted
[12948000 ns] [MONITOR] start asserted
[12953000 ns] [MONITOR] start asserted
[12958000 ns] [MONITOR] start asserted
[12958000 ns] [MONITOR] Input handshake: data=0xfd21 (pixel #431)
[12963000 ns] [MONITOR] start asserted
[12968000 ns] [MONITOR] start asserted
[12973000 ns] [MONITOR] start asserted
[12978000 ns] [MONITOR] start asserted
[12983000 ns] [MONITOR] start asserted
[12988000 ns] [MONITOR] start asserted
[12988000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #432)
[12993000 ns] [MONITOR] start asserted
[12998000 ns] [MONITOR] start asserted
[13003000 ns] [MONITOR] start asserted
[13008000 ns] [MONITOR] start asserted
[13013000 ns] [MONITOR] start asserted
[13018000 ns] [MONITOR] start asserted
[13018000 ns] [MONITOR] Input handshake: data=0x0305 (pixel #433)
[13023000 ns] [MONITOR] start asserted
[13028000 ns] [MONITOR] start asserted
[13033000 ns] [MONITOR] start asserted
[13038000 ns] [MONITOR] start asserted
[13043000 ns] [MONITOR] start asserted
[13048000 ns] [MONITOR] start asserted
[13048000 ns] [MONITOR] Input handshake: data=0xff49 (pixel #434)
[13053000 ns] [MONITOR] start asserted
[13058000 ns] [MONITOR] start asserted
[13063000 ns] [MONITOR] start asserted
[13068000 ns] [MONITOR] start asserted
[13073000 ns] [MONITOR] start asserted
[13078000 ns] [MONITOR] start asserted
[13078000 ns] [MONITOR] Input handshake: data=0xfdd9 (pixel #435)
[13083000 ns] [MONITOR] start asserted
[13088000 ns] [MONITOR] start asserted
[13093000 ns] [MONITOR] start asserted
[13098000 ns] [MONITOR] start asserted
[13103000 ns] [MONITOR] start asserted
[13108000 ns] [MONITOR] start asserted
[13108000 ns] [MONITOR] Input handshake: data=0xfeb1 (pixel #436)
[13113000 ns] [MONITOR] start asserted
[13118000 ns] [MONITOR] start asserted
[13123000 ns] [MONITOR] start asserted
[13128000 ns] [MONITOR] start asserted
[13133000 ns] [MONITOR] start asserted
[13138000 ns] [MONITOR] start asserted
[13138000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #437)
[13143000 ns] [MONITOR] start asserted
[13148000 ns] [MONITOR] start asserted
[13153000 ns] [MONITOR] start asserted
[13158000 ns] [MONITOR] start asserted
[13163000 ns] [MONITOR] start asserted
[13168000 ns] [MONITOR] start asserted
[13168000 ns] [MONITOR] Input handshake: data=0x021b (pixel #438)
[13173000 ns] [MONITOR] start asserted
[13178000 ns] [MONITOR] start asserted
[13183000 ns] [MONITOR] start asserted
[13188000 ns] [MONITOR] start asserted
[13193000 ns] [MONITOR] start asserted
[13198000 ns] [MONITOR] start asserted
[13198000 ns] [MONITOR] Input handshake: data=0x03a8 (pixel #439)
[13203000 ns] [MONITOR] start asserted
[13208000 ns] [MONITOR] start asserted
[13213000 ns] [MONITOR] start asserted
[13218000 ns] [MONITOR] start asserted
[13223000 ns] [MONITOR] start asserted
[13228000 ns] [MONITOR] start asserted
[13228000 ns] [MONITOR] Input handshake: data=0x008a (pixel #440)
[13233000 ns] [MONITOR] start asserted
[13238000 ns] [MONITOR] start asserted
[13243000 ns] [MONITOR] start asserted
[13248000 ns] [MONITOR] start asserted
[13253000 ns] [MONITOR] start asserted
[13258000 ns] [MONITOR] start asserted
[13258000 ns] [MONITOR] Input handshake: data=0xffe7 (pixel #441)
[13263000 ns] [MONITOR] start asserted
[13268000 ns] [MONITOR] start asserted
[13273000 ns] [MONITOR] start asserted
[13278000 ns] [MONITOR] start asserted
[13283000 ns] [MONITOR] start asserted
[13288000 ns] [MONITOR] start asserted
[13288000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #442)
[13293000 ns] [MONITOR] start asserted
[13298000 ns] [MONITOR] start asserted
[13303000 ns] [MONITOR] start asserted
[13308000 ns] [MONITOR] start asserted
[13313000 ns] [MONITOR] start asserted
[13318000 ns] [MONITOR] start asserted
[13318000 ns] [MONITOR] Input handshake: data=0xfe8e (pixel #443)
[13323000 ns] [MONITOR] start asserted
[13328000 ns] [MONITOR] start asserted
[13333000 ns] [MONITOR] start asserted
[13338000 ns] [MONITOR] start asserted
[13343000 ns] [MONITOR] start asserted
[13348000 ns] [MONITOR] start asserted
[13348000 ns] [MONITOR] Input handshake: data=0x000e (pixel #444)
[13353000 ns] [MONITOR] start asserted
[13358000 ns] [MONITOR] start asserted
[13363000 ns] [MONITOR] start asserted
[13368000 ns] [MONITOR] start asserted
[13373000 ns] [MONITOR] start asserted
[13378000 ns] [MONITOR] start asserted
[13378000 ns] [MONITOR] Input handshake: data=0xffa9 (pixel #445)
[13383000 ns] [MONITOR] start asserted
[13388000 ns] [MONITOR] start asserted
[13393000 ns] [MONITOR] start asserted
[13398000 ns] [MONITOR] start asserted
[13403000 ns] [MONITOR] start asserted
[13408000 ns] [MONITOR] start asserted
[13408000 ns] [MONITOR] Input handshake: data=0xfd13 (pixel #446)
[13413000 ns] [MONITOR] start asserted
[13418000 ns] [MONITOR] start asserted
[13423000 ns] [MONITOR] start asserted
[13428000 ns] [MONITOR] start asserted
[13433000 ns] [MONITOR] start asserted
[13438000 ns] [MONITOR] start asserted
[13438000 ns] [MONITOR] Input handshake: data=0xfcc1 (pixel #447)
[13443000 ns] [MONITOR] start asserted
[13448000 ns] [MONITOR] start asserted
[13453000 ns] [MONITOR] start asserted
[13458000 ns] [MONITOR] start asserted
[13463000 ns] [MONITOR] start asserted
[13468000 ns] [MONITOR] start asserted
[13468000 ns] [MONITOR] Input handshake: data=0x0026 (pixel #448)
[13473000 ns] [MONITOR] start asserted
[13478000 ns] [MONITOR] start asserted
[13483000 ns] [MONITOR] start asserted
[13488000 ns] [MONITOR] start asserted
[13493000 ns] [MONITOR] start asserted
[13498000 ns] [MONITOR] start asserted
[13498000 ns] [MONITOR] Input handshake: data=0x01d4 (pixel #449)
[13503000 ns] [MONITOR] start asserted
[13508000 ns] [MONITOR] start asserted
[13513000 ns] [MONITOR] start asserted
[13518000 ns] [MONITOR] start asserted
[13523000 ns] [MONITOR] start asserted
[13528000 ns] [MONITOR] start asserted
[13528000 ns] [MONITOR] Input handshake: data=0x028b (pixel #450)
[13533000 ns] [MONITOR] start asserted
[13538000 ns] [MONITOR] start asserted
[13543000 ns] [MONITOR] start asserted
[13548000 ns] [MONITOR] start asserted
[13553000 ns] [MONITOR] start asserted
[13558000 ns] [MONITOR] start asserted
[13558000 ns] [MONITOR] Input handshake: data=0x002b (pixel #451)
[13563000 ns] [MONITOR] start asserted
[13568000 ns] [MONITOR] start asserted
[13573000 ns] [MONITOR] start asserted
[13578000 ns] [MONITOR] start asserted
[13583000 ns] [MONITOR] start asserted
[13588000 ns] [MONITOR] start asserted
[13588000 ns] [MONITOR] Input handshake: data=0xfe09 (pixel #452)
[13593000 ns] [MONITOR] start asserted
[13598000 ns] [MONITOR] start asserted
[13603000 ns] [MONITOR] start asserted
[13608000 ns] [MONITOR] start asserted
[13613000 ns] [MONITOR] start asserted
[13618000 ns] [MONITOR] start asserted
[13618000 ns] [MONITOR] Input handshake: data=0x00c9 (pixel #453)
[13623000 ns] [MONITOR] start asserted
[13628000 ns] [MONITOR] start asserted
[13633000 ns] [MONITOR] start asserted
[13638000 ns] [MONITOR] start asserted
[13643000 ns] [MONITOR] start asserted
[13648000 ns] [MONITOR] start asserted
[13648000 ns] [MONITOR] Input handshake: data=0x011d (pixel #454)
[13653000 ns] [MONITOR] start asserted
[13658000 ns] [MONITOR] start asserted
[13663000 ns] [MONITOR] start asserted
[13668000 ns] [MONITOR] start asserted
[13673000 ns] [MONITOR] start asserted
[13678000 ns] [MONITOR] start asserted
[13678000 ns] [MONITOR] Input handshake: data=0xfe44 (pixel #455)
[13683000 ns] [MONITOR] start asserted
[13688000 ns] [MONITOR] start asserted
[13693000 ns] [MONITOR] start asserted
[13698000 ns] [MONITOR] start asserted
[13703000 ns] [MONITOR] start asserted
[13708000 ns] [MONITOR] start asserted
[13708000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #456)
[13713000 ns] [MONITOR] start asserted
[13718000 ns] [MONITOR] start asserted
[13723000 ns] [MONITOR] start asserted
[13728000 ns] [MONITOR] start asserted
[13733000 ns] [MONITOR] start asserted
[13738000 ns] [MONITOR] start asserted
[13738000 ns] [MONITOR] Input handshake: data=0x0359 (pixel #457)
[13743000 ns] [MONITOR] start asserted
[13748000 ns] [MONITOR] start asserted
[13753000 ns] [MONITOR] start asserted
[13758000 ns] [MONITOR] start asserted
[13763000 ns] [MONITOR] start asserted
[13768000 ns] [MONITOR] start asserted
[13768000 ns] [MONITOR] Input handshake: data=0x0166 (pixel #458)
[13773000 ns] [MONITOR] start asserted
[13778000 ns] [MONITOR] start asserted
[13783000 ns] [MONITOR] start asserted
[13788000 ns] [MONITOR] start asserted
[13793000 ns] [MONITOR] start asserted
[13798000 ns] [MONITOR] start asserted
[13798000 ns] [MONITOR] Input handshake: data=0xffea (pixel #459)
[13803000 ns] [MONITOR] start asserted
[13808000 ns] [MONITOR] start asserted
[13813000 ns] [MONITOR] start asserted
[13818000 ns] [MONITOR] start asserted
[13823000 ns] [MONITOR] start asserted
[13828000 ns] [MONITOR] start asserted
[13828000 ns] [MONITOR] Input handshake: data=0x00d7 (pixel #460)
[13833000 ns] [MONITOR] start asserted
[13838000 ns] [MONITOR] start asserted
[13843000 ns] [MONITOR] start asserted
[13848000 ns] [MONITOR] start asserted
[13853000 ns] [MONITOR] start asserted
[13858000 ns] [MONITOR] start asserted
[13858000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #461)
[13863000 ns] [MONITOR] start asserted
[13868000 ns] [MONITOR] start asserted
[13873000 ns] [MONITOR] start asserted
[13878000 ns] [MONITOR] start asserted
[13883000 ns] [MONITOR] start asserted
[13888000 ns] [MONITOR] start asserted
[13888000 ns] [MONITOR] Input handshake: data=0xfc8d (pixel #462)
[13893000 ns] [MONITOR] start asserted
[13898000 ns] [MONITOR] start asserted
[13903000 ns] [MONITOR] start asserted
[13908000 ns] [MONITOR] start asserted
[13913000 ns] [MONITOR] start asserted
[13918000 ns] [MONITOR] start asserted
[13918000 ns] [MONITOR] Input handshake: data=0xff32 (pixel #463)
[13923000 ns] [MONITOR] start asserted
[13928000 ns] [MONITOR] start asserted
[13933000 ns] [MONITOR] start asserted
[13938000 ns] [MONITOR] start asserted
[13943000 ns] [MONITOR] start asserted
[13948000 ns] [MONITOR] start asserted
[13948000 ns] [MONITOR] Input handshake: data=0x0126 (pixel #464)
[13953000 ns] [MONITOR] start asserted
[13958000 ns] [MONITOR] start asserted
[13963000 ns] [MONITOR] start asserted
[13968000 ns] [MONITOR] start asserted
[13973000 ns] [MONITOR] start asserted
[13978000 ns] [MONITOR] start asserted
[13978000 ns] [MONITOR] Input handshake: data=0xff80 (pixel #465)
[13983000 ns] [MONITOR] start asserted
[13988000 ns] [MONITOR] start asserted
[13993000 ns] [MONITOR] start asserted
[13998000 ns] [MONITOR] start asserted
[14003000 ns] [MONITOR] start asserted
[14008000 ns] [MONITOR] start asserted
[14008000 ns] [MONITOR] Input handshake: data=0xff64 (pixel #466)
[14013000 ns] [MONITOR] start asserted
[14018000 ns] [MONITOR] start asserted
[14023000 ns] [MONITOR] start asserted
[14028000 ns] [MONITOR] start asserted
[14033000 ns] [MONITOR] start asserted
[14038000 ns] [MONITOR] start asserted
[14038000 ns] [MONITOR] Input handshake: data=0xffe9 (pixel #467)
[14043000 ns] [MONITOR] start asserted
[14048000 ns] [MONITOR] start asserted
[14053000 ns] [MONITOR] start asserted
[14058000 ns] [MONITOR] start asserted
[14063000 ns] [MONITOR] start asserted
[14068000 ns] [MONITOR] start asserted
[14068000 ns] [MONITOR] Input handshake: data=0xffca (pixel #468)
[14073000 ns] [MONITOR] start asserted
[14078000 ns] [MONITOR] start asserted
[14083000 ns] [MONITOR] start asserted
[14088000 ns] [MONITOR] start asserted
[14093000 ns] [MONITOR] start asserted
[14098000 ns] [MONITOR] start asserted
[14098000 ns] [MONITOR] Input handshake: data=0xff15 (pixel #469)
[14103000 ns] [MONITOR] start asserted
[14108000 ns] [MONITOR] start asserted
[14113000 ns] [MONITOR] start asserted
[14118000 ns] [MONITOR] start asserted
[14123000 ns] [MONITOR] start asserted
[14128000 ns] [MONITOR] start asserted
[14128000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #470)
[14133000 ns] [MONITOR] start asserted
[14138000 ns] [MONITOR] start asserted
[14143000 ns] [MONITOR] start asserted
[14148000 ns] [MONITOR] start asserted
[14153000 ns] [MONITOR] start asserted
[14158000 ns] [MONITOR] start asserted
[14158000 ns] [MONITOR] Input handshake: data=0x02e1 (pixel #471)
[14163000 ns] [MONITOR] start asserted
[14168000 ns] [MONITOR] start asserted
[14173000 ns] [MONITOR] start asserted
[14178000 ns] [MONITOR] start asserted
[14183000 ns] [MONITOR] start asserted
[14188000 ns] [MONITOR] start asserted
[14188000 ns] [MONITOR] Input handshake: data=0x0199 (pixel #472)
[14193000 ns] [MONITOR] start asserted
[14198000 ns] [MONITOR] start asserted
[14203000 ns] [MONITOR] start asserted
[14208000 ns] [MONITOR] start asserted
[14213000 ns] [MONITOR] start asserted
[14218000 ns] [MONITOR] start asserted
[14218000 ns] [MONITOR] Input handshake: data=0xfe9c (pixel #473)
[14223000 ns] [MONITOR] start asserted
[14228000 ns] [MONITOR] start asserted
[14233000 ns] [MONITOR] start asserted
[14238000 ns] [MONITOR] start asserted
[14243000 ns] [MONITOR] start asserted
[14248000 ns] [MONITOR] start asserted
[14248000 ns] [MONITOR] Input handshake: data=0x0009 (pixel #474)
[14253000 ns] [MONITOR] start asserted
[14258000 ns] [MONITOR] start asserted
[14263000 ns] [MONITOR] start asserted
[14268000 ns] [MONITOR] start asserted
[14273000 ns] [MONITOR] start asserted
[14278000 ns] [MONITOR] start asserted
[14278000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #475)
[14283000 ns] [MONITOR] start asserted
[14288000 ns] [MONITOR] start asserted
[14293000 ns] [MONITOR] start asserted
[14298000 ns] [MONITOR] start asserted
[14303000 ns] [MONITOR] start asserted
[14308000 ns] [MONITOR] start asserted
[14308000 ns] [MONITOR] Input handshake: data=0xfe94 (pixel #476)
[14313000 ns] [MONITOR] start asserted
[14318000 ns] [MONITOR] start asserted
[14323000 ns] [MONITOR] start asserted
[14328000 ns] [MONITOR] start asserted
[14333000 ns] [MONITOR] start asserted
[14338000 ns] [MONITOR] start asserted
[14338000 ns] [MONITOR] Input handshake: data=0x0045 (pixel #477)
[14343000 ns] [MONITOR] start asserted
[14348000 ns] [MONITOR] start asserted
[14353000 ns] [MONITOR] start asserted
[14358000 ns] [MONITOR] start asserted
[14363000 ns] [MONITOR] start asserted
[14368000 ns] [MONITOR] start asserted
[14368000 ns] [MONITOR] Input handshake: data=0xffb9 (pixel #478)
[14373000 ns] [MONITOR] start asserted
[14378000 ns] [MONITOR] start asserted
[14383000 ns] [MONITOR] start asserted
[14388000 ns] [MONITOR] start asserted
[14393000 ns] [MONITOR] start asserted
[14398000 ns] [MONITOR] start asserted
[14398000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #479)
[14403000 ns] [MONITOR] start asserted
[14408000 ns] [MONITOR] start asserted
[14413000 ns] [MONITOR] start asserted
[14418000 ns] [MONITOR] start asserted
[14423000 ns] [MONITOR] start asserted
[14428000 ns] [MONITOR] start asserted
[14428000 ns] [MONITOR] Input handshake: data=0x00ea (pixel #480)
[14433000 ns] [MONITOR] start asserted
[14438000 ns] [MONITOR] start asserted
[14443000 ns] [MONITOR] start asserted
[14448000 ns] [MONITOR] start asserted
[14453000 ns] [MONITOR] start asserted
[14458000 ns] [MONITOR] start asserted
[14458000 ns] [MONITOR] Input handshake: data=0x01df (pixel #481)
[14463000 ns] [MONITOR] start asserted
[14468000 ns] [MONITOR] start asserted
[14473000 ns] [MONITOR] start asserted
[14478000 ns] [MONITOR] start asserted
[14483000 ns] [MONITOR] start asserted
[14488000 ns] [MONITOR] start asserted
[14488000 ns] [MONITOR] Input handshake: data=0x00c8 (pixel #482)
[14493000 ns] [MONITOR] start asserted
[14498000 ns] [MONITOR] start asserted
[14503000 ns] [MONITOR] start asserted
[14508000 ns] [MONITOR] start asserted
[14513000 ns] [MONITOR] start asserted
[14518000 ns] [MONITOR] start asserted
[14518000 ns] [MONITOR] Input handshake: data=0xfeb1 (pixel #483)
[14523000 ns] [MONITOR] start asserted
[14528000 ns] [MONITOR] start asserted
[14533000 ns] [MONITOR] start asserted
[14538000 ns] [MONITOR] start asserted
[14543000 ns] [MONITOR] start asserted
[14548000 ns] [MONITOR] start asserted
[14548000 ns] [MONITOR] Input handshake: data=0xfee6 (pixel #484)
[14553000 ns] [MONITOR] start asserted
[14558000 ns] [MONITOR] start asserted
[14563000 ns] [MONITOR] start asserted
[14568000 ns] [MONITOR] start asserted
[14573000 ns] [MONITOR] start asserted
[14578000 ns] [MONITOR] start asserted
[14578000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #485)
[14583000 ns] [MONITOR] start asserted
[14588000 ns] [MONITOR] start asserted
[14593000 ns] [MONITOR] start asserted
[14598000 ns] [MONITOR] start asserted
[14603000 ns] [MONITOR] start asserted
[14608000 ns] [MONITOR] start asserted
[14608000 ns] [MONITOR] Input handshake: data=0xff86 (pixel #486)
[14613000 ns] [MONITOR] start asserted
[14618000 ns] [MONITOR] start asserted
[14623000 ns] [MONITOR] start asserted
[14628000 ns] [MONITOR] start asserted
[14633000 ns] [MONITOR] start asserted
[14638000 ns] [MONITOR] start asserted
[14638000 ns] [MONITOR] Input handshake: data=0x01cc (pixel #487)
[14643000 ns] [MONITOR] start asserted
[14648000 ns] [MONITOR] start asserted
[14653000 ns] [MONITOR] start asserted
[14658000 ns] [MONITOR] start asserted
[14663000 ns] [MONITOR] start asserted
[14668000 ns] [MONITOR] start asserted
[14668000 ns] [MONITOR] Input handshake: data=0x01a0 (pixel #488)
[14673000 ns] [MONITOR] start asserted
[14678000 ns] [MONITOR] start asserted
[14683000 ns] [MONITOR] start asserted
[14688000 ns] [MONITOR] start asserted
[14693000 ns] [MONITOR] start asserted
[14698000 ns] [MONITOR] start asserted
[14698000 ns] [MONITOR] Input handshake: data=0xffd7 (pixel #489)
[14703000 ns] [MONITOR] start asserted
[14708000 ns] [MONITOR] start asserted
[14713000 ns] [MONITOR] start asserted
[14718000 ns] [MONITOR] start asserted
[14723000 ns] [MONITOR] start asserted
[14728000 ns] [MONITOR] start asserted
[14728000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #490)
[14733000 ns] [MONITOR] start asserted
[14738000 ns] [MONITOR] start asserted
[14743000 ns] [MONITOR] start asserted
[14748000 ns] [MONITOR] start asserted
[14753000 ns] [MONITOR] start asserted
[14758000 ns] [MONITOR] start asserted
[14758000 ns] [MONITOR] Input handshake: data=0xfe3f (pixel #491)
[14763000 ns] [MONITOR] start asserted
[14768000 ns] [MONITOR] start asserted
[14773000 ns] [MONITOR] start asserted
[14778000 ns] [MONITOR] start asserted
[14783000 ns] [MONITOR] start asserted
[14788000 ns] [MONITOR] start asserted
[14788000 ns] [MONITOR] Input handshake: data=0xfdb1 (pixel #492)
[14793000 ns] [MONITOR] start asserted
[14798000 ns] [MONITOR] start asserted
[14803000 ns] [MONITOR] start asserted
[14808000 ns] [MONITOR] start asserted
[14813000 ns] [MONITOR] start asserted
[14818000 ns] [MONITOR] start asserted
[14818000 ns] [MONITOR] Input handshake: data=0xffed (pixel #493)
[14823000 ns] [MONITOR] start asserted
[14828000 ns] [MONITOR] start asserted
[14833000 ns] [MONITOR] start asserted
[14838000 ns] [MONITOR] start asserted
[14843000 ns] [MONITOR] start asserted
[14848000 ns] [MONITOR] start asserted
[14848000 ns] [MONITOR] Input handshake: data=0x011f (pixel #494)
[14853000 ns] [MONITOR] start asserted
[14858000 ns] [MONITOR] start asserted
[14863000 ns] [MONITOR] start asserted
[14868000 ns] [MONITOR] start asserted
[14873000 ns] [MONITOR] start asserted
[14878000 ns] [MONITOR] start asserted
[14878000 ns] [MONITOR] Input handshake: data=0x0085 (pixel #495)
[14883000 ns] [MONITOR] start asserted
[14888000 ns] [MONITOR] start asserted
[14893000 ns] [MONITOR] start asserted
[14898000 ns] [MONITOR] start asserted
[14903000 ns] [MONITOR] start asserted
[14908000 ns] [MONITOR] start asserted
[14908000 ns] [MONITOR] Input handshake: data=0x033f (pixel #496)
[14913000 ns] [MONITOR] start asserted
[14918000 ns] [MONITOR] start asserted
[14923000 ns] [MONITOR] start asserted
[14928000 ns] [MONITOR] start asserted
[14933000 ns] [MONITOR] start asserted
[14938000 ns] [MONITOR] start asserted
[14938000 ns] [MONITOR] Input handshake: data=0x0178 (pixel #497)
[14943000 ns] [MONITOR] start asserted
[14948000 ns] [MONITOR] start asserted
[14953000 ns] [MONITOR] start asserted
[14958000 ns] [MONITOR] start asserted
[14963000 ns] [MONITOR] start asserted
[14968000 ns] [MONITOR] start asserted
[14968000 ns] [MONITOR] Input handshake: data=0x000f (pixel #498)
[14973000 ns] [MONITOR] start asserted
[14978000 ns] [MONITOR] start asserted
[14983000 ns] [MONITOR] start asserted
[14988000 ns] [MONITOR] start asserted
[14993000 ns] [MONITOR] start asserted
[14998000 ns] [MONITOR] start asserted
[14998000 ns] [MONITOR] Input handshake: data=0x00ce (pixel #499)
[15003000 ns] [MONITOR] start asserted
[15008000 ns] [MONITOR] start asserted
[15013000 ns] [MONITOR] start asserted
[15018000 ns] [MONITOR] start asserted
[15023000 ns] [MONITOR] start asserted
[15028000 ns] [MONITOR] start asserted
[15028000 ns] [MONITOR] Input handshake: data=0xffa5 (pixel #500)
[15033000 ns] [MONITOR] start asserted
[15038000 ns] [MONITOR] start asserted
[15043000 ns] [MONITOR] start asserted
[15048000 ns] [MONITOR] start asserted
[15053000 ns] [MONITOR] start asserted
[15058000 ns] [MONITOR] start asserted
[15058000 ns] [MONITOR] Input handshake: data=0xffd8 (pixel #501)
[15063000 ns] [MONITOR] start asserted
[15068000 ns] [MONITOR] start asserted
[15073000 ns] [MONITOR] start asserted
[15078000 ns] [MONITOR] start asserted
[15083000 ns] [MONITOR] start asserted
[15088000 ns] [MONITOR] start asserted
[15088000 ns] [MONITOR] Input handshake: data=0xfe4c (pixel #502)
[15093000 ns] [MONITOR] start asserted
[15098000 ns] [MONITOR] start asserted
[15103000 ns] [MONITOR] start asserted
[15108000 ns] [MONITOR] start asserted
[15113000 ns] [MONITOR] start asserted
[15118000 ns] [MONITOR] start asserted
[15118000 ns] [MONITOR] Input handshake: data=0xfdd4 (pixel #503)
[15123000 ns] [MONITOR] start asserted
[15128000 ns] [MONITOR] start asserted
[15133000 ns] [MONITOR] start asserted
[15138000 ns] [MONITOR] start asserted
[15143000 ns] [MONITOR] start asserted
[15148000 ns] [MONITOR] start asserted
[15148000 ns] [MONITOR] Input handshake: data=0x0041 (pixel #504)
[15153000 ns] [MONITOR] start asserted
[15158000 ns] [MONITOR] start asserted
[15163000 ns] [MONITOR] start asserted
[15168000 ns] [MONITOR] start asserted
[15173000 ns] [MONITOR] start asserted
[15178000 ns] [MONITOR] start asserted
[15178000 ns] [MONITOR] Input handshake: data=0x0280 (pixel #505)
[15183000 ns] [MONITOR] start asserted
[15188000 ns] [MONITOR] start asserted
[15193000 ns] [MONITOR] start asserted
[15198000 ns] [MONITOR] start asserted
[15203000 ns] [MONITOR] start asserted
[15208000 ns] [MONITOR] start asserted
[15208000 ns] [MONITOR] Input handshake: data=0x03f8 (pixel #506)
[15213000 ns] [MONITOR] start asserted
[15218000 ns] [MONITOR] start asserted
[15223000 ns] [MONITOR] start asserted
[15228000 ns] [MONITOR] start asserted
[15233000 ns] [MONITOR] start asserted
[15238000 ns] [MONITOR] start asserted
[15238000 ns] [MONITOR] Input handshake: data=0x005e (pixel #507)
[15243000 ns] [MONITOR] start asserted
[15248000 ns] [MONITOR] start asserted
[15253000 ns] [MONITOR] start asserted
[15258000 ns] [MONITOR] start asserted
[15263000 ns] [MONITOR] start asserted
[15268000 ns] [MONITOR] start asserted
[15268000 ns] [MONITOR] Input handshake: data=0xffa6 (pixel #508)
[15273000 ns] [MONITOR] start asserted
[15278000 ns] [MONITOR] start asserted
[15283000 ns] [MONITOR] start asserted
[15288000 ns] [MONITOR] start asserted
[15293000 ns] [MONITOR] start asserted
[15298000 ns] [MONITOR] start asserted
[15298000 ns] [MONITOR] Input handshake: data=0x0163 (pixel #509)
[15303000 ns] [MONITOR] start asserted
[15308000 ns] [MONITOR] start asserted
[15313000 ns] [MONITOR] start asserted
[15318000 ns] [MONITOR] start asserted
[15323000 ns] [MONITOR] start asserted
[15328000 ns] [MONITOR] start asserted
[15328000 ns] [MONITOR] Input handshake: data=0xff6f (pixel #510)
[15333000 ns] [MONITOR] start asserted
[15338000 ns] [MONITOR] start asserted
[15343000 ns] [MONITOR] start asserted
[15348000 ns] [MONITOR] start asserted
[15353000 ns] [MONITOR] start asserted
[15358000 ns] [MONITOR] start asserted
[15358000 ns] [MONITOR] Input handshake: data=0xfdbf (pixel #511)
[15363000 ns] [MONITOR] start asserted
[15368000 ns] [MONITOR] start asserted
[15373000 ns] [MONITOR] start asserted
[15378000 ns] [MONITOR] start asserted
[15383000 ns] [MONITOR] start asserted
[15388000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[15388000 ns] [MONITOR] start asserted
[15388000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #512)
[15393000 ns] [MONITOR] start asserted
[15398000 ns] [MONITOR] start asserted
[15403000 ns] [MONITOR] start asserted
[15408000 ns] [MONITOR] start asserted
[15413000 ns] [MONITOR] start asserted
[15418000 ns] [MONITOR] start asserted
[15418000 ns] [MONITOR] Input handshake: data=0xffe4 (pixel #513)
[15423000 ns] [MONITOR] start asserted
[15428000 ns] [MONITOR] start asserted
[15433000 ns] [MONITOR] start asserted
[15438000 ns] [MONITOR] start asserted
[15443000 ns] [MONITOR] start asserted
[15448000 ns] [MONITOR] start asserted
[15448000 ns] [MONITOR] Input handshake: data=0x0286 (pixel #514)
[15453000 ns] [MONITOR] start asserted
[15458000 ns] [MONITOR] start asserted
[15463000 ns] [MONITOR] start asserted
[15468000 ns] [MONITOR] start asserted
[15473000 ns] [MONITOR] start asserted
[15478000 ns] [MONITOR] start asserted
[15478000 ns] [MONITOR] Input handshake: data=0xfe4f (pixel #515)
[15483000 ns] [MONITOR] start asserted
[15488000 ns] [MONITOR] start asserted
[15493000 ns] [MONITOR] start asserted
[15498000 ns] [MONITOR] start asserted
[15503000 ns] [MONITOR] start asserted
[15508000 ns] [MONITOR] start asserted
[15508000 ns] [MONITOR] Input handshake: data=0xfec7 (pixel #516)
[15513000 ns] [MONITOR] start asserted
[15518000 ns] [MONITOR] start asserted
[15523000 ns] [MONITOR] start asserted
[15528000 ns] [MONITOR] start asserted
[15533000 ns] [MONITOR] start asserted
[15538000 ns] [MONITOR] start asserted
[15538000 ns] [MONITOR] Input handshake: data=0xfef3 (pixel #517)
[15543000 ns] [MONITOR] start asserted
[15548000 ns] [MONITOR] start asserted
[15553000 ns] [MONITOR] start asserted
[15558000 ns] [MONITOR] start asserted
[15563000 ns] [MONITOR] start asserted
[15568000 ns] [MONITOR] start asserted
[15568000 ns] [MONITOR] Input handshake: data=0xffb3 (pixel #518)
[15573000 ns] [MONITOR] start asserted
[15578000 ns] [MONITOR] start asserted
[15583000 ns] [MONITOR] start asserted
[15588000 ns] [MONITOR] start asserted
[15593000 ns] [MONITOR] start asserted
[15598000 ns] [MONITOR] start asserted
[15598000 ns] [MONITOR] Input handshake: data=0x0076 (pixel #519)
[15603000 ns] [MONITOR] start asserted
[15608000 ns] [MONITOR] start asserted
[15613000 ns] [MONITOR] start asserted
[15618000 ns] [MONITOR] start asserted
[15623000 ns] [MONITOR] start asserted
[15628000 ns] [MONITOR] start asserted
[15628000 ns] [MONITOR] Input handshake: data=0xfe69 (pixel #520)
[15633000 ns] [MONITOR] start asserted
[15638000 ns] [MONITOR] start asserted
[15643000 ns] [MONITOR] start asserted
[15648000 ns] [MONITOR] start asserted
[15653000 ns] [MONITOR] start asserted
[15658000 ns] [MONITOR] start asserted
[15658000 ns] [MONITOR] Input handshake: data=0x0004 (pixel #521)
[15663000 ns] [MONITOR] start asserted
[15668000 ns] [MONITOR] start asserted
[15673000 ns] [MONITOR] start asserted
[15678000 ns] [MONITOR] start asserted
[15683000 ns] [MONITOR] start asserted
[15688000 ns] [MONITOR] start asserted
[15688000 ns] [MONITOR] Input handshake: data=0x02fc (pixel #522)
[15693000 ns] [MONITOR] start asserted
[15698000 ns] [MONITOR] start asserted
[15703000 ns] [MONITOR] start asserted
[15708000 ns] [MONITOR] start asserted
[15713000 ns] [MONITOR] start asserted
[15718000 ns] [MONITOR] start asserted
[15718000 ns] [MONITOR] Input handshake: data=0x0105 (pixel #523)
[15723000 ns] [MONITOR] start asserted
[15728000 ns] [MONITOR] start asserted
[15733000 ns] [MONITOR] start asserted
[15738000 ns] [MONITOR] start asserted
[15743000 ns] [MONITOR] start asserted
[15748000 ns] [MONITOR] start asserted
[15748000 ns] [MONITOR] Input handshake: data=0xffef (pixel #524)
[15753000 ns] [MONITOR] start asserted
[15758000 ns] [MONITOR] start asserted
[15763000 ns] [MONITOR] start asserted
[15768000 ns] [MONITOR] start asserted
[15773000 ns] [MONITOR] start asserted
[15778000 ns] [MONITOR] start asserted
[15778000 ns] [MONITOR] Input handshake: data=0xfee5 (pixel #525)
[15783000 ns] [MONITOR] start asserted
[15788000 ns] [MONITOR] start asserted
[15793000 ns] [MONITOR] start asserted
[15798000 ns] [MONITOR] start asserted
[15803000 ns] [MONITOR] start asserted
[15808000 ns] [MONITOR] start asserted
[15808000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #526)
[15813000 ns] [MONITOR] start asserted
[15818000 ns] [MONITOR] start asserted
[15823000 ns] [MONITOR] start asserted
[15828000 ns] [MONITOR] start asserted
[15833000 ns] [MONITOR] start asserted
[15838000 ns] [MONITOR] start asserted
[15838000 ns] [MONITOR] Input handshake: data=0x011a (pixel #527)
[15843000 ns] [MONITOR] start asserted
[15848000 ns] [MONITOR] start asserted
[15853000 ns] [MONITOR] start asserted
[15858000 ns] [MONITOR] start asserted
[15863000 ns] [MONITOR] start asserted
[15868000 ns] [MONITOR] start asserted
[15868000 ns] [MONITOR] Input handshake: data=0x00a7 (pixel #528)
[15873000 ns] [MONITOR] start asserted
[15878000 ns] [MONITOR] start asserted
[15883000 ns] [MONITOR] start asserted
[15888000 ns] [MONITOR] start asserted
[15893000 ns] [MONITOR] start asserted
[15898000 ns] [MONITOR] start asserted
[15898000 ns] [MONITOR] Input handshake: data=0x0124 (pixel #529)
[15903000 ns] [MONITOR] start asserted
[15908000 ns] [MONITOR] start asserted
[15913000 ns] [MONITOR] start asserted
[15918000 ns] [MONITOR] start asserted
[15923000 ns] [MONITOR] start asserted
[15928000 ns] [MONITOR] start asserted
[15928000 ns] [MONITOR] Input handshake: data=0x0043 (pixel #530)
[15933000 ns] [MONITOR] start asserted
[15938000 ns] [MONITOR] start asserted
[15943000 ns] [MONITOR] start asserted
[15948000 ns] [MONITOR] start asserted
[15953000 ns] [MONITOR] start asserted
[15958000 ns] [MONITOR] start asserted
[15958000 ns] [MONITOR] Input handshake: data=0xffe9 (pixel #531)
[15963000 ns] [MONITOR] start asserted
[15968000 ns] [MONITOR] start asserted
[15973000 ns] [MONITOR] start asserted
[15978000 ns] [MONITOR] start asserted
[15983000 ns] [MONITOR] start asserted
[15988000 ns] [MONITOR] start asserted
[15988000 ns] [MONITOR] Input handshake: data=0xfeca (pixel #532)
[15993000 ns] [MONITOR] start asserted
[15998000 ns] [MONITOR] start asserted
[16003000 ns] [MONITOR] start asserted
[16008000 ns] [MONITOR] start asserted
[16013000 ns] [MONITOR] start asserted
[16018000 ns] [MONITOR] start asserted
[16018000 ns] [MONITOR] Input handshake: data=0xffa4 (pixel #533)
[16023000 ns] [MONITOR] start asserted
[16028000 ns] [MONITOR] start asserted
[16033000 ns] [MONITOR] start asserted
[16038000 ns] [MONITOR] start asserted
[16043000 ns] [MONITOR] start asserted
[16048000 ns] [MONITOR] start asserted
[16048000 ns] [MONITOR] Input handshake: data=0xff90 (pixel #534)
[16053000 ns] [MONITOR] start asserted
[16058000 ns] [MONITOR] start asserted
[16063000 ns] [MONITOR] start asserted
[16068000 ns] [MONITOR] start asserted
[16073000 ns] [MONITOR] start asserted
[16078000 ns] [MONITOR] start asserted
[16078000 ns] [MONITOR] Input handshake: data=0xfef6 (pixel #535)
[16083000 ns] [MONITOR] start asserted
[16088000 ns] [MONITOR] start asserted
[16093000 ns] [MONITOR] start asserted
[16098000 ns] [MONITOR] start asserted
[16103000 ns] [MONITOR] start asserted
[16108000 ns] [MONITOR] start asserted
[16108000 ns] [MONITOR] Input handshake: data=0xff94 (pixel #536)
[16113000 ns] [MONITOR] start asserted
[16118000 ns] [MONITOR] start asserted
[16123000 ns] [MONITOR] start asserted
[16128000 ns] [MONITOR] start asserted
[16133000 ns] [MONITOR] start asserted
[16138000 ns] [MONITOR] start asserted
[16138000 ns] [MONITOR] Input handshake: data=0x012f (pixel #537)
[16143000 ns] [MONITOR] start asserted
[16148000 ns] [MONITOR] start asserted
[16153000 ns] [MONITOR] start asserted
[16158000 ns] [MONITOR] start asserted
[16163000 ns] [MONITOR] start asserted
[16168000 ns] [MONITOR] start asserted
[16168000 ns] [MONITOR] Input handshake: data=0xffdc (pixel #538)
[16173000 ns] [MONITOR] start asserted
[16178000 ns] [MONITOR] start asserted
[16183000 ns] [MONITOR] start asserted
[16188000 ns] [MONITOR] start asserted
[16193000 ns] [MONITOR] start asserted
[16198000 ns] [MONITOR] start asserted
[16198000 ns] [MONITOR] Input handshake: data=0x008a (pixel #539)
[16203000 ns] [MONITOR] start asserted
[16208000 ns] [MONITOR] start asserted
[16213000 ns] [MONITOR] start asserted
[16218000 ns] [MONITOR] start asserted
[16223000 ns] [MONITOR] start asserted
[16228000 ns] [MONITOR] start asserted
[16228000 ns] [MONITOR] Input handshake: data=0x003f (pixel #540)
[16233000 ns] [MONITOR] start asserted
[16238000 ns] [MONITOR] start asserted
[16243000 ns] [MONITOR] start asserted
[16248000 ns] [MONITOR] start asserted
[16253000 ns] [MONITOR] start asserted
[16258000 ns] [MONITOR] start asserted
[16258000 ns] [MONITOR] Input handshake: data=0x009e (pixel #541)
[16263000 ns] [MONITOR] start asserted
[16268000 ns] [MONITOR] start asserted
[16273000 ns] [MONITOR] start asserted
[16278000 ns] [MONITOR] start asserted
[16283000 ns] [MONITOR] start asserted
[16288000 ns] [MONITOR] start asserted
[16288000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #542)
[16293000 ns] [MONITOR] start asserted
[16298000 ns] [MONITOR] start asserted
[16303000 ns] [MONITOR] start asserted
[16308000 ns] [MONITOR] start asserted
[16313000 ns] [MONITOR] start asserted
[16318000 ns] [MONITOR] start asserted
[16318000 ns] [MONITOR] Input handshake: data=0xff90 (pixel #543)
[16323000 ns] [MONITOR] start asserted
[16328000 ns] [MONITOR] start asserted
[16333000 ns] [MONITOR] start asserted
[16338000 ns] [MONITOR] start asserted
[16343000 ns] [MONITOR] start asserted
[16348000 ns] [MONITOR] start asserted
[16348000 ns] [MONITOR] Input handshake: data=0x00c6 (pixel #544)
[16353000 ns] [MONITOR] start asserted
[16358000 ns] [MONITOR] start asserted
[16363000 ns] [MONITOR] start asserted
[16368000 ns] [MONITOR] start asserted
[16373000 ns] [MONITOR] start asserted
[16378000 ns] [MONITOR] start asserted
[16378000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #545)
[16383000 ns] [MONITOR] start asserted
[16388000 ns] [MONITOR] start asserted
[16393000 ns] [MONITOR] start asserted
[16398000 ns] [MONITOR] start asserted
[16403000 ns] [MONITOR] start asserted
[16408000 ns] [MONITOR] start asserted
[16408000 ns] [MONITOR] Input handshake: data=0x01d7 (pixel #546)
[16413000 ns] [MONITOR] start asserted
[16418000 ns] [MONITOR] start asserted
[16423000 ns] [MONITOR] start asserted
[16428000 ns] [MONITOR] start asserted
[16433000 ns] [MONITOR] start asserted
[16438000 ns] [MONITOR] start asserted
[16438000 ns] [MONITOR] Input handshake: data=0x015d (pixel #547)
[16443000 ns] [MONITOR] start asserted
[16448000 ns] [MONITOR] start asserted
[16453000 ns] [MONITOR] start asserted
[16458000 ns] [MONITOR] start asserted
[16463000 ns] [MONITOR] start asserted
[16468000 ns] [MONITOR] start asserted
[16468000 ns] [MONITOR] Input handshake: data=0xfdc9 (pixel #548)
[16473000 ns] [MONITOR] start asserted
[16478000 ns] [MONITOR] start asserted
[16483000 ns] [MONITOR] start asserted
[16488000 ns] [MONITOR] start asserted
[16493000 ns] [MONITOR] start asserted
[16498000 ns] [MONITOR] start asserted
[16498000 ns] [MONITOR] Input handshake: data=0xfe27 (pixel #549)
[16503000 ns] [MONITOR] start asserted
[16508000 ns] [MONITOR] start asserted
[16513000 ns] [MONITOR] start asserted
[16518000 ns] [MONITOR] start asserted
[16523000 ns] [MONITOR] start asserted
[16528000 ns] [MONITOR] start asserted
[16528000 ns] [MONITOR] Input handshake: data=0xfeeb (pixel #550)
[16533000 ns] [MONITOR] start asserted
[16538000 ns] [MONITOR] start asserted
[16543000 ns] [MONITOR] start asserted
[16548000 ns] [MONITOR] start asserted
[16553000 ns] [MONITOR] start asserted
[16558000 ns] [MONITOR] start asserted
[16558000 ns] [MONITOR] Input handshake: data=0x01c8 (pixel #551)
[16563000 ns] [MONITOR] start asserted
[16568000 ns] [MONITOR] start asserted
[16573000 ns] [MONITOR] start asserted
[16578000 ns] [MONITOR] start asserted
[16583000 ns] [MONITOR] start asserted
[16588000 ns] [MONITOR] start asserted
[16588000 ns] [MONITOR] Input handshake: data=0x020b (pixel #552)
[16593000 ns] [MONITOR] start asserted
[16598000 ns] [MONITOR] start asserted
[16603000 ns] [MONITOR] start asserted
[16608000 ns] [MONITOR] start asserted
[16613000 ns] [MONITOR] start asserted
[16618000 ns] [MONITOR] start asserted
[16618000 ns] [MONITOR] Input handshake: data=0xffce (pixel #553)
[16623000 ns] [MONITOR] start asserted
[16628000 ns] [MONITOR] start asserted
[16633000 ns] [MONITOR] start asserted
[16638000 ns] [MONITOR] start asserted
[16643000 ns] [MONITOR] start asserted
[16648000 ns] [MONITOR] start asserted
[16648000 ns] [MONITOR] Input handshake: data=0xfe1f (pixel #554)
[16653000 ns] [MONITOR] start asserted
[16658000 ns] [MONITOR] start asserted
[16663000 ns] [MONITOR] start asserted
[16668000 ns] [MONITOR] start asserted
[16673000 ns] [MONITOR] start asserted
[16678000 ns] [MONITOR] start asserted
[16678000 ns] [MONITOR] Input handshake: data=0xfdb4 (pixel #555)
[16683000 ns] [MONITOR] start asserted
[16688000 ns] [MONITOR] start asserted
[16693000 ns] [MONITOR] start asserted
[16698000 ns] [MONITOR] start asserted
[16703000 ns] [MONITOR] start asserted
[16708000 ns] [MONITOR] start asserted
[16708000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #556)
[16713000 ns] [MONITOR] start asserted
[16718000 ns] [MONITOR] start asserted
[16723000 ns] [MONITOR] start asserted
[16728000 ns] [MONITOR] start asserted
[16733000 ns] [MONITOR] start asserted
[16738000 ns] [MONITOR] start asserted
[16738000 ns] [MONITOR] Input handshake: data=0x015c (pixel #557)
[16743000 ns] [MONITOR] start asserted
[16748000 ns] [MONITOR] start asserted
[16753000 ns] [MONITOR] start asserted
[16758000 ns] [MONITOR] start asserted
[16763000 ns] [MONITOR] start asserted
[16768000 ns] [MONITOR] start asserted
[16768000 ns] [MONITOR] Input handshake: data=0xffd8 (pixel #558)
[16773000 ns] [MONITOR] start asserted
[16778000 ns] [MONITOR] start asserted
[16783000 ns] [MONITOR] start asserted
[16788000 ns] [MONITOR] start asserted
[16793000 ns] [MONITOR] start asserted
[16798000 ns] [MONITOR] start asserted
[16798000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #559)
[16803000 ns] [MONITOR] start asserted
[16808000 ns] [MONITOR] start asserted
[16813000 ns] [MONITOR] start asserted
[16818000 ns] [MONITOR] start asserted
[16823000 ns] [MONITOR] start asserted
[16828000 ns] [MONITOR] start asserted
[16828000 ns] [MONITOR] Input handshake: data=0x01f4 (pixel #560)
[16833000 ns] [MONITOR] start asserted
[16838000 ns] [MONITOR] start asserted
[16843000 ns] [MONITOR] start asserted
[16848000 ns] [MONITOR] start asserted
[16853000 ns] [MONITOR] start asserted
[16858000 ns] [MONITOR] start asserted
[16858000 ns] [MONITOR] Input handshake: data=0x0006 (pixel #561)
[16863000 ns] [MONITOR] start asserted
[16868000 ns] [MONITOR] start asserted
[16873000 ns] [MONITOR] start asserted
[16878000 ns] [MONITOR] start asserted
[16883000 ns] [MONITOR] start asserted
[16888000 ns] [MONITOR] start asserted
[16888000 ns] [MONITOR] Input handshake: data=0xfd15 (pixel #562)
[16893000 ns] [MONITOR] start asserted
[16898000 ns] [MONITOR] start asserted
[16903000 ns] [MONITOR] start asserted
[16908000 ns] [MONITOR] start asserted
[16913000 ns] [MONITOR] start asserted
[16918000 ns] [MONITOR] start asserted
[16918000 ns] [MONITOR] Input handshake: data=0xfc5d (pixel #563)
[16923000 ns] [MONITOR] start asserted
[16928000 ns] [MONITOR] start asserted
[16933000 ns] [MONITOR] start asserted
[16938000 ns] [MONITOR] start asserted
[16943000 ns] [MONITOR] start asserted
[16948000 ns] [MONITOR] start asserted
[16948000 ns] [MONITOR] Input handshake: data=0xfe67 (pixel #564)
[16953000 ns] [MONITOR] start asserted
[16958000 ns] [MONITOR] start asserted
[16963000 ns] [MONITOR] start asserted
[16968000 ns] [MONITOR] start asserted
[16973000 ns] [MONITOR] start asserted
[16978000 ns] [MONITOR] start asserted
[16978000 ns] [MONITOR] Input handshake: data=0xff7b (pixel #565)
[16983000 ns] [MONITOR] start asserted
[16988000 ns] [MONITOR] start asserted
[16993000 ns] [MONITOR] start asserted
[16998000 ns] [MONITOR] start asserted
[17003000 ns] [MONITOR] start asserted
[17008000 ns] [MONITOR] start asserted
[17008000 ns] [MONITOR] Input handshake: data=0x01fc (pixel #566)
[17013000 ns] [MONITOR] start asserted
[17018000 ns] [MONITOR] start asserted
[17023000 ns] [MONITOR] start asserted
[17028000 ns] [MONITOR] start asserted
[17033000 ns] [MONITOR] start asserted
[17038000 ns] [MONITOR] start asserted
[17038000 ns] [MONITOR] Input handshake: data=0x022b (pixel #567)
[17043000 ns] [MONITOR] start asserted
[17048000 ns] [MONITOR] start asserted
[17053000 ns] [MONITOR] start asserted
[17058000 ns] [MONITOR] start asserted
[17063000 ns] [MONITOR] start asserted
[17068000 ns] [MONITOR] start asserted
[17068000 ns] [MONITOR] Input handshake: data=0xffcb (pixel #568)
[17073000 ns] [MONITOR] start asserted
[17078000 ns] [MONITOR] start asserted
[17083000 ns] [MONITOR] start asserted
[17088000 ns] [MONITOR] start asserted
[17093000 ns] [MONITOR] start asserted
[17098000 ns] [MONITOR] start asserted
[17098000 ns] [MONITOR] Input handshake: data=0x006e (pixel #569)
[17103000 ns] [MONITOR] start asserted
[17108000 ns] [MONITOR] start asserted
[17113000 ns] [MONITOR] start asserted
[17118000 ns] [MONITOR] start asserted
[17123000 ns] [MONITOR] start asserted
[17128000 ns] [MONITOR] start asserted
[17128000 ns] [MONITOR] Input handshake: data=0x0244 (pixel #570)
[17133000 ns] [MONITOR] start asserted
[17138000 ns] [MONITOR] start asserted
[17143000 ns] [MONITOR] start asserted
[17148000 ns] [MONITOR] start asserted
[17153000 ns] [MONITOR] start asserted
[17158000 ns] [MONITOR] start asserted
[17158000 ns] [MONITOR] Input handshake: data=0x009b (pixel #571)
[17163000 ns] [MONITOR] start asserted
[17168000 ns] [MONITOR] start asserted
[17173000 ns] [MONITOR] start asserted
[17178000 ns] [MONITOR] start asserted
[17183000 ns] [MONITOR] start asserted
[17188000 ns] [MONITOR] start asserted
[17188000 ns] [MONITOR] Input handshake: data=0xfde1 (pixel #572)
[17193000 ns] [MONITOR] start asserted
[17198000 ns] [MONITOR] start asserted
[17203000 ns] [MONITOR] start asserted
[17208000 ns] [MONITOR] start asserted
[17213000 ns] [MONITOR] start asserted
[17218000 ns] [MONITOR] start asserted
[17218000 ns] [MONITOR] Input handshake: data=0xff34 (pixel #573)
[17223000 ns] [MONITOR] start asserted
[17228000 ns] [MONITOR] start asserted
[17233000 ns] [MONITOR] start asserted
[17238000 ns] [MONITOR] start asserted
[17243000 ns] [MONITOR] start asserted
[17248000 ns] [MONITOR] start asserted
[17248000 ns] [MONITOR] Input handshake: data=0xffa4 (pixel #574)
[17253000 ns] [MONITOR] start asserted
[17258000 ns] [MONITOR] start asserted
[17263000 ns] [MONITOR] start asserted
[17268000 ns] [MONITOR] start asserted
[17273000 ns] [MONITOR] start asserted
[17278000 ns] [MONITOR] start asserted
[17278000 ns] [MONITOR] Input handshake: data=0xfecc (pixel #575)
[17283000 ns] [MONITOR] start asserted
[17288000 ns] [MONITOR] start asserted
[17293000 ns] [MONITOR] start asserted
[17298000 ns] [MONITOR] start asserted
[17303000 ns] [MONITOR] start asserted
[17308000 ns] [MONITOR] start asserted
[17308000 ns] [MONITOR] Input handshake: data=0x012c (pixel #576)
[17313000 ns] [MONITOR] start asserted
[17318000 ns] [MONITOR] start asserted
[17323000 ns] [MONITOR] start asserted
[17328000 ns] [MONITOR] start asserted
[17333000 ns] [MONITOR] start asserted
[17338000 ns] [MONITOR] start asserted
[17338000 ns] [MONITOR] Input handshake: data=0x03fb (pixel #577)
[17343000 ns] [MONITOR] start asserted
[17348000 ns] [MONITOR] start asserted
[17353000 ns] [MONITOR] start asserted
[17358000 ns] [MONITOR] start asserted
[17363000 ns] [MONITOR] start asserted
[17368000 ns] [MONITOR] start asserted
[17368000 ns] [MONITOR] Input handshake: data=0x012e (pixel #578)
[17373000 ns] [MONITOR] start asserted
[17378000 ns] [MONITOR] start asserted
[17383000 ns] [MONITOR] start asserted
[17388000 ns] [MONITOR] start asserted
[17393000 ns] [MONITOR] start asserted
[17398000 ns] [MONITOR] start asserted
[17398000 ns] [MONITOR] Input handshake: data=0xfd1c (pixel #579)
[17403000 ns] [MONITOR] start asserted
[17408000 ns] [MONITOR] start asserted
[17413000 ns] [MONITOR] start asserted
[17418000 ns] [MONITOR] start asserted
[17423000 ns] [MONITOR] start asserted
[17428000 ns] [MONITOR] start asserted
[17428000 ns] [MONITOR] Input handshake: data=0xfda8 (pixel #580)
[17433000 ns] [MONITOR] start asserted
[17438000 ns] [MONITOR] start asserted
[17443000 ns] [MONITOR] start asserted
[17448000 ns] [MONITOR] start asserted
[17453000 ns] [MONITOR] start asserted
[17458000 ns] [MONITOR] start asserted
[17458000 ns] [MONITOR] Input handshake: data=0xfe31 (pixel #581)
[17463000 ns] [MONITOR] start asserted
[17468000 ns] [MONITOR] start asserted
[17473000 ns] [MONITOR] start asserted
[17478000 ns] [MONITOR] start asserted
[17483000 ns] [MONITOR] start asserted
[17488000 ns] [MONITOR] start asserted
[17488000 ns] [MONITOR] Input handshake: data=0x006b (pixel #582)
[17493000 ns] [MONITOR] start asserted
[17498000 ns] [MONITOR] start asserted
[17503000 ns] [MONITOR] start asserted
[17508000 ns] [MONITOR] start asserted
[17513000 ns] [MONITOR] start asserted
[17518000 ns] [MONITOR] start asserted
[17518000 ns] [MONITOR] Input handshake: data=0x022c (pixel #583)
[17523000 ns] [MONITOR] start asserted
[17528000 ns] [MONITOR] start asserted
[17533000 ns] [MONITOR] start asserted
[17538000 ns] [MONITOR] start asserted
[17543000 ns] [MONITOR] start asserted
[17548000 ns] [MONITOR] start asserted
[17548000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #584)
[17553000 ns] [MONITOR] start asserted
[17558000 ns] [MONITOR] start asserted
[17563000 ns] [MONITOR] start asserted
[17568000 ns] [MONITOR] start asserted
[17573000 ns] [MONITOR] start asserted
[17578000 ns] [MONITOR] start asserted
[17578000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #585)
[17583000 ns] [MONITOR] start asserted
[17588000 ns] [MONITOR] start asserted
[17593000 ns] [MONITOR] start asserted
[17598000 ns] [MONITOR] start asserted
[17603000 ns] [MONITOR] start asserted
[17608000 ns] [MONITOR] start asserted
[17608000 ns] [MONITOR] Input handshake: data=0xfff9 (pixel #586)
[17613000 ns] [MONITOR] start asserted
[17618000 ns] [MONITOR] start asserted
[17623000 ns] [MONITOR] start asserted
[17628000 ns] [MONITOR] start asserted
[17633000 ns] [MONITOR] start asserted
[17638000 ns] [MONITOR] start asserted
[17638000 ns] [MONITOR] Input handshake: data=0x000a (pixel #587)
[17643000 ns] [MONITOR] start asserted
[17648000 ns] [MONITOR] start asserted
[17653000 ns] [MONITOR] start asserted
[17658000 ns] [MONITOR] start asserted
[17663000 ns] [MONITOR] start asserted
[17668000 ns] [MONITOR] start asserted
[17668000 ns] [MONITOR] Input handshake: data=0xfefa (pixel #588)
[17673000 ns] [MONITOR] start asserted
[17678000 ns] [MONITOR] start asserted
[17683000 ns] [MONITOR] start asserted
[17688000 ns] [MONITOR] start asserted
[17693000 ns] [MONITOR] start asserted
[17698000 ns] [MONITOR] start asserted
[17698000 ns] [MONITOR] Input handshake: data=0xfe9a (pixel #589)
[17703000 ns] [MONITOR] start asserted
[17708000 ns] [MONITOR] start asserted
[17713000 ns] [MONITOR] start asserted
[17718000 ns] [MONITOR] start asserted
[17723000 ns] [MONITOR] start asserted
[17728000 ns] [MONITOR] start asserted
[17728000 ns] [MONITOR] Input handshake: data=0xffd3 (pixel #590)
[17733000 ns] [MONITOR] start asserted
[17738000 ns] [MONITOR] start asserted
[17743000 ns] [MONITOR] start asserted
[17748000 ns] [MONITOR] start asserted
[17753000 ns] [MONITOR] start asserted
[17758000 ns] [MONITOR] start asserted
[17758000 ns] [MONITOR] Input handshake: data=0x01be (pixel #591)
[17763000 ns] [MONITOR] start asserted
[17768000 ns] [MONITOR] start asserted
[17773000 ns] [MONITOR] start asserted
[17778000 ns] [MONITOR] start asserted
[17783000 ns] [MONITOR] start asserted
[17788000 ns] [MONITOR] start asserted
[17788000 ns] [MONITOR] Input handshake: data=0x01f2 (pixel #592)
[17793000 ns] [MONITOR] start asserted
[17798000 ns] [MONITOR] start asserted
[17803000 ns] [MONITOR] start asserted
[17808000 ns] [MONITOR] start asserted
[17813000 ns] [MONITOR] start asserted
[17818000 ns] [MONITOR] start asserted
[17818000 ns] [MONITOR] Input handshake: data=0x023f (pixel #593)
[17823000 ns] [MONITOR] start asserted
[17828000 ns] [MONITOR] start asserted
[17833000 ns] [MONITOR] start asserted
[17838000 ns] [MONITOR] start asserted
[17843000 ns] [MONITOR] start asserted
[17848000 ns] [MONITOR] start asserted
[17848000 ns] [MONITOR] Input handshake: data=0x01fa (pixel #594)
[17853000 ns] [MONITOR] start asserted
[17858000 ns] [MONITOR] start asserted
[17863000 ns] [MONITOR] start asserted
[17868000 ns] [MONITOR] start asserted
[17873000 ns] [MONITOR] start asserted
[17878000 ns] [MONITOR] start asserted
[17878000 ns] [MONITOR] Input handshake: data=0xff98 (pixel #595)
[17883000 ns] [MONITOR] start asserted
[17888000 ns] [MONITOR] start asserted
[17893000 ns] [MONITOR] start asserted
[17898000 ns] [MONITOR] start asserted
[17903000 ns] [MONITOR] start asserted
[17908000 ns] [MONITOR] start asserted
[17908000 ns] [MONITOR] Input handshake: data=0xfe3a (pixel #596)
[17913000 ns] [MONITOR] start asserted
[17918000 ns] [MONITOR] start asserted
[17923000 ns] [MONITOR] start asserted
[17928000 ns] [MONITOR] start asserted
[17933000 ns] [MONITOR] start asserted
[17938000 ns] [MONITOR] start asserted
[17938000 ns] [MONITOR] Input handshake: data=0xfc62 (pixel #597)
[17943000 ns] [MONITOR] start asserted
[17948000 ns] [MONITOR] start asserted
[17953000 ns] [MONITOR] start asserted
[17958000 ns] [MONITOR] start asserted
[17963000 ns] [MONITOR] start asserted
[17968000 ns] [MONITOR] start asserted
[17968000 ns] [MONITOR] Input handshake: data=0xfd8b (pixel #598)
[17973000 ns] [MONITOR] start asserted
[17978000 ns] [MONITOR] start asserted
[17983000 ns] [MONITOR] start asserted
[17988000 ns] [MONITOR] start asserted
[17993000 ns] [MONITOR] start asserted
[17998000 ns] [MONITOR] start asserted
[17998000 ns] [MONITOR] Input handshake: data=0x002f (pixel #599)
[18003000 ns] [MONITOR] start asserted
[18008000 ns] [MONITOR] start asserted
[18013000 ns] [MONITOR] start asserted
[18018000 ns] [MONITOR] start asserted
[18023000 ns] [MONITOR] start asserted
[18028000 ns] [MONITOR] start asserted
[18028000 ns] [MONITOR] Input handshake: data=0x0064 (pixel #600)
[18033000 ns] [MONITOR] start asserted
[18038000 ns] [MONITOR] start asserted
[18043000 ns] [MONITOR] start asserted
[18048000 ns] [MONITOR] start asserted
[18053000 ns] [MONITOR] start asserted
[18058000 ns] [MONITOR] start asserted
[18058000 ns] [MONITOR] Input handshake: data=0x016f (pixel #601)
[18063000 ns] [MONITOR] start asserted
[18068000 ns] [MONITOR] start asserted
[18073000 ns] [MONITOR] start asserted
[18078000 ns] [MONITOR] start asserted
[18083000 ns] [MONITOR] start asserted
[18088000 ns] [MONITOR] start asserted
[18088000 ns] [MONITOR] Input handshake: data=0x01c7 (pixel #602)
[18093000 ns] [MONITOR] start asserted
[18098000 ns] [MONITOR] start asserted
[18103000 ns] [MONITOR] start asserted
[18108000 ns] [MONITOR] start asserted
[18113000 ns] [MONITOR] start asserted
[18118000 ns] [MONITOR] start asserted
[18118000 ns] [MONITOR] Input handshake: data=0xffc0 (pixel #603)
[18123000 ns] [MONITOR] start asserted
[18128000 ns] [MONITOR] start asserted
[18133000 ns] [MONITOR] start asserted
[18138000 ns] [MONITOR] start asserted
[18143000 ns] [MONITOR] start asserted
[18148000 ns] [MONITOR] start asserted
[18148000 ns] [MONITOR] Input handshake: data=0x004a (pixel #604)
[18153000 ns] [MONITOR] start asserted
[18158000 ns] [MONITOR] start asserted
[18163000 ns] [MONITOR] start asserted
[18168000 ns] [MONITOR] start asserted
[18173000 ns] [MONITOR] start asserted
[18178000 ns] [MONITOR] start asserted
[18178000 ns] [MONITOR] Input handshake: data=0x0061 (pixel #605)
[18183000 ns] [MONITOR] start asserted
[18188000 ns] [MONITOR] start asserted
[18193000 ns] [MONITOR] start asserted
[18198000 ns] [MONITOR] start asserted
[18203000 ns] [MONITOR] start asserted
[18208000 ns] [MONITOR] start asserted
[18208000 ns] [MONITOR] Input handshake: data=0x00e1 (pixel #606)
[18213000 ns] [MONITOR] start asserted
[18218000 ns] [MONITOR] start asserted
[18223000 ns] [MONITOR] start asserted
[18228000 ns] [MONITOR] start asserted
[18233000 ns] [MONITOR] start asserted
[18238000 ns] [MONITOR] start asserted
[18238000 ns] [MONITOR] Input handshake: data=0x0023 (pixel #607)
[18243000 ns] [MONITOR] start asserted
[18248000 ns] [MONITOR] start asserted
[18253000 ns] [MONITOR] start asserted
[18258000 ns] [MONITOR] start asserted
[18263000 ns] [MONITOR] start asserted
[18268000 ns] [MONITOR] start asserted
[18268000 ns] [MONITOR] Input handshake: data=0xff6b (pixel #608)
[18273000 ns] [MONITOR] start asserted
[18278000 ns] [MONITOR] start asserted
[18283000 ns] [MONITOR] start asserted
[18288000 ns] [MONITOR] start asserted
[18293000 ns] [MONITOR] start asserted
[18298000 ns] [MONITOR] start asserted
[18298000 ns] [MONITOR] Input handshake: data=0x0077 (pixel #609)
[18303000 ns] [MONITOR] start asserted
[18308000 ns] [MONITOR] start asserted
[18313000 ns] [MONITOR] start asserted
[18318000 ns] [MONITOR] start asserted
[18323000 ns] [MONITOR] start asserted
[18328000 ns] [MONITOR] start asserted
[18328000 ns] [MONITOR] Input handshake: data=0xfeb0 (pixel #610)
[18333000 ns] [MONITOR] start asserted
[18338000 ns] [MONITOR] start asserted
[18343000 ns] [MONITOR] start asserted
[18348000 ns] [MONITOR] start asserted
[18353000 ns] [MONITOR] start asserted
[18358000 ns] [MONITOR] start asserted
[18358000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #611)
[18363000 ns] [MONITOR] start asserted
[18368000 ns] [MONITOR] start asserted
[18373000 ns] [MONITOR] start asserted
[18378000 ns] [MONITOR] start asserted
[18383000 ns] [MONITOR] start asserted
[18388000 ns] [MONITOR] start asserted
[18388000 ns] [MONITOR] Input handshake: data=0xffae (pixel #612)
[18393000 ns] [MONITOR] start asserted
[18398000 ns] [MONITOR] start asserted
[18403000 ns] [MONITOR] start asserted
[18408000 ns] [MONITOR] start asserted
[18413000 ns] [MONITOR] start asserted
[18418000 ns] [MONITOR] start asserted
[18418000 ns] [MONITOR] Input handshake: data=0xfe2f (pixel #613)
[18423000 ns] [MONITOR] start asserted
[18428000 ns] [MONITOR] start asserted
[18433000 ns] [MONITOR] start asserted
[18438000 ns] [MONITOR] start asserted
[18443000 ns] [MONITOR] start asserted
[18448000 ns] [MONITOR] start asserted
[18448000 ns] [MONITOR] Input handshake: data=0xfdf6 (pixel #614)
[18453000 ns] [MONITOR] start asserted
[18458000 ns] [MONITOR] start asserted
[18463000 ns] [MONITOR] start asserted
[18468000 ns] [MONITOR] start asserted
[18473000 ns] [MONITOR] start asserted
[18478000 ns] [MONITOR] start asserted
[18478000 ns] [MONITOR] Input handshake: data=0x0042 (pixel #615)
[18483000 ns] [MONITOR] start asserted
[18488000 ns] [MONITOR] start asserted
[18493000 ns] [MONITOR] start asserted
[18498000 ns] [MONITOR] start asserted
[18503000 ns] [MONITOR] start asserted
[18508000 ns] [MONITOR] start asserted
[18508000 ns] [MONITOR] Input handshake: data=0x0368 (pixel #616)
[18513000 ns] [MONITOR] start asserted
[18518000 ns] [MONITOR] start asserted
[18523000 ns] [MONITOR] start asserted
[18528000 ns] [MONITOR] start asserted
[18533000 ns] [MONITOR] start asserted
[18538000 ns] [MONITOR] start asserted
[18538000 ns] [MONITOR] Input handshake: data=0x0189 (pixel #617)
[18543000 ns] [MONITOR] start asserted
[18548000 ns] [MONITOR] start asserted
[18553000 ns] [MONITOR] start asserted
[18558000 ns] [MONITOR] start asserted
[18563000 ns] [MONITOR] start asserted
[18568000 ns] [MONITOR] start asserted
[18568000 ns] [MONITOR] Input handshake: data=0xff4f (pixel #618)
[18573000 ns] [MONITOR] start asserted
[18578000 ns] [MONITOR] start asserted
[18583000 ns] [MONITOR] start asserted
[18588000 ns] [MONITOR] start asserted
[18593000 ns] [MONITOR] start asserted
[18598000 ns] [MONITOR] start asserted
[18598000 ns] [MONITOR] Input handshake: data=0x00f0 (pixel #619)
[18603000 ns] [MONITOR] start asserted
[18608000 ns] [MONITOR] start asserted
[18613000 ns] [MONITOR] start asserted
[18618000 ns] [MONITOR] start asserted
[18623000 ns] [MONITOR] start asserted
[18628000 ns] [MONITOR] start asserted
[18628000 ns] [MONITOR] Input handshake: data=0x009e (pixel #620)
[18633000 ns] [MONITOR] start asserted
[18638000 ns] [MONITOR] start asserted
[18643000 ns] [MONITOR] start asserted
[18648000 ns] [MONITOR] start asserted
[18653000 ns] [MONITOR] start asserted
[18658000 ns] [MONITOR] start asserted
[18658000 ns] [MONITOR] Input handshake: data=0xfe3b (pixel #621)
[18663000 ns] [MONITOR] start asserted
[18668000 ns] [MONITOR] start asserted
[18673000 ns] [MONITOR] start asserted
[18678000 ns] [MONITOR] start asserted
[18683000 ns] [MONITOR] start asserted
[18688000 ns] [MONITOR] start asserted
[18688000 ns] [MONITOR] Input handshake: data=0x0115 (pixel #622)
[18693000 ns] [MONITOR] start asserted
[18698000 ns] [MONITOR] start asserted
[18703000 ns] [MONITOR] start asserted
[18708000 ns] [MONITOR] start asserted
[18713000 ns] [MONITOR] start asserted
[18718000 ns] [MONITOR] start asserted
[18718000 ns] [MONITOR] Input handshake: data=0x0203 (pixel #623)
[18723000 ns] [MONITOR] start asserted
[18728000 ns] [MONITOR] start asserted
[18733000 ns] [MONITOR] start asserted
[18738000 ns] [MONITOR] start asserted
[18743000 ns] [MONITOR] start asserted
[18748000 ns] [MONITOR] start asserted
[18748000 ns] [MONITOR] Input handshake: data=0xff09 (pixel #624)
[18753000 ns] [MONITOR] start asserted
[18758000 ns] [MONITOR] start asserted
[18763000 ns] [MONITOR] start asserted
[18768000 ns] [MONITOR] start asserted
[18773000 ns] [MONITOR] start asserted
[18778000 ns] [MONITOR] start asserted
[18778000 ns] [MONITOR] Input handshake: data=0x001e (pixel #625)
[18783000 ns] [MONITOR] start asserted
[18788000 ns] [MONITOR] start asserted
[18793000 ns] [MONITOR] start asserted
[18798000 ns] [MONITOR] start asserted
[18803000 ns] [MONITOR] start asserted
[18808000 ns] [MONITOR] start asserted
[18808000 ns] [MONITOR] Input handshake: data=0xfdf8 (pixel #626)
[18813000 ns] [MONITOR] start asserted
[18818000 ns] [MONITOR] start asserted
[18823000 ns] [MONITOR] start asserted
[18828000 ns] [MONITOR] start asserted
[18833000 ns] [MONITOR] start asserted
[18838000 ns] [MONITOR] start asserted
[18838000 ns] [MONITOR] Input handshake: data=0xff2f (pixel #627)
[18843000 ns] [MONITOR] start asserted
[18848000 ns] [MONITOR] start asserted
[18853000 ns] [MONITOR] start asserted
[18858000 ns] [MONITOR] start asserted
[18863000 ns] [MONITOR] start asserted
[18868000 ns] [MONITOR] start asserted
[18868000 ns] [MONITOR] Input handshake: data=0x0121 (pixel #628)
[18873000 ns] [MONITOR] start asserted
[18878000 ns] [MONITOR] start asserted
[18883000 ns] [MONITOR] start asserted
[18888000 ns] [MONITOR] start asserted
[18893000 ns] [MONITOR] start asserted
[18898000 ns] [MONITOR] start asserted
[18898000 ns] [MONITOR] Input handshake: data=0x0084 (pixel #629)
[18903000 ns] [MONITOR] start asserted
[18908000 ns] [MONITOR] start asserted
[18913000 ns] [MONITOR] start asserted
[18918000 ns] [MONITOR] start asserted
[18923000 ns] [MONITOR] start asserted
[18928000 ns] [MONITOR] start asserted
[18928000 ns] [MONITOR] Input handshake: data=0xfe5b (pixel #630)
[18933000 ns] [MONITOR] start asserted
[18938000 ns] [MONITOR] start asserted
[18943000 ns] [MONITOR] start asserted
[18948000 ns] [MONITOR] start asserted
[18953000 ns] [MONITOR] start asserted
[18958000 ns] [MONITOR] start asserted
[18958000 ns] [MONITOR] Input handshake: data=0xfe82 (pixel #631)
[18963000 ns] [MONITOR] start asserted
[18968000 ns] [MONITOR] start asserted
[18973000 ns] [MONITOR] start asserted
[18978000 ns] [MONITOR] start asserted
[18983000 ns] [MONITOR] start asserted
[18988000 ns] [MONITOR] start asserted
[18988000 ns] [MONITOR] Input handshake: data=0x0094 (pixel #632)
[18993000 ns] [MONITOR] start asserted
[18998000 ns] [MONITOR] start asserted
[19003000 ns] [MONITOR] start asserted
[19008000 ns] [MONITOR] start asserted
[19013000 ns] [MONITOR] start asserted
[19018000 ns] [MONITOR] start asserted
[19018000 ns] [MONITOR] Input handshake: data=0x0118 (pixel #633)
[19023000 ns] [MONITOR] start asserted
[19028000 ns] [MONITOR] start asserted
[19033000 ns] [MONITOR] start asserted
[19038000 ns] [MONITOR] start asserted
[19043000 ns] [MONITOR] start asserted
[19048000 ns] [MONITOR] start asserted
[19048000 ns] [MONITOR] Input handshake: data=0x008f (pixel #634)
[19053000 ns] [MONITOR] start asserted
[19058000 ns] [MONITOR] start asserted
[19063000 ns] [MONITOR] start asserted
[19068000 ns] [MONITOR] start asserted
[19073000 ns] [MONITOR] start asserted
[19078000 ns] [MONITOR] start asserted
[19078000 ns] [MONITOR] Input handshake: data=0x0078 (pixel #635)
[19083000 ns] [MONITOR] start asserted
[19088000 ns] [MONITOR] start asserted
[19093000 ns] [MONITOR] start asserted
[19098000 ns] [MONITOR] start asserted
[19103000 ns] [MONITOR] start asserted
[19108000 ns] [MONITOR] start asserted
[19108000 ns] [MONITOR] Input handshake: data=0xfe48 (pixel #636)
[19113000 ns] [MONITOR] start asserted
[19118000 ns] [MONITOR] start asserted
[19123000 ns] [MONITOR] start asserted
[19128000 ns] [MONITOR] start asserted
[19133000 ns] [MONITOR] start asserted
[19138000 ns] [MONITOR] start asserted
[19138000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #637)
[19143000 ns] [MONITOR] start asserted
[19148000 ns] [MONITOR] start asserted
[19153000 ns] [MONITOR] start asserted
[19158000 ns] [MONITOR] start asserted
[19163000 ns] [MONITOR] start asserted
[19168000 ns] [MONITOR] start asserted
[19168000 ns] [MONITOR] Input handshake: data=0x009b (pixel #638)
[19173000 ns] [MONITOR] start asserted
[19178000 ns] [MONITOR] start asserted
[19183000 ns] [MONITOR] start asserted
[19188000 ns] [MONITOR] start asserted
[19193000 ns] [MONITOR] start asserted
[19198000 ns] [MONITOR] start asserted
[19198000 ns] [MONITOR] Input handshake: data=0x00b2 (pixel #639)
[19203000 ns] [MONITOR] start asserted
[19208000 ns] [MONITOR] start asserted
[19213000 ns] [MONITOR] start asserted
[19218000 ns] [MONITOR] start asserted
[19223000 ns] [MONITOR] start asserted
[19228000 ns] [MONITOR] start asserted
[19228000 ns] [MONITOR] Input handshake: data=0x01be (pixel #640)
[19233000 ns] [MONITOR] start asserted
[19238000 ns] [MONITOR] start asserted
[19243000 ns] [MONITOR] start asserted
[19248000 ns] [MONITOR] start asserted
[19253000 ns] [MONITOR] start asserted
[19258000 ns] [MONITOR] start asserted
[19258000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #641)
[19263000 ns] [MONITOR] start asserted
[19268000 ns] [MONITOR] start asserted
[19273000 ns] [MONITOR] start asserted
[19278000 ns] [MONITOR] start asserted
[19283000 ns] [MONITOR] start asserted
[19288000 ns] [MONITOR] start asserted
[19288000 ns] [MONITOR] Input handshake: data=0xffae (pixel #642)
[19293000 ns] [MONITOR] start asserted
[19298000 ns] [MONITOR] start asserted
[19303000 ns] [MONITOR] start asserted
[19308000 ns] [MONITOR] start asserted
[19313000 ns] [MONITOR] start asserted
[19318000 ns] [MONITOR] start asserted
[19318000 ns] [MONITOR] Input handshake: data=0xfdab (pixel #643)
[19323000 ns] [MONITOR] start asserted
[19328000 ns] [MONITOR] start asserted
[19333000 ns] [MONITOR] start asserted
[19338000 ns] [MONITOR] start asserted
[19343000 ns] [MONITOR] start asserted
[19348000 ns] [MONITOR] start asserted
[19348000 ns] [MONITOR] Input handshake: data=0x00f3 (pixel #644)
[19353000 ns] [MONITOR] start asserted
[19358000 ns] [MONITOR] start asserted
[19363000 ns] [MONITOR] start asserted
[19368000 ns] [MONITOR] start asserted
[19373000 ns] [MONITOR] start asserted
[19378000 ns] [MONITOR] start asserted
[19378000 ns] [MONITOR] Input handshake: data=0x0112 (pixel #645)
[19383000 ns] [MONITOR] start asserted
[19388000 ns] [MONITOR] start asserted
[19393000 ns] [MONITOR] start asserted
[19398000 ns] [MONITOR] start asserted
[19403000 ns] [MONITOR] start asserted
[19408000 ns] [MONITOR] start asserted
[19408000 ns] [MONITOR] Input handshake: data=0x00be (pixel #646)
[19413000 ns] [MONITOR] start asserted
[19418000 ns] [MONITOR] start asserted
[19423000 ns] [MONITOR] start asserted
[19428000 ns] [MONITOR] start asserted
[19433000 ns] [MONITOR] start asserted
[19438000 ns] [MONITOR] start asserted
[19438000 ns] [MONITOR] Input handshake: data=0x0152 (pixel #647)
[19443000 ns] [MONITOR] start asserted
[19448000 ns] [MONITOR] start asserted
[19453000 ns] [MONITOR] start asserted
[19458000 ns] [MONITOR] start asserted
[19463000 ns] [MONITOR] start asserted
[19468000 ns] [MONITOR] start asserted
[19468000 ns] [MONITOR] Input handshake: data=0xfe36 (pixel #648)
[19473000 ns] [MONITOR] start asserted
[19478000 ns] [MONITOR] start asserted
[19483000 ns] [MONITOR] start asserted
[19488000 ns] [MONITOR] start asserted
[19493000 ns] [MONITOR] start asserted
[19498000 ns] [MONITOR] start asserted
[19498000 ns] [MONITOR] Input handshake: data=0xfeb6 (pixel #649)
[19503000 ns] [MONITOR] start asserted
[19508000 ns] [MONITOR] start asserted
[19513000 ns] [MONITOR] start asserted
[19518000 ns] [MONITOR] start asserted
[19523000 ns] [MONITOR] start asserted
[19528000 ns] [MONITOR] start asserted
[19528000 ns] [MONITOR] Input handshake: data=0x011e (pixel #650)
[19533000 ns] [MONITOR] start asserted
[19538000 ns] [MONITOR] start asserted
[19543000 ns] [MONITOR] start asserted
[19548000 ns] [MONITOR] start asserted
[19553000 ns] [MONITOR] start asserted
[19558000 ns] [MONITOR] start asserted
[19558000 ns] [MONITOR] Input handshake: data=0x017b (pixel #651)
[19563000 ns] [MONITOR] start asserted
[19568000 ns] [MONITOR] start asserted
[19573000 ns] [MONITOR] start asserted
[19578000 ns] [MONITOR] start asserted
[19583000 ns] [MONITOR] start asserted
[19588000 ns] [MONITOR] start asserted
[19588000 ns] [MONITOR] Input handshake: data=0xfda9 (pixel #652)
[19593000 ns] [MONITOR] start asserted
[19598000 ns] [MONITOR] start asserted
[19603000 ns] [MONITOR] start asserted
[19608000 ns] [MONITOR] start asserted
[19613000 ns] [MONITOR] start asserted
[19618000 ns] [MONITOR] start asserted
[19618000 ns] [MONITOR] Input handshake: data=0xfc74 (pixel #653)
[19623000 ns] [MONITOR] start asserted
[19628000 ns] [MONITOR] start asserted
[19633000 ns] [MONITOR] start asserted
[19638000 ns] [MONITOR] start asserted
[19643000 ns] [MONITOR] start asserted
[19648000 ns] [MONITOR] start asserted
[19648000 ns] [MONITOR] Input handshake: data=0x005b (pixel #654)
[19653000 ns] [MONITOR] start asserted
[19658000 ns] [MONITOR] start asserted
[19663000 ns] [MONITOR] start asserted
[19668000 ns] [MONITOR] start asserted
[19673000 ns] [MONITOR] start asserted
[19678000 ns] [MONITOR] start asserted
[19678000 ns] [MONITOR] Input handshake: data=0x0167 (pixel #655)
[19683000 ns] [MONITOR] start asserted
[19688000 ns] [MONITOR] start asserted
[19693000 ns] [MONITOR] start asserted
[19698000 ns] [MONITOR] start asserted
[19703000 ns] [MONITOR] start asserted
[19708000 ns] [MONITOR] start asserted
[19708000 ns] [MONITOR] Input handshake: data=0x01c5 (pixel #656)
[19713000 ns] [MONITOR] start asserted
[19718000 ns] [MONITOR] start asserted
[19723000 ns] [MONITOR] start asserted
[19728000 ns] [MONITOR] start asserted
[19733000 ns] [MONITOR] start asserted
[19738000 ns] [MONITOR] start asserted
[19738000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #657)
[19743000 ns] [MONITOR] start asserted
[19748000 ns] [MONITOR] start asserted
[19753000 ns] [MONITOR] start asserted
[19758000 ns] [MONITOR] start asserted
[19763000 ns] [MONITOR] start asserted
[19768000 ns] [MONITOR] start asserted
[19768000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #658)
[19773000 ns] [MONITOR] start asserted
[19778000 ns] [MONITOR] start asserted
[19783000 ns] [MONITOR] start asserted
[19788000 ns] [MONITOR] start asserted
[19793000 ns] [MONITOR] start asserted
[19798000 ns] [MONITOR] start asserted
[19798000 ns] [MONITOR] Input handshake: data=0xfd7e (pixel #659)
[19803000 ns] [MONITOR] start asserted
[19808000 ns] [MONITOR] start asserted
[19813000 ns] [MONITOR] start asserted
[19818000 ns] [MONITOR] start asserted
[19823000 ns] [MONITOR] start asserted
[19828000 ns] [MONITOR] start asserted
[19828000 ns] [MONITOR] Input handshake: data=0xfeb8 (pixel #660)
[19833000 ns] [MONITOR] start asserted
[19838000 ns] [MONITOR] start asserted
[19843000 ns] [MONITOR] start asserted
[19848000 ns] [MONITOR] start asserted
[19853000 ns] [MONITOR] start asserted
[19858000 ns] [MONITOR] start asserted
[19858000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #661)
[19863000 ns] [MONITOR] start asserted
[19868000 ns] [MONITOR] start asserted
[19873000 ns] [MONITOR] start asserted
[19878000 ns] [MONITOR] start asserted
[19883000 ns] [MONITOR] start asserted
[19888000 ns] [MONITOR] start asserted
[19888000 ns] [MONITOR] Input handshake: data=0xff39 (pixel #662)
[19893000 ns] [MONITOR] start asserted
[19898000 ns] [MONITOR] start asserted
[19903000 ns] [MONITOR] start asserted
[19908000 ns] [MONITOR] start asserted
[19913000 ns] [MONITOR] start asserted
[19918000 ns] [MONITOR] start asserted
[19918000 ns] [MONITOR] Input handshake: data=0xfff9 (pixel #663)
[19923000 ns] [MONITOR] start asserted
[19928000 ns] [MONITOR] start asserted
[19933000 ns] [MONITOR] start asserted
[19938000 ns] [MONITOR] start asserted
[19943000 ns] [MONITOR] start asserted
[19948000 ns] [MONITOR] start asserted
[19948000 ns] [MONITOR] Input handshake: data=0x027e (pixel #664)
[19953000 ns] [MONITOR] start asserted
[19958000 ns] [MONITOR] start asserted
[19963000 ns] [MONITOR] start asserted
[19968000 ns] [MONITOR] start asserted
[19973000 ns] [MONITOR] start asserted
[19978000 ns] [MONITOR] start asserted
[19978000 ns] [MONITOR] Input handshake: data=0x0028 (pixel #665)
[19983000 ns] [MONITOR] start asserted
[19988000 ns] [MONITOR] start asserted
[19993000 ns] [MONITOR] start asserted
[19998000 ns] [MONITOR] start asserted
[20003000 ns] [MONITOR] start asserted
[20008000 ns] [MONITOR] start asserted
[20008000 ns] [MONITOR] Input handshake: data=0xfdc0 (pixel #666)
[20013000 ns] [MONITOR] start asserted
[20018000 ns] [MONITOR] start asserted
[20023000 ns] [MONITOR] start asserted
[20028000 ns] [MONITOR] start asserted
[20033000 ns] [MONITOR] start asserted
[20038000 ns] [MONITOR] start asserted
[20038000 ns] [MONITOR] Input handshake: data=0x0067 (pixel #667)
[20043000 ns] [MONITOR] start asserted
[20048000 ns] [MONITOR] start asserted
[20053000 ns] [MONITOR] start asserted
[20058000 ns] [MONITOR] start asserted
[20063000 ns] [MONITOR] start asserted
[20068000 ns] [MONITOR] start asserted
[20068000 ns] [MONITOR] Input handshake: data=0x026e (pixel #668)
[20073000 ns] [MONITOR] start asserted
[20078000 ns] [MONITOR] start asserted
[20083000 ns] [MONITOR] start asserted
[20088000 ns] [MONITOR] start asserted
[20093000 ns] [MONITOR] start asserted
[20098000 ns] [MONITOR] start asserted
[20098000 ns] [MONITOR] Input handshake: data=0x00be (pixel #669)
[20103000 ns] [MONITOR] start asserted
[20108000 ns] [MONITOR] start asserted
[20113000 ns] [MONITOR] start asserted
[20118000 ns] [MONITOR] start asserted
[20123000 ns] [MONITOR] start asserted
[20128000 ns] [MONITOR] start asserted
[20128000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #670)
[20133000 ns] [MONITOR] start asserted
[20138000 ns] [MONITOR] start asserted
[20143000 ns] [MONITOR] start asserted
[20148000 ns] [MONITOR] start asserted
[20153000 ns] [MONITOR] start asserted
[20158000 ns] [MONITOR] start asserted
[20158000 ns] [MONITOR] Input handshake: data=0x00e5 (pixel #671)
[20163000 ns] [MONITOR] start asserted
[20168000 ns] [MONITOR] start asserted
[20173000 ns] [MONITOR] start asserted
[20178000 ns] [MONITOR] start asserted
[20183000 ns] [MONITOR] start asserted
[20188000 ns] [MONITOR] start asserted
[20188000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #672)
[20193000 ns] [MONITOR] start asserted
[20198000 ns] [MONITOR] start asserted
[20203000 ns] [MONITOR] start asserted
[20208000 ns] [MONITOR] start asserted
[20213000 ns] [MONITOR] start asserted
[20218000 ns] [MONITOR] start asserted
[20218000 ns] [MONITOR] Input handshake: data=0xff61 (pixel #673)
[20223000 ns] [MONITOR] start asserted
[20228000 ns] [MONITOR] start asserted
[20233000 ns] [MONITOR] start asserted
[20238000 ns] [MONITOR] start asserted
[20243000 ns] [MONITOR] start asserted
[20248000 ns] [MONITOR] start asserted
[20248000 ns] [MONITOR] Input handshake: data=0xff35 (pixel #674)
[20253000 ns] [MONITOR] start asserted
[20258000 ns] [MONITOR] start asserted
[20263000 ns] [MONITOR] start asserted
[20268000 ns] [MONITOR] start asserted
[20273000 ns] [MONITOR] start asserted
[20278000 ns] [MONITOR] start asserted
[20278000 ns] [MONITOR] Input handshake: data=0xfef3 (pixel #675)
[20283000 ns] [MONITOR] start asserted
[20288000 ns] [MONITOR] start asserted
[20293000 ns] [MONITOR] start asserted
[20298000 ns] [MONITOR] start asserted
[20303000 ns] [MONITOR] start asserted
[20308000 ns] [MONITOR] start asserted
[20308000 ns] [MONITOR] Input handshake: data=0xfde2 (pixel #676)
[20313000 ns] [MONITOR] start asserted
[20318000 ns] [MONITOR] start asserted
[20323000 ns] [MONITOR] start asserted
[20328000 ns] [MONITOR] start asserted
[20333000 ns] [MONITOR] start asserted
[20338000 ns] [MONITOR] start asserted
[20338000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #677)
[20343000 ns] [MONITOR] start asserted
[20348000 ns] [MONITOR] start asserted
[20353000 ns] [MONITOR] start asserted
[20358000 ns] [MONITOR] start asserted
[20363000 ns] [MONITOR] start asserted
[20368000 ns] [MONITOR] start asserted
[20368000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #678)
[20373000 ns] [MONITOR] start asserted
[20378000 ns] [MONITOR] start asserted
[20383000 ns] [MONITOR] start asserted
[20388000 ns] [MONITOR] start asserted
[20393000 ns] [MONITOR] start asserted
[20398000 ns] [MONITOR] start asserted
[20398000 ns] [MONITOR] Input handshake: data=0x02ff (pixel #679)
[20403000 ns] [MONITOR] start asserted
[20408000 ns] [MONITOR] start asserted
[20413000 ns] [MONITOR] start asserted
[20418000 ns] [MONITOR] start asserted
[20423000 ns] [MONITOR] start asserted
[20428000 ns] [MONITOR] start asserted
[20428000 ns] [MONITOR] Input handshake: data=0x0149 (pixel #680)
[20433000 ns] [MONITOR] start asserted
[20438000 ns] [MONITOR] start asserted
[20443000 ns] [MONITOR] start asserted
[20448000 ns] [MONITOR] start asserted
[20453000 ns] [MONITOR] start asserted
[20458000 ns] [MONITOR] start asserted
[20458000 ns] [MONITOR] Input handshake: data=0xfedb (pixel #681)
[20463000 ns] [MONITOR] start asserted
[20468000 ns] [MONITOR] start asserted
[20473000 ns] [MONITOR] start asserted
[20478000 ns] [MONITOR] start asserted
[20483000 ns] [MONITOR] start asserted
[20488000 ns] [MONITOR] start asserted
[20488000 ns] [MONITOR] Input handshake: data=0xfeed (pixel #682)
[20493000 ns] [MONITOR] start asserted
[20498000 ns] [MONITOR] start asserted
[20503000 ns] [MONITOR] start asserted
[20508000 ns] [MONITOR] start asserted
[20513000 ns] [MONITOR] start asserted
[20518000 ns] [MONITOR] start asserted
[20518000 ns] [MONITOR] Input handshake: data=0xfe9f (pixel #683)
[20523000 ns] [MONITOR] start asserted
[20528000 ns] [MONITOR] start asserted
[20533000 ns] [MONITOR] start asserted
[20538000 ns] [MONITOR] start asserted
[20543000 ns] [MONITOR] start asserted
[20548000 ns] [MONITOR] start asserted
[20548000 ns] [MONITOR] Input handshake: data=0xffed (pixel #684)
[20553000 ns] [MONITOR] start asserted
[20558000 ns] [MONITOR] start asserted
[20563000 ns] [MONITOR] start asserted
[20568000 ns] [MONITOR] start asserted
[20573000 ns] [MONITOR] start asserted
[20578000 ns] [MONITOR] start asserted
[20578000 ns] [MONITOR] Input handshake: data=0x00ab (pixel #685)
[20583000 ns] [MONITOR] start asserted
[20588000 ns] [MONITOR] start asserted
[20593000 ns] [MONITOR] start asserted
[20598000 ns] [MONITOR] start asserted
[20603000 ns] [MONITOR] start asserted
[20608000 ns] [MONITOR] start asserted
[20608000 ns] [MONITOR] Input handshake: data=0xff96 (pixel #686)
[20613000 ns] [MONITOR] start asserted
[20618000 ns] [MONITOR] start asserted
[20623000 ns] [MONITOR] start asserted
[20628000 ns] [MONITOR] start asserted
[20633000 ns] [MONITOR] start asserted
[20638000 ns] [MONITOR] start asserted
[20638000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #687)
[20643000 ns] [MONITOR] start asserted
[20648000 ns] [MONITOR] start asserted
[20653000 ns] [MONITOR] start asserted
[20658000 ns] [MONITOR] start asserted
[20663000 ns] [MONITOR] start asserted
[20668000 ns] [MONITOR] start asserted
[20668000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #688)
[20673000 ns] [MONITOR] start asserted
[20678000 ns] [MONITOR] start asserted
[20683000 ns] [MONITOR] start asserted
[20688000 ns] [MONITOR] start asserted
[20693000 ns] [MONITOR] start asserted
[20698000 ns] [MONITOR] start asserted
[20698000 ns] [MONITOR] Input handshake: data=0x01e2 (pixel #689)
[20703000 ns] [MONITOR] start asserted
[20708000 ns] [MONITOR] start asserted
[20713000 ns] [MONITOR] start asserted
[20718000 ns] [MONITOR] start asserted
[20723000 ns] [MONITOR] start asserted
[20728000 ns] [MONITOR] start asserted
[20728000 ns] [MONITOR] Input handshake: data=0x019e (pixel #690)
[20733000 ns] [MONITOR] start asserted
[20738000 ns] [MONITOR] start asserted
[20743000 ns] [MONITOR] start asserted
[20748000 ns] [MONITOR] start asserted
[20753000 ns] [MONITOR] start asserted
[20758000 ns] [MONITOR] start asserted
[20758000 ns] [MONITOR] Input handshake: data=0x015b (pixel #691)
[20763000 ns] [MONITOR] start asserted
[20768000 ns] [MONITOR] start asserted
[20773000 ns] [MONITOR] start asserted
[20778000 ns] [MONITOR] start asserted
[20783000 ns] [MONITOR] start asserted
[20788000 ns] [MONITOR] start asserted
[20788000 ns] [MONITOR] Input handshake: data=0xfe74 (pixel #692)
[20793000 ns] [MONITOR] start asserted
[20798000 ns] [MONITOR] start asserted
[20803000 ns] [MONITOR] start asserted
[20808000 ns] [MONITOR] start asserted
[20813000 ns] [MONITOR] start asserted
[20818000 ns] [MONITOR] start asserted
[20818000 ns] [MONITOR] Input handshake: data=0xfcdc (pixel #693)
[20823000 ns] [MONITOR] start asserted
[20828000 ns] [MONITOR] start asserted
[20833000 ns] [MONITOR] start asserted
[20838000 ns] [MONITOR] start asserted
[20843000 ns] [MONITOR] start asserted
[20848000 ns] [MONITOR] start asserted
[20848000 ns] [MONITOR] Input handshake: data=0xfef4 (pixel #694)
[20853000 ns] [MONITOR] start asserted
[20858000 ns] [MONITOR] start asserted
[20863000 ns] [MONITOR] start asserted
[20868000 ns] [MONITOR] start asserted
[20873000 ns] [MONITOR] start asserted
[20878000 ns] [MONITOR] start asserted
[20878000 ns] [MONITOR] Input handshake: data=0x017e (pixel #695)
[20883000 ns] [MONITOR] start asserted
[20888000 ns] [MONITOR] start asserted
[20893000 ns] [MONITOR] start asserted
[20898000 ns] [MONITOR] start asserted
[20903000 ns] [MONITOR] start asserted
[20908000 ns] [MONITOR] start asserted
[20908000 ns] [MONITOR] Input handshake: data=0x00f6 (pixel #696)
[20913000 ns] [MONITOR] start asserted
[20918000 ns] [MONITOR] start asserted
[20923000 ns] [MONITOR] start asserted
[20928000 ns] [MONITOR] start asserted
[20933000 ns] [MONITOR] start asserted
[20938000 ns] [MONITOR] start asserted
[20938000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #697)
[20943000 ns] [MONITOR] start asserted
[20948000 ns] [MONITOR] start asserted
[20953000 ns] [MONITOR] start asserted
[20958000 ns] [MONITOR] start asserted
[20963000 ns] [MONITOR] start asserted
[20968000 ns] [MONITOR] start asserted
[20968000 ns] [MONITOR] Input handshake: data=0x00a8 (pixel #698)
[20973000 ns] [MONITOR] start asserted
[20978000 ns] [MONITOR] start asserted
[20983000 ns] [MONITOR] start asserted
[20988000 ns] [MONITOR] start asserted
[20993000 ns] [MONITOR] start asserted
[20998000 ns] [MONITOR] start asserted
[20998000 ns] [MONITOR] Input handshake: data=0x01ab (pixel #699)
[21003000 ns] [MONITOR] start asserted
[21008000 ns] [MONITOR] start asserted
[21013000 ns] [MONITOR] start asserted
[21018000 ns] [MONITOR] start asserted
[21023000 ns] [MONITOR] start asserted
[21028000 ns] [MONITOR] start asserted
[21028000 ns] [MONITOR] Input handshake: data=0xfec5 (pixel #700)
[21033000 ns] [MONITOR] start asserted
[21038000 ns] [MONITOR] start asserted
[21043000 ns] [MONITOR] start asserted
[21048000 ns] [MONITOR] start asserted
[21053000 ns] [MONITOR] start asserted
[21058000 ns] [MONITOR] start asserted
[21058000 ns] [MONITOR] Input handshake: data=0xfca9 (pixel #701)
[21063000 ns] [MONITOR] start asserted
[21068000 ns] [MONITOR] start asserted
[21073000 ns] [MONITOR] start asserted
[21078000 ns] [MONITOR] start asserted
[21083000 ns] [MONITOR] start asserted
[21088000 ns] [MONITOR] start asserted
[21088000 ns] [MONITOR] Input handshake: data=0xfffb (pixel #702)
[21093000 ns] [MONITOR] start asserted
[21098000 ns] [MONITOR] start asserted
[21103000 ns] [MONITOR] start asserted
[21108000 ns] [MONITOR] start asserted
[21113000 ns] [MONITOR] start asserted
[21118000 ns] [MONITOR] start asserted
[21118000 ns] [MONITOR] Input handshake: data=0x01f0 (pixel #703)
[21123000 ns] [MONITOR] start asserted
[21128000 ns] [MONITOR] start asserted
[21133000 ns] [MONITOR] start asserted
[21138000 ns] [MONITOR] start asserted
[21143000 ns] [MONITOR] start asserted
[21148000 ns] [MONITOR] start asserted
[21148000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #704)
[21153000 ns] [MONITOR] start asserted
[21158000 ns] [MONITOR] start asserted
[21163000 ns] [MONITOR] start asserted
[21168000 ns] [MONITOR] start asserted
[21173000 ns] [MONITOR] start asserted
[21178000 ns] [MONITOR] start asserted
[21178000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #705)
[21183000 ns] [MONITOR] start asserted
[21188000 ns] [MONITOR] start asserted
[21193000 ns] [MONITOR] start asserted
[21198000 ns] [MONITOR] start asserted
[21203000 ns] [MONITOR] start asserted
[21208000 ns] [MONITOR] start asserted
[21208000 ns] [MONITOR] Input handshake: data=0xfed1 (pixel #706)
[21213000 ns] [MONITOR] start asserted
[21218000 ns] [MONITOR] start asserted
[21223000 ns] [MONITOR] start asserted
[21228000 ns] [MONITOR] start asserted
[21233000 ns] [MONITOR] start asserted
[21238000 ns] [MONITOR] start asserted
[21238000 ns] [MONITOR] Input handshake: data=0xff29 (pixel #707)
[21243000 ns] [MONITOR] start asserted
[21248000 ns] [MONITOR] start asserted
[21253000 ns] [MONITOR] start asserted
[21258000 ns] [MONITOR] start asserted
[21263000 ns] [MONITOR] start asserted
[21268000 ns] [MONITOR] start asserted
[21268000 ns] [MONITOR] Input handshake: data=0xff21 (pixel #708)
[21273000 ns] [MONITOR] start asserted
[21278000 ns] [MONITOR] start asserted
[21283000 ns] [MONITOR] start asserted
[21288000 ns] [MONITOR] start asserted
[21293000 ns] [MONITOR] start asserted
[21298000 ns] [MONITOR] start asserted
[21298000 ns] [MONITOR] Input handshake: data=0xffaa (pixel #709)
[21303000 ns] [MONITOR] start asserted
[21308000 ns] [MONITOR] start asserted
[21313000 ns] [MONITOR] start asserted
[21318000 ns] [MONITOR] start asserted
[21323000 ns] [MONITOR] start asserted
[21328000 ns] [MONITOR] start asserted
[21328000 ns] [MONITOR] Input handshake: data=0x019c (pixel #710)
[21333000 ns] [MONITOR] start asserted
[21338000 ns] [MONITOR] start asserted
[21343000 ns] [MONITOR] start asserted
[21348000 ns] [MONITOR] start asserted
[21353000 ns] [MONITOR] start asserted
[21358000 ns] [MONITOR] start asserted
[21358000 ns] [MONITOR] Input handshake: data=0x00cb (pixel #711)
[21363000 ns] [MONITOR] start asserted
[21368000 ns] [MONITOR] start asserted
[21373000 ns] [MONITOR] start asserted
[21378000 ns] [MONITOR] start asserted
[21383000 ns] [MONITOR] start asserted
[21388000 ns] [MONITOR] start asserted
[21388000 ns] [MONITOR] Input handshake: data=0x011f (pixel #712)
[21393000 ns] [MONITOR] start asserted
[21398000 ns] [MONITOR] start asserted
[21403000 ns] [MONITOR] start asserted
[21408000 ns] [MONITOR] start asserted
[21413000 ns] [MONITOR] start asserted
[21418000 ns] [MONITOR] start asserted
[21418000 ns] [MONITOR] Input handshake: data=0x00a0 (pixel #713)
[21423000 ns] [MONITOR] start asserted
[21428000 ns] [MONITOR] start asserted
[21433000 ns] [MONITOR] start asserted
[21438000 ns] [MONITOR] start asserted
[21443000 ns] [MONITOR] start asserted
[21448000 ns] [MONITOR] start asserted
[21448000 ns] [MONITOR] Input handshake: data=0x006e (pixel #714)
[21453000 ns] [MONITOR] start asserted
[21458000 ns] [MONITOR] start asserted
[21463000 ns] [MONITOR] start asserted
[21468000 ns] [MONITOR] start asserted
[21473000 ns] [MONITOR] start asserted
[21478000 ns] [MONITOR] start asserted
[21478000 ns] [MONITOR] Input handshake: data=0x0197 (pixel #715)
[21483000 ns] [MONITOR] start asserted
[21488000 ns] [MONITOR] start asserted
[21493000 ns] [MONITOR] start asserted
[21498000 ns] [MONITOR] start asserted
[21503000 ns] [MONITOR] start asserted
[21508000 ns] [MONITOR] start asserted
[21508000 ns] [MONITOR] Input handshake: data=0xff36 (pixel #716)
[21513000 ns] [MONITOR] start asserted
[21518000 ns] [MONITOR] start asserted
[21523000 ns] [MONITOR] start asserted
[21528000 ns] [MONITOR] start asserted
[21533000 ns] [MONITOR] start asserted
[21538000 ns] [MONITOR] start asserted
[21538000 ns] [MONITOR] Input handshake: data=0xff1a (pixel #717)
[21543000 ns] [MONITOR] start asserted
[21548000 ns] [MONITOR] start asserted
[21553000 ns] [MONITOR] start asserted
[21558000 ns] [MONITOR] start asserted
[21563000 ns] [MONITOR] start asserted
[21568000 ns] [MONITOR] start asserted
[21568000 ns] [MONITOR] Input handshake: data=0xff21 (pixel #718)
[21573000 ns] [MONITOR] start asserted
[21578000 ns] [MONITOR] start asserted
[21583000 ns] [MONITOR] start asserted
[21588000 ns] [MONITOR] start asserted
[21593000 ns] [MONITOR] start asserted
[21598000 ns] [MONITOR] start asserted
[21598000 ns] [MONITOR] Input handshake: data=0xff03 (pixel #719)
[21603000 ns] [MONITOR] start asserted
[21608000 ns] [MONITOR] start asserted
[21613000 ns] [MONITOR] start asserted
[21618000 ns] [MONITOR] start asserted
[21623000 ns] [MONITOR] start asserted
[21628000 ns] [MONITOR] start asserted
[21628000 ns] [MONITOR] Input handshake: data=0x00a4 (pixel #720)
[21633000 ns] [MONITOR] start asserted
[21638000 ns] [MONITOR] start asserted
[21643000 ns] [MONITOR] start asserted
[21648000 ns] [MONITOR] start asserted
[21653000 ns] [MONITOR] start asserted
[21658000 ns] [MONITOR] start asserted
[21658000 ns] [MONITOR] Input handshake: data=0x002e (pixel #721)
[21663000 ns] [MONITOR] start asserted
[21668000 ns] [MONITOR] start asserted
[21673000 ns] [MONITOR] start asserted
[21678000 ns] [MONITOR] start asserted
[21683000 ns] [MONITOR] start asserted
[21688000 ns] [MONITOR] start asserted
[21688000 ns] [MONITOR] Input handshake: data=0x00af (pixel #722)
[21693000 ns] [MONITOR] start asserted
[21698000 ns] [MONITOR] start asserted
[21703000 ns] [MONITOR] start asserted
[21708000 ns] [MONITOR] start asserted
[21713000 ns] [MONITOR] start asserted
[21718000 ns] [MONITOR] start asserted
[21718000 ns] [MONITOR] Input handshake: data=0x0047 (pixel #723)
[21723000 ns] [MONITOR] start asserted
[21728000 ns] [MONITOR] start asserted
[21733000 ns] [MONITOR] start asserted
[21738000 ns] [MONITOR] start asserted
[21743000 ns] [MONITOR] start asserted
[21748000 ns] [MONITOR] start asserted
[21748000 ns] [MONITOR] Input handshake: data=0xfeb7 (pixel #724)
[21753000 ns] [MONITOR] start asserted
[21758000 ns] [MONITOR] start asserted
[21763000 ns] [MONITOR] start asserted
[21768000 ns] [MONITOR] start asserted
[21773000 ns] [MONITOR] start asserted
[21778000 ns] [MONITOR] start asserted
[21778000 ns] [MONITOR] Input handshake: data=0xff2a (pixel #725)
[21783000 ns] [MONITOR] start asserted
[21788000 ns] [MONITOR] start asserted
[21793000 ns] [MONITOR] start asserted
[21798000 ns] [MONITOR] start asserted
[21803000 ns] [MONITOR] start asserted
[21808000 ns] [MONITOR] start asserted
[21808000 ns] [MONITOR] Input handshake: data=0xfea0 (pixel #726)
[21813000 ns] [MONITOR] start asserted
[21818000 ns] [MONITOR] start asserted
[21823000 ns] [MONITOR] start asserted
[21828000 ns] [MONITOR] start asserted
[21833000 ns] [MONITOR] start asserted
[21838000 ns] [MONITOR] start asserted
[21838000 ns] [MONITOR] Input handshake: data=0x00b6 (pixel #727)
[21843000 ns] [MONITOR] start asserted
[21848000 ns] [MONITOR] start asserted
[21853000 ns] [MONITOR] start asserted
[21858000 ns] [MONITOR] start asserted
[21863000 ns] [MONITOR] start asserted
[21868000 ns] [MONITOR] start asserted
[21868000 ns] [MONITOR] Input handshake: data=0x023d (pixel #728)
[21873000 ns] [MONITOR] start asserted
[21878000 ns] [MONITOR] start asserted
[21883000 ns] [MONITOR] start asserted
[21888000 ns] [MONITOR] start asserted
[21893000 ns] [MONITOR] start asserted
[21898000 ns] [MONITOR] start asserted
[21898000 ns] [MONITOR] Input handshake: data=0xfffc (pixel #729)
[21903000 ns] [MONITOR] start asserted
[21908000 ns] [MONITOR] start asserted
[21913000 ns] [MONITOR] start asserted
[21918000 ns] [MONITOR] start asserted
[21923000 ns] [MONITOR] start asserted
[21928000 ns] [MONITOR] start asserted
[21928000 ns] [MONITOR] Input handshake: data=0xfe0f (pixel #730)
[21933000 ns] [MONITOR] start asserted
[21938000 ns] [MONITOR] start asserted
[21943000 ns] [MONITOR] start asserted
[21948000 ns] [MONITOR] start asserted
[21953000 ns] [MONITOR] start asserted
[21958000 ns] [MONITOR] start asserted
[21958000 ns] [MONITOR] Input handshake: data=0xfecd (pixel #731)
[21963000 ns] [MONITOR] start asserted
[21968000 ns] [MONITOR] start asserted
[21973000 ns] [MONITOR] start asserted
[21978000 ns] [MONITOR] start asserted
[21983000 ns] [MONITOR] start asserted
[21988000 ns] [MONITOR] start asserted
[21988000 ns] [MONITOR] Input handshake: data=0xfec4 (pixel #732)
[21993000 ns] [MONITOR] start asserted
[21998000 ns] [MONITOR] start asserted
[22003000 ns] [MONITOR] start asserted
[22008000 ns] [MONITOR] start asserted
[22013000 ns] [MONITOR] start asserted
[22018000 ns] [MONITOR] start asserted
[22018000 ns] [MONITOR] Input handshake: data=0x009b (pixel #733)
[22023000 ns] [MONITOR] start asserted
[22028000 ns] [MONITOR] start asserted
[22033000 ns] [MONITOR] start asserted
[22038000 ns] [MONITOR] start asserted
[22043000 ns] [MONITOR] start asserted
[22048000 ns] [MONITOR] start asserted
[22048000 ns] [MONITOR] Input handshake: data=0x0464 (pixel #734)
[22053000 ns] [MONITOR] start asserted
[22058000 ns] [MONITOR] start asserted
[22063000 ns] [MONITOR] start asserted
[22068000 ns] [MONITOR] start asserted
[22073000 ns] [MONITOR] start asserted
[22078000 ns] [MONITOR] start asserted
[22078000 ns] [MONITOR] Input handshake: data=0x02df (pixel #735)
[22083000 ns] [MONITOR] start asserted
[22088000 ns] [MONITOR] start asserted
[22093000 ns] [MONITOR] start asserted
[22098000 ns] [MONITOR] start asserted
[22103000 ns] [MONITOR] start asserted
[22108000 ns] [MONITOR] start asserted
[22108000 ns] [MONITOR] Input handshake: data=0x0079 (pixel #736)
[22113000 ns] [MONITOR] start asserted
[22118000 ns] [MONITOR] start asserted
[22123000 ns] [MONITOR] start asserted
[22128000 ns] [MONITOR] start asserted
[22133000 ns] [MONITOR] start asserted
[22138000 ns] [MONITOR] start asserted
[22138000 ns] [MONITOR] Input handshake: data=0xfee2 (pixel #737)
[22143000 ns] [MONITOR] start asserted
[22148000 ns] [MONITOR] start asserted
[22153000 ns] [MONITOR] start asserted
[22158000 ns] [MONITOR] start asserted
[22163000 ns] [MONITOR] start asserted
[22168000 ns] [MONITOR] start asserted
[22168000 ns] [MONITOR] Input handshake: data=0xfc16 (pixel #738)
[22173000 ns] [MONITOR] start asserted
[22178000 ns] [MONITOR] start asserted
[22183000 ns] [MONITOR] start asserted
[22188000 ns] [MONITOR] start asserted
[22193000 ns] [MONITOR] start asserted
[22198000 ns] [MONITOR] start asserted
[22198000 ns] [MONITOR] Input handshake: data=0xfe6d (pixel #739)
[22203000 ns] [MONITOR] start asserted
[22208000 ns] [MONITOR] start asserted
[22213000 ns] [MONITOR] start asserted
[22218000 ns] [MONITOR] start asserted
[22223000 ns] [MONITOR] start asserted
[22228000 ns] [MONITOR] start asserted
[22228000 ns] [MONITOR] Input handshake: data=0xff23 (pixel #740)
[22233000 ns] [MONITOR] start asserted
[22238000 ns] [MONITOR] start asserted
[22243000 ns] [MONITOR] start asserted
[22248000 ns] [MONITOR] start asserted
[22253000 ns] [MONITOR] start asserted
[22258000 ns] [MONITOR] start asserted
[22258000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #741)
[22263000 ns] [MONITOR] start asserted
[22268000 ns] [MONITOR] start asserted
[22273000 ns] [MONITOR] start asserted
[22278000 ns] [MONITOR] start asserted
[22283000 ns] [MONITOR] start asserted
[22288000 ns] [MONITOR] start asserted
[22288000 ns] [MONITOR] Input handshake: data=0x030f (pixel #742)
[22293000 ns] [MONITOR] start asserted
[22298000 ns] [MONITOR] start asserted
[22303000 ns] [MONITOR] start asserted
[22308000 ns] [MONITOR] start asserted
[22313000 ns] [MONITOR] start asserted
[22318000 ns] [MONITOR] start asserted
[22318000 ns] [MONITOR] Input handshake: data=0x0122 (pixel #743)
[22323000 ns] [MONITOR] start asserted
[22328000 ns] [MONITOR] start asserted
[22333000 ns] [MONITOR] start asserted
[22338000 ns] [MONITOR] start asserted
[22343000 ns] [MONITOR] start asserted
[22348000 ns] [MONITOR] start asserted
[22348000 ns] [MONITOR] Input handshake: data=0x00ba (pixel #744)
[22353000 ns] [MONITOR] start asserted
[22358000 ns] [MONITOR] start asserted
[22363000 ns] [MONITOR] start asserted
[22368000 ns] [MONITOR] start asserted
[22373000 ns] [MONITOR] start asserted
[22378000 ns] [MONITOR] start asserted
[22378000 ns] [MONITOR] Input handshake: data=0xff7d (pixel #745)
[22383000 ns] [MONITOR] start asserted
[22388000 ns] [MONITOR] start asserted
[22393000 ns] [MONITOR] start asserted
[22398000 ns] [MONITOR] start asserted
[22403000 ns] [MONITOR] start asserted
[22408000 ns] [MONITOR] start asserted
[22408000 ns] [MONITOR] Input handshake: data=0xfe48 (pixel #746)
[22413000 ns] [MONITOR] start asserted
[22418000 ns] [MONITOR] start asserted
[22423000 ns] [MONITOR] start asserted
[22428000 ns] [MONITOR] start asserted
[22433000 ns] [MONITOR] start asserted
[22438000 ns] [MONITOR] start asserted
[22438000 ns] [MONITOR] Input handshake: data=0xffb2 (pixel #747)
[22443000 ns] [MONITOR] start asserted
[22448000 ns] [MONITOR] start asserted
[22453000 ns] [MONITOR] start asserted
[22458000 ns] [MONITOR] start asserted
[22463000 ns] [MONITOR] start asserted
[22468000 ns] [MONITOR] start asserted
[22468000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #748)
[22473000 ns] [MONITOR] start asserted
[22478000 ns] [MONITOR] start asserted
[22483000 ns] [MONITOR] start asserted
[22488000 ns] [MONITOR] start asserted
[22493000 ns] [MONITOR] start asserted
[22498000 ns] [MONITOR] start asserted
[22498000 ns] [MONITOR] Input handshake: data=0xff06 (pixel #749)
[22503000 ns] [MONITOR] start asserted
[22508000 ns] [MONITOR] start asserted
[22513000 ns] [MONITOR] start asserted
[22518000 ns] [MONITOR] start asserted
[22523000 ns] [MONITOR] start asserted
[22528000 ns] [MONITOR] start asserted
[22528000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #750)
[22533000 ns] [MONITOR] start asserted
[22538000 ns] [MONITOR] start asserted
[22543000 ns] [MONITOR] start asserted
[22548000 ns] [MONITOR] start asserted
[22553000 ns] [MONITOR] start asserted
[22558000 ns] [MONITOR] start asserted
[22558000 ns] [MONITOR] Input handshake: data=0xfea4 (pixel #751)
[22563000 ns] [MONITOR] start asserted
[22568000 ns] [MONITOR] start asserted
[22573000 ns] [MONITOR] start asserted
[22578000 ns] [MONITOR] start asserted
[22583000 ns] [MONITOR] start asserted
[22588000 ns] [MONITOR] start asserted
[22588000 ns] [MONITOR] Input handshake: data=0xffba (pixel #752)
[22593000 ns] [MONITOR] start asserted
[22598000 ns] [MONITOR] start asserted
[22603000 ns] [MONITOR] start asserted
[22608000 ns] [MONITOR] start asserted
[22613000 ns] [MONITOR] start asserted
[22618000 ns] [MONITOR] start asserted
[22618000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #753)
[22623000 ns] [MONITOR] start asserted
[22628000 ns] [MONITOR] start asserted
[22633000 ns] [MONITOR] start asserted
[22638000 ns] [MONITOR] start asserted
[22643000 ns] [MONITOR] start asserted
[22648000 ns] [MONITOR] start asserted
[22648000 ns] [MONITOR] Input handshake: data=0x01a3 (pixel #754)
[22653000 ns] [MONITOR] start asserted
[22658000 ns] [MONITOR] start asserted
[22663000 ns] [MONITOR] start asserted
[22668000 ns] [MONITOR] start asserted
[22673000 ns] [MONITOR] start asserted
[22678000 ns] [MONITOR] start asserted
[22678000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #755)
[22683000 ns] [MONITOR] start asserted
[22688000 ns] [MONITOR] start asserted
[22693000 ns] [MONITOR] start asserted
[22698000 ns] [MONITOR] start asserted
[22703000 ns] [MONITOR] start asserted
[22708000 ns] [MONITOR] start asserted
[22708000 ns] [MONITOR] Input handshake: data=0xfefe (pixel #756)
[22713000 ns] [MONITOR] start asserted
[22718000 ns] [MONITOR] start asserted
[22723000 ns] [MONITOR] start asserted
[22728000 ns] [MONITOR] start asserted
[22733000 ns] [MONITOR] start asserted
[22738000 ns] [MONITOR] start asserted
[22738000 ns] [MONITOR] Input handshake: data=0x000a (pixel #757)
[22743000 ns] [MONITOR] start asserted
[22748000 ns] [MONITOR] start asserted
[22753000 ns] [MONITOR] start asserted
[22758000 ns] [MONITOR] start asserted
[22763000 ns] [MONITOR] start asserted
[22768000 ns] [MONITOR] start asserted
[22768000 ns] [MONITOR] Input handshake: data=0x0145 (pixel #758)
[22773000 ns] [MONITOR] start asserted
[22778000 ns] [MONITOR] start asserted
[22783000 ns] [MONITOR] start asserted
[22788000 ns] [MONITOR] start asserted
[22793000 ns] [MONITOR] start asserted
[22798000 ns] [MONITOR] start asserted
[22798000 ns] [MONITOR] Input handshake: data=0x0156 (pixel #759)
[22803000 ns] [MONITOR] start asserted
[22808000 ns] [MONITOR] start asserted
[22813000 ns] [MONITOR] start asserted
[22818000 ns] [MONITOR] start asserted
[22823000 ns] [MONITOR] start asserted
[22828000 ns] [MONITOR] start asserted
[22828000 ns] [MONITOR] Input handshake: data=0x0114 (pixel #760)
[22833000 ns] [MONITOR] start asserted
[22838000 ns] [MONITOR] start asserted
[22843000 ns] [MONITOR] start asserted
[22848000 ns] [MONITOR] start asserted
[22853000 ns] [MONITOR] start asserted
[22858000 ns] [MONITOR] start asserted
[22858000 ns] [MONITOR] Input handshake: data=0x0074 (pixel #761)
[22863000 ns] [MONITOR] start asserted
[22868000 ns] [MONITOR] start asserted
[22873000 ns] [MONITOR] start asserted
[22878000 ns] [MONITOR] start asserted
[22883000 ns] [MONITOR] start asserted
[22888000 ns] [MONITOR] start asserted
[22888000 ns] [MONITOR] Input handshake: data=0xfd14 (pixel #762)
[22893000 ns] [MONITOR] start asserted
[22898000 ns] [MONITOR] start asserted
[22903000 ns] [MONITOR] start asserted
[22908000 ns] [MONITOR] start asserted
[22913000 ns] [MONITOR] start asserted
[22918000 ns] [MONITOR] start asserted
[22918000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #763)
[22923000 ns] [MONITOR] start asserted
[22928000 ns] [MONITOR] start asserted
[22933000 ns] [MONITOR] start asserted
[22938000 ns] [MONITOR] start asserted
[22943000 ns] [MONITOR] start asserted
[22948000 ns] [MONITOR] start asserted
[22948000 ns] [MONITOR] Input handshake: data=0xff60 (pixel #764)
[22953000 ns] [MONITOR] start asserted
[22958000 ns] [MONITOR] start asserted
[22963000 ns] [MONITOR] start asserted
[22968000 ns] [MONITOR] start asserted
[22973000 ns] [MONITOR] start asserted
[22978000 ns] [MONITOR] start asserted
[22978000 ns] [MONITOR] Input handshake: data=0xfef0 (pixel #765)
[22983000 ns] [MONITOR] start asserted
[22988000 ns] [MONITOR] start asserted
[22993000 ns] [MONITOR] start asserted
[22998000 ns] [MONITOR] start asserted
[23003000 ns] [MONITOR] start asserted
[23008000 ns] [MONITOR] start asserted
[23008000 ns] [MONITOR] Input handshake: data=0x01e7 (pixel #766)
[23013000 ns] [MONITOR] start asserted
[23018000 ns] [MONITOR] start asserted
[23023000 ns] [MONITOR] start asserted
[23028000 ns] [MONITOR] start asserted
[23033000 ns] [MONITOR] start asserted
[23038000 ns] [MONITOR] start asserted
[23038000 ns] [MONITOR] Input handshake: data=0x004e (pixel #767)
[23043000 ns] [MONITOR] start asserted
[23048000 ns] [MONITOR] start asserted
[23053000 ns] [MONITOR] start asserted
[23058000 ns] [MONITOR] start asserted
[23063000 ns] [MONITOR] start asserted
[23068000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[23068000 ns] [MONITOR] start asserted
[23068000 ns] [MONITOR] Input handshake: data=0xff7a (pixel #768)
[23073000 ns] [MONITOR] start asserted
[23078000 ns] [MONITOR] start asserted
[23083000 ns] [MONITOR] start asserted
[23088000 ns] [MONITOR] start asserted
[23093000 ns] [MONITOR] start asserted
[23098000 ns] [MONITOR] start asserted
[23098000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #769)
[23103000 ns] [MONITOR] start asserted
[23108000 ns] [MONITOR] start asserted
[23113000 ns] [MONITOR] start asserted
[23118000 ns] [MONITOR] start asserted
[23123000 ns] [MONITOR] start asserted
[23128000 ns] [MONITOR] start asserted
[23128000 ns] [MONITOR] Input handshake: data=0x02c9 (pixel #770)
[23133000 ns] [MONITOR] start asserted
[23138000 ns] [MONITOR] start asserted
[23143000 ns] [MONITOR] start asserted
[23148000 ns] [MONITOR] start asserted
[23153000 ns] [MONITOR] start asserted
[23158000 ns] [MONITOR] start asserted
[23158000 ns] [MONITOR] Input handshake: data=0x0074 (pixel #771)
[23163000 ns] [MONITOR] start asserted
[23168000 ns] [MONITOR] start asserted
[23173000 ns] [MONITOR] start asserted
[23178000 ns] [MONITOR] start asserted
[23183000 ns] [MONITOR] start asserted
[23188000 ns] [MONITOR] start asserted
[23188000 ns] [MONITOR] Input handshake: data=0xfe6d (pixel #772)
[23193000 ns] [MONITOR] start asserted
[23198000 ns] [MONITOR] start asserted
[23203000 ns] [MONITOR] start asserted
[23208000 ns] [MONITOR] start asserted
[23213000 ns] [MONITOR] start asserted
[23218000 ns] [MONITOR] start asserted
[23218000 ns] [MONITOR] Input handshake: data=0xfd44 (pixel #773)
[23223000 ns] [MONITOR] start asserted
[23228000 ns] [MONITOR] start asserted
[23233000 ns] [MONITOR] start asserted
[23238000 ns] [MONITOR] start asserted
[23243000 ns] [MONITOR] start asserted
[23248000 ns] [MONITOR] start asserted
[23248000 ns] [MONITOR] Input handshake: data=0xfe80 (pixel #774)
[23253000 ns] [MONITOR] start asserted
[23258000 ns] [MONITOR] start asserted
[23263000 ns] [MONITOR] start asserted
[23268000 ns] [MONITOR] start asserted
[23273000 ns] [MONITOR] start asserted
[23278000 ns] [MONITOR] start asserted
[23278000 ns] [MONITOR] Input handshake: data=0x019a (pixel #775)
[23283000 ns] [MONITOR] start asserted
[23288000 ns] [MONITOR] start asserted
[23293000 ns] [MONITOR] start asserted
[23298000 ns] [MONITOR] start asserted
[23303000 ns] [MONITOR] start asserted
[23308000 ns] [MONITOR] start asserted
[23308000 ns] [MONITOR] Input handshake: data=0x0422 (pixel #776)
[23313000 ns] [MONITOR] start asserted
[23318000 ns] [MONITOR] start asserted
[23323000 ns] [MONITOR] start asserted
[23328000 ns] [MONITOR] start asserted
[23333000 ns] [MONITOR] start asserted
[23338000 ns] [MONITOR] start asserted
[23338000 ns] [MONITOR] Input handshake: data=0x0238 (pixel #777)
[23343000 ns] [MONITOR] start asserted
[23348000 ns] [MONITOR] start asserted
[23353000 ns] [MONITOR] start asserted
[23358000 ns] [MONITOR] start asserted
[23363000 ns] [MONITOR] start asserted
[23368000 ns] [MONITOR] start asserted
[23368000 ns] [MONITOR] Input handshake: data=0xfd8e (pixel #778)
[23373000 ns] [MONITOR] start asserted
[23378000 ns] [MONITOR] start asserted
[23383000 ns] [MONITOR] start asserted
[23388000 ns] [MONITOR] start asserted
[23393000 ns] [MONITOR] start asserted
[23398000 ns] [MONITOR] start asserted
[23398000 ns] [MONITOR] Input handshake: data=0xfd5f (pixel #779)
[23403000 ns] [MONITOR] start asserted
[23408000 ns] [MONITOR] start asserted
[23413000 ns] [MONITOR] start asserted
[23418000 ns] [MONITOR] start asserted
[23423000 ns] [MONITOR] start asserted
[23428000 ns] [MONITOR] start asserted
[23428000 ns] [MONITOR] Input handshake: data=0xfeb8 (pixel #780)
[23433000 ns] [MONITOR] start asserted
[23438000 ns] [MONITOR] start asserted
[23443000 ns] [MONITOR] start asserted
[23448000 ns] [MONITOR] start asserted
[23453000 ns] [MONITOR] start asserted
[23458000 ns] [MONITOR] start asserted
[23458000 ns] [MONITOR] Input handshake: data=0xff87 (pixel #781)
[23463000 ns] [MONITOR] start asserted
[23468000 ns] [MONITOR] start asserted
[23473000 ns] [MONITOR] start asserted
[23478000 ns] [MONITOR] start asserted
[23483000 ns] [MONITOR] start asserted
[23488000 ns] [MONITOR] start asserted
[23488000 ns] [MONITOR] Input handshake: data=0x0034 (pixel #782)
[23493000 ns] [MONITOR] start asserted
[23498000 ns] [MONITOR] start asserted
[23503000 ns] [MONITOR] start asserted
[23508000 ns] [MONITOR] start asserted
[23513000 ns] [MONITOR] start asserted
[23518000 ns] [MONITOR] start asserted
[23518000 ns] [MONITOR] Input handshake: data=0x010c (pixel #783)
[23523000 ns] [MONITOR] start asserted
[23528000 ns] [MONITOR] start asserted
[23533000 ns] [MONITOR] start asserted
[23538000 ns] [MONITOR] start asserted
[23543000 ns] [MONITOR] start asserted
[23548000 ns] [MONITOR] start asserted
[23548000 ns] [MONITOR] Input handshake: data=0x027f (pixel #784)
[23553000 ns] [MONITOR] start asserted
[23558000 ns] [MONITOR] start asserted
[23563000 ns] [MONITOR] start asserted
[23568000 ns] [MONITOR] start asserted
[23573000 ns] [MONITOR] start asserted
[23578000 ns] [MONITOR] start asserted
[23578000 ns] [MONITOR] Input handshake: data=0x0255 (pixel #785)
[23583000 ns] [MONITOR] start asserted
[23588000 ns] [MONITOR] start asserted
[23593000 ns] [MONITOR] start asserted
[23598000 ns] [MONITOR] start asserted
[23603000 ns] [MONITOR] start asserted
[23608000 ns] [MONITOR] start asserted
[23608000 ns] [MONITOR] Input handshake: data=0xff16 (pixel #786)
[23613000 ns] [MONITOR] start asserted
[23618000 ns] [MONITOR] start asserted
[23623000 ns] [MONITOR] start asserted
[23628000 ns] [MONITOR] start asserted
[23633000 ns] [MONITOR] start asserted
[23638000 ns] [MONITOR] start asserted
[23638000 ns] [MONITOR] Input handshake: data=0xff84 (pixel #787)
[23643000 ns] [MONITOR] start asserted
[23648000 ns] [MONITOR] start asserted
[23653000 ns] [MONITOR] start asserted
[23658000 ns] [MONITOR] start asserted
[23663000 ns] [MONITOR] start asserted
[23668000 ns] [MONITOR] start asserted
[23668000 ns] [MONITOR] Input handshake: data=0xfe57 (pixel #788)
[23673000 ns] [MONITOR] start asserted
[23678000 ns] [MONITOR] start asserted
[23683000 ns] [MONITOR] start asserted
[23688000 ns] [MONITOR] start asserted
[23693000 ns] [MONITOR] start asserted
[23698000 ns] [MONITOR] start asserted
[23698000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #789)
[23703000 ns] [MONITOR] start asserted
[23708000 ns] [MONITOR] start asserted
[23713000 ns] [MONITOR] start asserted
[23718000 ns] [MONITOR] start asserted
[23723000 ns] [MONITOR] start asserted
[23728000 ns] [MONITOR] start asserted
[23728000 ns] [MONITOR] Input handshake: data=0xffcb (pixel #790)
[23733000 ns] [MONITOR] start asserted
[23738000 ns] [MONITOR] start asserted
[23743000 ns] [MONITOR] start asserted
[23748000 ns] [MONITOR] start asserted
[23753000 ns] [MONITOR] start asserted
[23758000 ns] [MONITOR] start asserted
[23758000 ns] [MONITOR] Input handshake: data=0x00d7 (pixel #791)
[23763000 ns] [MONITOR] start asserted
[23768000 ns] [MONITOR] start asserted
[23773000 ns] [MONITOR] start asserted
[23778000 ns] [MONITOR] start asserted
[23783000 ns] [MONITOR] start asserted
[23788000 ns] [MONITOR] start asserted
[23788000 ns] [MONITOR] Input handshake: data=0x022b (pixel #792)
[23793000 ns] [MONITOR] start asserted
[23798000 ns] [MONITOR] start asserted
[23803000 ns] [MONITOR] start asserted
[23808000 ns] [MONITOR] start asserted
[23813000 ns] [MONITOR] start asserted
[23818000 ns] [MONITOR] start asserted
[23818000 ns] [MONITOR] Input handshake: data=0x0062 (pixel #793)
[23823000 ns] [MONITOR] start asserted
[23828000 ns] [MONITOR] start asserted
[23833000 ns] [MONITOR] start asserted
[23838000 ns] [MONITOR] start asserted
[23843000 ns] [MONITOR] start asserted
[23848000 ns] [MONITOR] start asserted
[23848000 ns] [MONITOR] Input handshake: data=0xfde8 (pixel #794)
[23853000 ns] [MONITOR] start asserted
[23858000 ns] [MONITOR] start asserted
[23863000 ns] [MONITOR] start asserted
[23868000 ns] [MONITOR] start asserted
[23873000 ns] [MONITOR] start asserted
[23878000 ns] [MONITOR] start asserted
[23878000 ns] [MONITOR] Input handshake: data=0xff13 (pixel #795)
[23883000 ns] [MONITOR] start asserted
[23888000 ns] [MONITOR] start asserted
[23893000 ns] [MONITOR] start asserted
[23898000 ns] [MONITOR] start asserted
[23903000 ns] [MONITOR] start asserted
[23908000 ns] [MONITOR] start asserted
[23908000 ns] [MONITOR] Input handshake: data=0xffbd (pixel #796)
[23913000 ns] [MONITOR] start asserted
[23918000 ns] [MONITOR] start asserted
[23923000 ns] [MONITOR] start asserted
[23928000 ns] [MONITOR] start asserted
[23933000 ns] [MONITOR] start asserted
[23938000 ns] [MONITOR] start asserted
[23938000 ns] [MONITOR] Input handshake: data=0xffa6 (pixel #797)
[23943000 ns] [MONITOR] start asserted
[23948000 ns] [MONITOR] start asserted
[23953000 ns] [MONITOR] start asserted
[23958000 ns] [MONITOR] start asserted
[23963000 ns] [MONITOR] start asserted
[23968000 ns] [MONITOR] start asserted
[23968000 ns] [MONITOR] Input handshake: data=0xffe5 (pixel #798)
[23973000 ns] [MONITOR] start asserted
[23978000 ns] [MONITOR] start asserted
[23983000 ns] [MONITOR] start asserted
[23988000 ns] [MONITOR] start asserted
[23993000 ns] [MONITOR] start asserted
[23998000 ns] [MONITOR] start asserted
[23998000 ns] [MONITOR] Input handshake: data=0x0096 (pixel #799)
[24003000 ns] [MONITOR] start asserted
[24008000 ns] [MONITOR] start asserted
[24013000 ns] [MONITOR] start asserted
[24018000 ns] [MONITOR] start asserted
[24023000 ns] [MONITOR] start asserted
[24028000 ns] [MONITOR] start asserted
[24028000 ns] [MONITOR] Input handshake: data=0x0185 (pixel #800)
[24033000 ns] [MONITOR] start asserted
[24038000 ns] [MONITOR] start asserted
[24043000 ns] [MONITOR] start asserted
[24048000 ns] [MONITOR] start asserted
[24053000 ns] [MONITOR] start asserted
[24058000 ns] [MONITOR] start asserted
[24058000 ns] [MONITOR] Input handshake: data=0x0139 (pixel #801)
[24063000 ns] [MONITOR] start asserted
[24068000 ns] [MONITOR] start asserted
[24073000 ns] [MONITOR] start asserted
[24078000 ns] [MONITOR] start asserted
[24083000 ns] [MONITOR] start asserted
[24088000 ns] [MONITOR] start asserted
[24088000 ns] [MONITOR] Input handshake: data=0xffb4 (pixel #802)
[24093000 ns] [MONITOR] start asserted
[24098000 ns] [MONITOR] start asserted
[24103000 ns] [MONITOR] start asserted
[24108000 ns] [MONITOR] start asserted
[24113000 ns] [MONITOR] start asserted
[24118000 ns] [MONITOR] start asserted
[24118000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #803)
[24123000 ns] [MONITOR] start asserted
[24128000 ns] [MONITOR] start asserted
[24133000 ns] [MONITOR] start asserted
[24138000 ns] [MONITOR] start asserted
[24143000 ns] [MONITOR] start asserted
[24148000 ns] [MONITOR] start asserted
[24148000 ns] [MONITOR] Input handshake: data=0x0118 (pixel #804)
[24153000 ns] [MONITOR] start asserted
[24158000 ns] [MONITOR] start asserted
[24163000 ns] [MONITOR] start asserted
[24168000 ns] [MONITOR] start asserted
[24173000 ns] [MONITOR] start asserted
[24178000 ns] [MONITOR] start asserted
[24178000 ns] [MONITOR] Input handshake: data=0xfe02 (pixel #805)
[24183000 ns] [MONITOR] start asserted
[24188000 ns] [MONITOR] start asserted
[24193000 ns] [MONITOR] start asserted
[24198000 ns] [MONITOR] start asserted
[24203000 ns] [MONITOR] start asserted
[24208000 ns] [MONITOR] start asserted
[24208000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #806)
[24213000 ns] [MONITOR] start asserted
[24218000 ns] [MONITOR] start asserted
[24223000 ns] [MONITOR] start asserted
[24228000 ns] [MONITOR] start asserted
[24233000 ns] [MONITOR] start asserted
[24238000 ns] [MONITOR] start asserted
[24238000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #807)
[24243000 ns] [MONITOR] start asserted
[24248000 ns] [MONITOR] start asserted
[24253000 ns] [MONITOR] start asserted
[24258000 ns] [MONITOR] start asserted
[24263000 ns] [MONITOR] start asserted
[24268000 ns] [MONITOR] start asserted
[24268000 ns] [MONITOR] Input handshake: data=0xfff8 (pixel #808)
[24273000 ns] [MONITOR] start asserted
[24278000 ns] [MONITOR] start asserted
[24283000 ns] [MONITOR] start asserted
[24288000 ns] [MONITOR] start asserted
[24293000 ns] [MONITOR] start asserted
[24298000 ns] [MONITOR] start asserted
[24298000 ns] [MONITOR] Input handshake: data=0x0217 (pixel #809)
[24303000 ns] [MONITOR] start asserted
[24308000 ns] [MONITOR] start asserted
[24313000 ns] [MONITOR] start asserted
[24318000 ns] [MONITOR] start asserted
[24323000 ns] [MONITOR] start asserted
[24328000 ns] [MONITOR] start asserted
[24328000 ns] [MONITOR] Input handshake: data=0x0078 (pixel #810)
[24333000 ns] [MONITOR] start asserted
[24338000 ns] [MONITOR] start asserted
[24343000 ns] [MONITOR] start asserted
[24348000 ns] [MONITOR] start asserted
[24353000 ns] [MONITOR] start asserted
[24358000 ns] [MONITOR] start asserted
[24358000 ns] [MONITOR] Input handshake: data=0xfe5a (pixel #811)
[24363000 ns] [MONITOR] start asserted
[24368000 ns] [MONITOR] start asserted
[24373000 ns] [MONITOR] start asserted
[24378000 ns] [MONITOR] start asserted
[24383000 ns] [MONITOR] start asserted
[24388000 ns] [MONITOR] start asserted
[24388000 ns] [MONITOR] Input handshake: data=0xfeee (pixel #812)
[24393000 ns] [MONITOR] start asserted
[24398000 ns] [MONITOR] start asserted
[24403000 ns] [MONITOR] start asserted
[24408000 ns] [MONITOR] start asserted
[24413000 ns] [MONITOR] start asserted
[24418000 ns] [MONITOR] start asserted
[24418000 ns] [MONITOR] Input handshake: data=0xffbc (pixel #813)
[24423000 ns] [MONITOR] start asserted
[24428000 ns] [MONITOR] start asserted
[24433000 ns] [MONITOR] start asserted
[24438000 ns] [MONITOR] start asserted
[24443000 ns] [MONITOR] start asserted
[24448000 ns] [MONITOR] start asserted
[24448000 ns] [MONITOR] Input handshake: data=0x0138 (pixel #814)
[24453000 ns] [MONITOR] start asserted
[24458000 ns] [MONITOR] start asserted
[24463000 ns] [MONITOR] start asserted
[24468000 ns] [MONITOR] start asserted
[24473000 ns] [MONITOR] start asserted
[24478000 ns] [MONITOR] start asserted
[24478000 ns] [MONITOR] Input handshake: data=0x0088 (pixel #815)
[24483000 ns] [MONITOR] start asserted
[24488000 ns] [MONITOR] start asserted
[24493000 ns] [MONITOR] start asserted
[24498000 ns] [MONITOR] start asserted
[24503000 ns] [MONITOR] start asserted
[24508000 ns] [MONITOR] start asserted
[24508000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #816)
[24513000 ns] [MONITOR] start asserted
[24518000 ns] [MONITOR] start asserted
[24523000 ns] [MONITOR] start asserted
[24528000 ns] [MONITOR] start asserted
[24533000 ns] [MONITOR] start asserted
[24538000 ns] [MONITOR] start asserted
[24538000 ns] [MONITOR] Input handshake: data=0x01d5 (pixel #817)
[24543000 ns] [MONITOR] start asserted
[24548000 ns] [MONITOR] start asserted
[24553000 ns] [MONITOR] start asserted
[24558000 ns] [MONITOR] start asserted
[24563000 ns] [MONITOR] start asserted
[24568000 ns] [MONITOR] start asserted
[24568000 ns] [MONITOR] Input handshake: data=0xffe6 (pixel #818)
[24573000 ns] [MONITOR] start asserted
[24578000 ns] [MONITOR] start asserted
[24583000 ns] [MONITOR] start asserted
[24588000 ns] [MONITOR] start asserted
[24593000 ns] [MONITOR] start asserted
[24598000 ns] [MONITOR] start asserted
[24598000 ns] [MONITOR] Input handshake: data=0xfedb (pixel #819)
[24603000 ns] [MONITOR] start asserted
[24608000 ns] [MONITOR] start asserted
[24613000 ns] [MONITOR] start asserted
[24618000 ns] [MONITOR] start asserted
[24623000 ns] [MONITOR] start asserted
[24628000 ns] [MONITOR] start asserted
[24628000 ns] [MONITOR] Input handshake: data=0x003f (pixel #820)
[24633000 ns] [MONITOR] start asserted
[24638000 ns] [MONITOR] start asserted
[24643000 ns] [MONITOR] start asserted
[24648000 ns] [MONITOR] start asserted
[24653000 ns] [MONITOR] start asserted
[24658000 ns] [MONITOR] start asserted
[24658000 ns] [MONITOR] Input handshake: data=0xff8a (pixel #821)
[24663000 ns] [MONITOR] start asserted
[24668000 ns] [MONITOR] start asserted
[24673000 ns] [MONITOR] start asserted
[24678000 ns] [MONITOR] start asserted
[24683000 ns] [MONITOR] start asserted
[24688000 ns] [MONITOR] start asserted
[24688000 ns] [MONITOR] Input handshake: data=0xfeff (pixel #822)
[24693000 ns] [MONITOR] start asserted
[24698000 ns] [MONITOR] start asserted
[24703000 ns] [MONITOR] start asserted
[24708000 ns] [MONITOR] start asserted
[24713000 ns] [MONITOR] start asserted
[24718000 ns] [MONITOR] start asserted
[24718000 ns] [MONITOR] Input handshake: data=0xff29 (pixel #823)
[24723000 ns] [MONITOR] start asserted
[24728000 ns] [MONITOR] start asserted
[24733000 ns] [MONITOR] start asserted
[24738000 ns] [MONITOR] start asserted
[24743000 ns] [MONITOR] start asserted
[24748000 ns] [MONITOR] start asserted
[24748000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #824)
[24753000 ns] [MONITOR] start asserted
[24758000 ns] [MONITOR] start asserted
[24763000 ns] [MONITOR] start asserted
[24768000 ns] [MONITOR] start asserted
[24773000 ns] [MONITOR] start asserted
[24778000 ns] [MONITOR] start asserted
[24778000 ns] [MONITOR] Input handshake: data=0x004a (pixel #825)
[24783000 ns] [MONITOR] start asserted
[24788000 ns] [MONITOR] start asserted
[24793000 ns] [MONITOR] start asserted
[24798000 ns] [MONITOR] start asserted
[24803000 ns] [MONITOR] start asserted
[24808000 ns] [MONITOR] start asserted
[24808000 ns] [MONITOR] Input handshake: data=0xffb6 (pixel #826)
[24813000 ns] [MONITOR] start asserted
[24818000 ns] [MONITOR] start asserted
[24823000 ns] [MONITOR] start asserted
[24828000 ns] [MONITOR] start asserted
[24833000 ns] [MONITOR] start asserted
[24838000 ns] [MONITOR] start asserted
[24838000 ns] [MONITOR] Input handshake: data=0x0223 (pixel #827)
[24843000 ns] [MONITOR] start asserted
[24848000 ns] [MONITOR] start asserted
[24853000 ns] [MONITOR] start asserted
[24858000 ns] [MONITOR] start asserted
[24863000 ns] [MONITOR] start asserted
[24868000 ns] [MONITOR] start asserted
[24868000 ns] [MONITOR] Input handshake: data=0x015d (pixel #828)
[24873000 ns] [MONITOR] start asserted
[24878000 ns] [MONITOR] start asserted
[24883000 ns] [MONITOR] start asserted
[24888000 ns] [MONITOR] start asserted
[24893000 ns] [MONITOR] start asserted
[24898000 ns] [MONITOR] start asserted
[24898000 ns] [MONITOR] Input handshake: data=0xfe11 (pixel #829)
[24903000 ns] [MONITOR] start asserted
[24908000 ns] [MONITOR] start asserted
[24913000 ns] [MONITOR] start asserted
[24918000 ns] [MONITOR] start asserted
[24923000 ns] [MONITOR] start asserted
[24928000 ns] [MONITOR] start asserted
[24928000 ns] [MONITOR] Input handshake: data=0xfdb0 (pixel #830)
[24933000 ns] [MONITOR] start asserted
[24938000 ns] [MONITOR] start asserted
[24943000 ns] [MONITOR] start asserted
[24948000 ns] [MONITOR] start asserted
[24953000 ns] [MONITOR] start asserted
[24958000 ns] [MONITOR] start asserted
[24958000 ns] [MONITOR] Input handshake: data=0x0044 (pixel #831)
[24963000 ns] [MONITOR] start asserted
[24968000 ns] [MONITOR] start asserted
[24973000 ns] [MONITOR] start asserted
[24978000 ns] [MONITOR] start asserted
[24983000 ns] [MONITOR] start asserted
[24988000 ns] [MONITOR] start asserted
[24988000 ns] [MONITOR] Input handshake: data=0x012c (pixel #832)
[24993000 ns] [MONITOR] start asserted
[24998000 ns] [MONITOR] start asserted
[25003000 ns] [MONITOR] start asserted
[25008000 ns] [MONITOR] start asserted
[25013000 ns] [MONITOR] start asserted
[25018000 ns] [MONITOR] start asserted
[25018000 ns] [MONITOR] Input handshake: data=0x0198 (pixel #833)
[25023000 ns] [MONITOR] start asserted
[25028000 ns] [MONITOR] start asserted
[25033000 ns] [MONITOR] start asserted
[25038000 ns] [MONITOR] start asserted
[25043000 ns] [MONITOR] start asserted
[25048000 ns] [MONITOR] start asserted
[25048000 ns] [MONITOR] Input handshake: data=0x0056 (pixel #834)
[25053000 ns] [MONITOR] start asserted
[25058000 ns] [MONITOR] start asserted
[25063000 ns] [MONITOR] start asserted
[25068000 ns] [MONITOR] start asserted
[25073000 ns] [MONITOR] start asserted
[25078000 ns] [MONITOR] start asserted
[25078000 ns] [MONITOR] Input handshake: data=0xfdd8 (pixel #835)
[25083000 ns] [MONITOR] start asserted
[25088000 ns] [MONITOR] start asserted
[25093000 ns] [MONITOR] start asserted
[25098000 ns] [MONITOR] start asserted
[25103000 ns] [MONITOR] start asserted
[25108000 ns] [MONITOR] start asserted
[25108000 ns] [MONITOR] Input handshake: data=0x0002 (pixel #836)
[25113000 ns] [MONITOR] start asserted
[25118000 ns] [MONITOR] start asserted
[25123000 ns] [MONITOR] start asserted
[25128000 ns] [MONITOR] start asserted
[25133000 ns] [MONITOR] start asserted
[25138000 ns] [MONITOR] start asserted
[25138000 ns] [MONITOR] Input handshake: data=0xff0b (pixel #837)
[25143000 ns] [MONITOR] start asserted
[25148000 ns] [MONITOR] start asserted
[25153000 ns] [MONITOR] start asserted
[25158000 ns] [MONITOR] start asserted
[25163000 ns] [MONITOR] start asserted
[25168000 ns] [MONITOR] start asserted
[25168000 ns] [MONITOR] Input handshake: data=0xff20 (pixel #838)
[25173000 ns] [MONITOR] start asserted
[25178000 ns] [MONITOR] start asserted
[25183000 ns] [MONITOR] start asserted
[25188000 ns] [MONITOR] start asserted
[25193000 ns] [MONITOR] start asserted
[25198000 ns] [MONITOR] start asserted
[25198000 ns] [MONITOR] Input handshake: data=0x01b6 (pixel #839)
[25203000 ns] [MONITOR] start asserted
[25208000 ns] [MONITOR] start asserted
[25213000 ns] [MONITOR] start asserted
[25218000 ns] [MONITOR] start asserted
[25223000 ns] [MONITOR] start asserted
[25228000 ns] [MONITOR] start asserted
[25228000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #840)
[25233000 ns] [MONITOR] start asserted
[25238000 ns] [MONITOR] start asserted
[25243000 ns] [MONITOR] start asserted
[25248000 ns] [MONITOR] start asserted
[25253000 ns] [MONITOR] start asserted
[25258000 ns] [MONITOR] start asserted
[25258000 ns] [MONITOR] Input handshake: data=0xfff1 (pixel #841)
[25263000 ns] [MONITOR] start asserted
[25268000 ns] [MONITOR] start asserted
[25273000 ns] [MONITOR] start asserted
[25278000 ns] [MONITOR] start asserted
[25283000 ns] [MONITOR] start asserted
[25288000 ns] [MONITOR] start asserted
[25288000 ns] [MONITOR] Input handshake: data=0x013b (pixel #842)
[25293000 ns] [MONITOR] start asserted
[25298000 ns] [MONITOR] start asserted
[25303000 ns] [MONITOR] start asserted
[25308000 ns] [MONITOR] start asserted
[25313000 ns] [MONITOR] start asserted
[25318000 ns] [MONITOR] start asserted
[25318000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #843)
[25323000 ns] [MONITOR] start asserted
[25328000 ns] [MONITOR] start asserted
[25333000 ns] [MONITOR] start asserted
[25338000 ns] [MONITOR] start asserted
[25343000 ns] [MONITOR] start asserted
[25348000 ns] [MONITOR] start asserted
[25348000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #844)
[25353000 ns] [MONITOR] start asserted
[25358000 ns] [MONITOR] start asserted
[25363000 ns] [MONITOR] start asserted
[25368000 ns] [MONITOR] start asserted
[25373000 ns] [MONITOR] start asserted
[25378000 ns] [MONITOR] start asserted
[25378000 ns] [MONITOR] Input handshake: data=0xff66 (pixel #845)
[25383000 ns] [MONITOR] start asserted
[25388000 ns] [MONITOR] start asserted
[25393000 ns] [MONITOR] start asserted
[25398000 ns] [MONITOR] start asserted
[25403000 ns] [MONITOR] start asserted
[25408000 ns] [MONITOR] start asserted
[25408000 ns] [MONITOR] Input handshake: data=0x0114 (pixel #846)
[25413000 ns] [MONITOR] start asserted
[25418000 ns] [MONITOR] start asserted
[25423000 ns] [MONITOR] start asserted
[25428000 ns] [MONITOR] start asserted
[25433000 ns] [MONITOR] start asserted
[25438000 ns] [MONITOR] start asserted
[25438000 ns] [MONITOR] Input handshake: data=0x00fb (pixel #847)
[25443000 ns] [MONITOR] start asserted
[25448000 ns] [MONITOR] start asserted
[25453000 ns] [MONITOR] start asserted
[25458000 ns] [MONITOR] start asserted
[25463000 ns] [MONITOR] start asserted
[25468000 ns] [MONITOR] start asserted
[25468000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #848)
[25473000 ns] [MONITOR] start asserted
[25478000 ns] [MONITOR] start asserted
[25483000 ns] [MONITOR] start asserted
[25488000 ns] [MONITOR] start asserted
[25493000 ns] [MONITOR] start asserted
[25498000 ns] [MONITOR] start asserted
[25498000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #849)
[25503000 ns] [MONITOR] start asserted
[25508000 ns] [MONITOR] start asserted
[25513000 ns] [MONITOR] start asserted
[25518000 ns] [MONITOR] start asserted
[25523000 ns] [MONITOR] start asserted
[25528000 ns] [MONITOR] start asserted
[25528000 ns] [MONITOR] Input handshake: data=0x0151 (pixel #850)
[25533000 ns] [MONITOR] start asserted
[25538000 ns] [MONITOR] start asserted
[25543000 ns] [MONITOR] start asserted
[25548000 ns] [MONITOR] start asserted
[25553000 ns] [MONITOR] start asserted
[25558000 ns] [MONITOR] start asserted
[25558000 ns] [MONITOR] Input handshake: data=0x0103 (pixel #851)
[25563000 ns] [MONITOR] start asserted
[25568000 ns] [MONITOR] start asserted
[25573000 ns] [MONITOR] start asserted
[25578000 ns] [MONITOR] start asserted
[25583000 ns] [MONITOR] start asserted
[25588000 ns] [MONITOR] start asserted
[25588000 ns] [MONITOR] Input handshake: data=0xfe61 (pixel #852)
[25593000 ns] [MONITOR] start asserted
[25598000 ns] [MONITOR] start asserted
[25603000 ns] [MONITOR] start asserted
[25608000 ns] [MONITOR] start asserted
[25613000 ns] [MONITOR] start asserted
[25618000 ns] [MONITOR] start asserted
[25618000 ns] [MONITOR] Input handshake: data=0xfd4d (pixel #853)
[25623000 ns] [MONITOR] start asserted
[25628000 ns] [MONITOR] start asserted
[25633000 ns] [MONITOR] start asserted
[25638000 ns] [MONITOR] start asserted
[25643000 ns] [MONITOR] start asserted
[25648000 ns] [MONITOR] start asserted
[25648000 ns] [MONITOR] Input handshake: data=0xfe7e (pixel #854)
[25653000 ns] [MONITOR] start asserted
[25658000 ns] [MONITOR] start asserted
[25663000 ns] [MONITOR] start asserted
[25668000 ns] [MONITOR] start asserted
[25673000 ns] [MONITOR] start asserted
[25678000 ns] [MONITOR] start asserted
[25678000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #855)
[25683000 ns] [MONITOR] start asserted
[25688000 ns] [MONITOR] start asserted
[25693000 ns] [MONITOR] start asserted
[25698000 ns] [MONITOR] start asserted
[25703000 ns] [MONITOR] start asserted
[25708000 ns] [MONITOR] start asserted
[25708000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #856)
[25713000 ns] [MONITOR] start asserted
[25718000 ns] [MONITOR] start asserted
[25723000 ns] [MONITOR] start asserted
[25728000 ns] [MONITOR] start asserted
[25733000 ns] [MONITOR] start asserted
[25738000 ns] [MONITOR] start asserted
[25738000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #857)
[25743000 ns] [MONITOR] start asserted
[25748000 ns] [MONITOR] start asserted
[25753000 ns] [MONITOR] start asserted
[25758000 ns] [MONITOR] start asserted
[25763000 ns] [MONITOR] start asserted
[25768000 ns] [MONITOR] start asserted
[25768000 ns] [MONITOR] Input handshake: data=0x0185 (pixel #858)
[25773000 ns] [MONITOR] start asserted
[25778000 ns] [MONITOR] start asserted
[25783000 ns] [MONITOR] start asserted
[25788000 ns] [MONITOR] start asserted
[25793000 ns] [MONITOR] start asserted
[25798000 ns] [MONITOR] start asserted
[25798000 ns] [MONITOR] Input handshake: data=0x01a8 (pixel #859)
[25803000 ns] [MONITOR] start asserted
[25808000 ns] [MONITOR] start asserted
[25813000 ns] [MONITOR] start asserted
[25818000 ns] [MONITOR] start asserted
[25823000 ns] [MONITOR] start asserted
[25828000 ns] [MONITOR] start asserted
[25828000 ns] [MONITOR] Input handshake: data=0x006d (pixel #860)
[25833000 ns] [MONITOR] start asserted
[25838000 ns] [MONITOR] start asserted
[25843000 ns] [MONITOR] start asserted
[25848000 ns] [MONITOR] start asserted
[25853000 ns] [MONITOR] start asserted
[25858000 ns] [MONITOR] start asserted
[25858000 ns] [MONITOR] Input handshake: data=0xfed4 (pixel #861)
[25863000 ns] [MONITOR] start asserted
[25868000 ns] [MONITOR] start asserted
[25873000 ns] [MONITOR] start asserted
[25878000 ns] [MONITOR] start asserted
[25883000 ns] [MONITOR] start asserted
[25888000 ns] [MONITOR] start asserted
[25888000 ns] [MONITOR] Input handshake: data=0xffa3 (pixel #862)
[25893000 ns] [MONITOR] start asserted
[25898000 ns] [MONITOR] start asserted
[25903000 ns] [MONITOR] start asserted
[25908000 ns] [MONITOR] start asserted
[25913000 ns] [MONITOR] start asserted
[25918000 ns] [MONITOR] start asserted
[25918000 ns] [MONITOR] Input handshake: data=0x017b (pixel #863)
[25923000 ns] [MONITOR] start asserted
[25928000 ns] [MONITOR] start asserted
[25933000 ns] [MONITOR] start asserted
[25938000 ns] [MONITOR] start asserted
[25943000 ns] [MONITOR] start asserted
[25948000 ns] [MONITOR] start asserted
[25948000 ns] [MONITOR] Input handshake: data=0x017c (pixel #864)
[25953000 ns] [MONITOR] start asserted
[25958000 ns] [MONITOR] start asserted
[25963000 ns] [MONITOR] start asserted
[25968000 ns] [MONITOR] start asserted
[25973000 ns] [MONITOR] start asserted
[25978000 ns] [MONITOR] start asserted
[25978000 ns] [MONITOR] Input handshake: data=0x01b0 (pixel #865)
[25983000 ns] [MONITOR] start asserted
[25988000 ns] [MONITOR] start asserted
[25993000 ns] [MONITOR] start asserted
[25998000 ns] [MONITOR] start asserted
[26003000 ns] [MONITOR] start asserted
[26008000 ns] [MONITOR] start asserted
[26008000 ns] [MONITOR] Input handshake: data=0x016c (pixel #866)
[26013000 ns] [MONITOR] start asserted
[26018000 ns] [MONITOR] start asserted
[26023000 ns] [MONITOR] start asserted
[26028000 ns] [MONITOR] start asserted
[26033000 ns] [MONITOR] start asserted
[26038000 ns] [MONITOR] start asserted
[26038000 ns] [MONITOR] Input handshake: data=0xffec (pixel #867)
[26043000 ns] [MONITOR] start asserted
[26048000 ns] [MONITOR] start asserted
[26053000 ns] [MONITOR] start asserted
[26058000 ns] [MONITOR] start asserted
[26063000 ns] [MONITOR] start asserted
[26068000 ns] [MONITOR] start asserted
[26068000 ns] [MONITOR] Input handshake: data=0xfd47 (pixel #868)
[26073000 ns] [MONITOR] start asserted
[26078000 ns] [MONITOR] start asserted
[26083000 ns] [MONITOR] start asserted
[26088000 ns] [MONITOR] start asserted
[26093000 ns] [MONITOR] start asserted
[26098000 ns] [MONITOR] start asserted
[26098000 ns] [MONITOR] Input handshake: data=0xfd73 (pixel #869)
[26103000 ns] [MONITOR] start asserted
[26108000 ns] [MONITOR] start asserted
[26113000 ns] [MONITOR] start asserted
[26118000 ns] [MONITOR] start asserted
[26123000 ns] [MONITOR] start asserted
[26128000 ns] [MONITOR] start asserted
[26128000 ns] [MONITOR] Input handshake: data=0xfd16 (pixel #870)
[26133000 ns] [MONITOR] start asserted
[26138000 ns] [MONITOR] start asserted
[26143000 ns] [MONITOR] start asserted
[26148000 ns] [MONITOR] start asserted
[26153000 ns] [MONITOR] start asserted
[26158000 ns] [MONITOR] start asserted
[26158000 ns] [MONITOR] Input handshake: data=0xfdf6 (pixel #871)
[26163000 ns] [MONITOR] start asserted
[26168000 ns] [MONITOR] start asserted
[26173000 ns] [MONITOR] start asserted
[26178000 ns] [MONITOR] start asserted
[26183000 ns] [MONITOR] start asserted
[26188000 ns] [MONITOR] start asserted
[26188000 ns] [MONITOR] Input handshake: data=0x00f8 (pixel #872)
[26193000 ns] [MONITOR] start asserted
[26198000 ns] [MONITOR] start asserted
[26203000 ns] [MONITOR] start asserted
[26208000 ns] [MONITOR] start asserted
[26213000 ns] [MONITOR] start asserted
[26218000 ns] [MONITOR] start asserted
[26218000 ns] [MONITOR] Input handshake: data=0x01d0 (pixel #873)
[26223000 ns] [MONITOR] start asserted
[26228000 ns] [MONITOR] start asserted
[26233000 ns] [MONITOR] start asserted
[26238000 ns] [MONITOR] start asserted
[26243000 ns] [MONITOR] start asserted
[26248000 ns] [MONITOR] start asserted
[26248000 ns] [MONITOR] Input handshake: data=0x037f (pixel #874)
[26253000 ns] [MONITOR] start asserted
[26258000 ns] [MONITOR] start asserted
[26263000 ns] [MONITOR] start asserted
[26268000 ns] [MONITOR] start asserted
[26273000 ns] [MONITOR] start asserted
[26278000 ns] [MONITOR] start asserted
[26278000 ns] [MONITOR] Input handshake: data=0x01e4 (pixel #875)
[26283000 ns] [MONITOR] start asserted
[26288000 ns] [MONITOR] start asserted
[26293000 ns] [MONITOR] start asserted
[26298000 ns] [MONITOR] start asserted
[26303000 ns] [MONITOR] start asserted
[26308000 ns] [MONITOR] start asserted
[26308000 ns] [MONITOR] Input handshake: data=0xfd9f (pixel #876)
[26313000 ns] [MONITOR] start asserted
[26318000 ns] [MONITOR] start asserted
[26323000 ns] [MONITOR] start asserted
[26328000 ns] [MONITOR] start asserted
[26333000 ns] [MONITOR] start asserted
[26338000 ns] [MONITOR] start asserted
[26338000 ns] [MONITOR] Input handshake: data=0xfdc5 (pixel #877)
[26343000 ns] [MONITOR] start asserted
[26348000 ns] [MONITOR] start asserted
[26353000 ns] [MONITOR] start asserted
[26358000 ns] [MONITOR] start asserted
[26363000 ns] [MONITOR] start asserted
[26368000 ns] [MONITOR] start asserted
[26368000 ns] [MONITOR] Input handshake: data=0xff37 (pixel #878)
[26373000 ns] [MONITOR] start asserted
[26378000 ns] [MONITOR] start asserted
[26383000 ns] [MONITOR] start asserted
[26388000 ns] [MONITOR] start asserted
[26393000 ns] [MONITOR] start asserted
[26398000 ns] [MONITOR] start asserted
[26398000 ns] [MONITOR] Input handshake: data=0xfed2 (pixel #879)
[26403000 ns] [MONITOR] start asserted
[26408000 ns] [MONITOR] start asserted
[26413000 ns] [MONITOR] start asserted
[26418000 ns] [MONITOR] start asserted
[26423000 ns] [MONITOR] start asserted
[26428000 ns] [MONITOR] start asserted
[26428000 ns] [MONITOR] Input handshake: data=0x040b (pixel #880)
[26433000 ns] [MONITOR] start asserted
[26438000 ns] [MONITOR] start asserted
[26443000 ns] [MONITOR] start asserted
[26448000 ns] [MONITOR] start asserted
[26453000 ns] [MONITOR] start asserted
[26458000 ns] [MONITOR] start asserted
[26458000 ns] [MONITOR] Input handshake: data=0x0755 (pixel #881)
[26463000 ns] [MONITOR] start asserted
[26468000 ns] [MONITOR] start asserted
[26473000 ns] [MONITOR] start asserted
[26478000 ns] [MONITOR] start asserted
[26483000 ns] [MONITOR] start asserted
[26488000 ns] [MONITOR] start asserted
[26488000 ns] [MONITOR] Input handshake: data=0xfeff (pixel #882)
[26493000 ns] [MONITOR] start asserted
[26498000 ns] [MONITOR] start asserted
[26503000 ns] [MONITOR] start asserted
[26508000 ns] [MONITOR] start asserted
[26513000 ns] [MONITOR] start asserted
[26518000 ns] [MONITOR] start asserted
[26518000 ns] [MONITOR] Input handshake: data=0xfa56 (pixel #883)
[26523000 ns] [MONITOR] start asserted
[26528000 ns] [MONITOR] start asserted
[26533000 ns] [MONITOR] start asserted
[26538000 ns] [MONITOR] start asserted
[26543000 ns] [MONITOR] start asserted
[26548000 ns] [MONITOR] start asserted
[26548000 ns] [MONITOR] Input handshake: data=0xfaab (pixel #884)
[26553000 ns] [MONITOR] start asserted
[26558000 ns] [MONITOR] start asserted
[26563000 ns] [MONITOR] start asserted
[26568000 ns] [MONITOR] start asserted
[26573000 ns] [MONITOR] start asserted
[26578000 ns] [MONITOR] start asserted
[26578000 ns] [MONITOR] Input handshake: data=0xff92 (pixel #885)
[26583000 ns] [MONITOR] start asserted
[26588000 ns] [MONITOR] start asserted
[26593000 ns] [MONITOR] start asserted
[26598000 ns] [MONITOR] start asserted
[26603000 ns] [MONITOR] start asserted
[26608000 ns] [MONITOR] start asserted
[26608000 ns] [MONITOR] Input handshake: data=0x0318 (pixel #886)
[26613000 ns] [MONITOR] start asserted
[26618000 ns] [MONITOR] start asserted
[26623000 ns] [MONITOR] start asserted
[26628000 ns] [MONITOR] start asserted
[26633000 ns] [MONITOR] start asserted
[26638000 ns] [MONITOR] start asserted
[26638000 ns] [MONITOR] Input handshake: data=0x02d4 (pixel #887)
[26643000 ns] [MONITOR] start asserted
[26648000 ns] [MONITOR] start asserted
[26653000 ns] [MONITOR] start asserted
[26658000 ns] [MONITOR] start asserted
[26663000 ns] [MONITOR] start asserted
[26668000 ns] [MONITOR] start asserted
[26668000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #888)
[26673000 ns] [MONITOR] start asserted
[26678000 ns] [MONITOR] start asserted
[26683000 ns] [MONITOR] start asserted
[26688000 ns] [MONITOR] start asserted
[26693000 ns] [MONITOR] start asserted
[26698000 ns] [MONITOR] start asserted
[26698000 ns] [MONITOR] Input handshake: data=0xfdec (pixel #889)
[26703000 ns] [MONITOR] start asserted
[26708000 ns] [MONITOR] start asserted
[26713000 ns] [MONITOR] start asserted
[26718000 ns] [MONITOR] start asserted
[26723000 ns] [MONITOR] start asserted
[26728000 ns] [MONITOR] start asserted
[26728000 ns] [MONITOR] Input handshake: data=0xfe47 (pixel #890)
[26733000 ns] [MONITOR] start asserted
[26738000 ns] [MONITOR] start asserted
[26743000 ns] [MONITOR] start asserted
[26748000 ns] [MONITOR] start asserted
[26753000 ns] [MONITOR] start asserted
[26758000 ns] [MONITOR] start asserted
[26758000 ns] [MONITOR] Input handshake: data=0x00e3 (pixel #891)
[26763000 ns] [MONITOR] start asserted
[26768000 ns] [MONITOR] start asserted
[26773000 ns] [MONITOR] start asserted
[26778000 ns] [MONITOR] start asserted
[26783000 ns] [MONITOR] start asserted
[26788000 ns] [MONITOR] start asserted
[26788000 ns] [MONITOR] Input handshake: data=0x041d (pixel #892)
[26793000 ns] [MONITOR] start asserted
[26798000 ns] [MONITOR] start asserted
[26803000 ns] [MONITOR] start asserted
[26808000 ns] [MONITOR] start asserted
[26813000 ns] [MONITOR] start asserted
[26818000 ns] [MONITOR] start asserted
[26818000 ns] [MONITOR] Input handshake: data=0x009a (pixel #893)
[26823000 ns] [MONITOR] start asserted
[26828000 ns] [MONITOR] start asserted
[26833000 ns] [MONITOR] start asserted
[26838000 ns] [MONITOR] start asserted
[26843000 ns] [MONITOR] start asserted
[26848000 ns] [MONITOR] start asserted
[26848000 ns] [MONITOR] Input handshake: data=0xfda9 (pixel #894)
[26853000 ns] [MONITOR] start asserted
[26858000 ns] [MONITOR] start asserted
[26863000 ns] [MONITOR] start asserted
[26868000 ns] [MONITOR] start asserted
[26873000 ns] [MONITOR] start asserted
[26878000 ns] [MONITOR] start asserted
[26878000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #895)
[26883000 ns] [MONITOR] start asserted
[26888000 ns] [MONITOR] start asserted
[26893000 ns] [MONITOR] start asserted
[26898000 ns] [MONITOR] start asserted
[26903000 ns] [MONITOR] start asserted
[26908000 ns] [MONITOR] start asserted
[26908000 ns] [MONITOR] Input handshake: data=0x0030 (pixel #896)
[26913000 ns] [MONITOR] start asserted
[26918000 ns] [MONITOR] start asserted
[26923000 ns] [MONITOR] start asserted
[26928000 ns] [MONITOR] start asserted
[26933000 ns] [MONITOR] start asserted
[26938000 ns] [MONITOR] start asserted
[26938000 ns] [MONITOR] Input handshake: data=0x0199 (pixel #897)
[26943000 ns] [MONITOR] start asserted
[26948000 ns] [MONITOR] start asserted
[26953000 ns] [MONITOR] start asserted
[26958000 ns] [MONITOR] start asserted
[26963000 ns] [MONITOR] start asserted
[26968000 ns] [MONITOR] start asserted
[26968000 ns] [MONITOR] Input handshake: data=0x0159 (pixel #898)
[26973000 ns] [MONITOR] start asserted
[26978000 ns] [MONITOR] start asserted
[26983000 ns] [MONITOR] start asserted
[26988000 ns] [MONITOR] start asserted
[26993000 ns] [MONITOR] start asserted
[26998000 ns] [MONITOR] start asserted
[26998000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #899)
[27003000 ns] [MONITOR] start asserted
[27008000 ns] [MONITOR] start asserted
[27013000 ns] [MONITOR] start asserted
[27018000 ns] [MONITOR] start asserted
[27023000 ns] [MONITOR] start asserted
[27028000 ns] [MONITOR] start asserted
[27028000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #900)
[27033000 ns] [MONITOR] start asserted
[27038000 ns] [MONITOR] start asserted
[27043000 ns] [MONITOR] start asserted
[27048000 ns] [MONITOR] start asserted
[27053000 ns] [MONITOR] start asserted
[27058000 ns] [MONITOR] start asserted
[27058000 ns] [MONITOR] Input handshake: data=0xfe59 (pixel #901)
[27063000 ns] [MONITOR] start asserted
[27068000 ns] [MONITOR] start asserted
[27073000 ns] [MONITOR] start asserted
[27078000 ns] [MONITOR] start asserted
[27083000 ns] [MONITOR] start asserted
[27088000 ns] [MONITOR] start asserted
[27088000 ns] [MONITOR] Input handshake: data=0xff6b (pixel #902)
[27093000 ns] [MONITOR] start asserted
[27098000 ns] [MONITOR] start asserted
[27103000 ns] [MONITOR] start asserted
[27108000 ns] [MONITOR] start asserted
[27113000 ns] [MONITOR] start asserted
[27118000 ns] [MONITOR] start asserted
[27118000 ns] [MONITOR] Input handshake: data=0x019c (pixel #903)
[27123000 ns] [MONITOR] start asserted
[27128000 ns] [MONITOR] start asserted
[27133000 ns] [MONITOR] start asserted
[27138000 ns] [MONITOR] start asserted
[27143000 ns] [MONITOR] start asserted
[27148000 ns] [MONITOR] start asserted
[27148000 ns] [MONITOR] Input handshake: data=0x0142 (pixel #904)
[27153000 ns] [MONITOR] start asserted
[27158000 ns] [MONITOR] start asserted
[27163000 ns] [MONITOR] start asserted
[27168000 ns] [MONITOR] start asserted
[27173000 ns] [MONITOR] start asserted
[27178000 ns] [MONITOR] start asserted
[27178000 ns] [MONITOR] Input handshake: data=0x01a1 (pixel #905)
[27183000 ns] [MONITOR] start asserted
[27188000 ns] [MONITOR] start asserted
[27193000 ns] [MONITOR] start asserted
[27198000 ns] [MONITOR] start asserted
[27203000 ns] [MONITOR] start asserted
[27208000 ns] [MONITOR] start asserted
[27208000 ns] [MONITOR] Input handshake: data=0x000d (pixel #906)
[27213000 ns] [MONITOR] start asserted
[27218000 ns] [MONITOR] start asserted
[27223000 ns] [MONITOR] start asserted
[27228000 ns] [MONITOR] start asserted
[27233000 ns] [MONITOR] start asserted
[27238000 ns] [MONITOR] start asserted
[27238000 ns] [MONITOR] Input handshake: data=0xfe50 (pixel #907)
[27243000 ns] [MONITOR] start asserted
[27248000 ns] [MONITOR] start asserted
[27253000 ns] [MONITOR] start asserted
[27258000 ns] [MONITOR] start asserted
[27263000 ns] [MONITOR] start asserted
[27268000 ns] [MONITOR] start asserted
[27268000 ns] [MONITOR] Input handshake: data=0xfcd0 (pixel #908)
[27273000 ns] [MONITOR] start asserted
[27278000 ns] [MONITOR] start asserted
[27283000 ns] [MONITOR] start asserted
[27288000 ns] [MONITOR] start asserted
[27293000 ns] [MONITOR] start asserted
[27298000 ns] [MONITOR] start asserted
[27298000 ns] [MONITOR] Input handshake: data=0xfddb (pixel #909)
[27303000 ns] [MONITOR] start asserted
[27308000 ns] [MONITOR] start asserted
[27313000 ns] [MONITOR] start asserted
[27318000 ns] [MONITOR] start asserted
[27323000 ns] [MONITOR] start asserted
[27328000 ns] [MONITOR] start asserted
[27328000 ns] [MONITOR] Input handshake: data=0x02c9 (pixel #910)
[27333000 ns] [MONITOR] start asserted
[27338000 ns] [MONITOR] start asserted
[27343000 ns] [MONITOR] start asserted
[27348000 ns] [MONITOR] start asserted
[27353000 ns] [MONITOR] start asserted
[27358000 ns] [MONITOR] start asserted
[27358000 ns] [MONITOR] Input handshake: data=0x0272 (pixel #911)
[27363000 ns] [MONITOR] start asserted
[27368000 ns] [MONITOR] start asserted
[27373000 ns] [MONITOR] start asserted
[27378000 ns] [MONITOR] start asserted
[27383000 ns] [MONITOR] start asserted
[27388000 ns] [MONITOR] start asserted
[27388000 ns] [MONITOR] Input handshake: data=0x0272 (pixel #912)
[27393000 ns] [MONITOR] start asserted
[27398000 ns] [MONITOR] start asserted
[27403000 ns] [MONITOR] start asserted
[27408000 ns] [MONITOR] start asserted
[27413000 ns] [MONITOR] start asserted
[27418000 ns] [MONITOR] start asserted
[27418000 ns] [MONITOR] Input handshake: data=0x00aa (pixel #913)
[27423000 ns] [MONITOR] start asserted
[27428000 ns] [MONITOR] start asserted
[27433000 ns] [MONITOR] start asserted
[27438000 ns] [MONITOR] start asserted
[27443000 ns] [MONITOR] start asserted
[27448000 ns] [MONITOR] start asserted
[27448000 ns] [MONITOR] Input handshake: data=0xfeda (pixel #914)
[27453000 ns] [MONITOR] start asserted
[27458000 ns] [MONITOR] start asserted
[27463000 ns] [MONITOR] start asserted
[27468000 ns] [MONITOR] start asserted
[27473000 ns] [MONITOR] start asserted
[27478000 ns] [MONITOR] start asserted
[27478000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #915)
[27483000 ns] [MONITOR] start asserted
[27488000 ns] [MONITOR] start asserted
[27493000 ns] [MONITOR] start asserted
[27498000 ns] [MONITOR] start asserted
[27503000 ns] [MONITOR] start asserted
[27508000 ns] [MONITOR] start asserted
[27508000 ns] [MONITOR] Input handshake: data=0xffa3 (pixel #916)
[27513000 ns] [MONITOR] start asserted
[27518000 ns] [MONITOR] start asserted
[27523000 ns] [MONITOR] start asserted
[27528000 ns] [MONITOR] start asserted
[27533000 ns] [MONITOR] start asserted
[27538000 ns] [MONITOR] start asserted
[27538000 ns] [MONITOR] Input handshake: data=0xff46 (pixel #917)
[27543000 ns] [MONITOR] start asserted
[27548000 ns] [MONITOR] start asserted
[27553000 ns] [MONITOR] start asserted
[27558000 ns] [MONITOR] start asserted
[27563000 ns] [MONITOR] start asserted
[27568000 ns] [MONITOR] start asserted
[27568000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #918)
[27573000 ns] [MONITOR] start asserted
[27578000 ns] [MONITOR] start asserted
[27583000 ns] [MONITOR] start asserted
[27588000 ns] [MONITOR] start asserted
[27593000 ns] [MONITOR] start asserted
[27598000 ns] [MONITOR] start asserted
[27598000 ns] [MONITOR] Input handshake: data=0xfffd (pixel #919)
[27603000 ns] [MONITOR] start asserted
[27608000 ns] [MONITOR] start asserted
[27613000 ns] [MONITOR] start asserted
[27618000 ns] [MONITOR] start asserted
[27623000 ns] [MONITOR] start asserted
[27628000 ns] [MONITOR] start asserted
[27628000 ns] [MONITOR] Input handshake: data=0x013c (pixel #920)
[27633000 ns] [MONITOR] start asserted
[27638000 ns] [MONITOR] start asserted
[27643000 ns] [MONITOR] start asserted
[27648000 ns] [MONITOR] start asserted
[27653000 ns] [MONITOR] start asserted
[27658000 ns] [MONITOR] start asserted
[27658000 ns] [MONITOR] Input handshake: data=0x00fc (pixel #921)
[27663000 ns] [MONITOR] start asserted
[27668000 ns] [MONITOR] start asserted
[27673000 ns] [MONITOR] start asserted
[27678000 ns] [MONITOR] start asserted
[27683000 ns] [MONITOR] start asserted
[27688000 ns] [MONITOR] start asserted
[27688000 ns] [MONITOR] Input handshake: data=0x006b (pixel #922)
[27693000 ns] [MONITOR] start asserted
[27698000 ns] [MONITOR] start asserted
[27703000 ns] [MONITOR] start asserted
[27708000 ns] [MONITOR] start asserted
[27713000 ns] [MONITOR] start asserted
[27718000 ns] [MONITOR] start asserted
[27718000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #923)
[27723000 ns] [MONITOR] start asserted
[27728000 ns] [MONITOR] start asserted
[27733000 ns] [MONITOR] start asserted
[27738000 ns] [MONITOR] start asserted
[27743000 ns] [MONITOR] start asserted
[27748000 ns] [MONITOR] start asserted
[27748000 ns] [MONITOR] Input handshake: data=0xff13 (pixel #924)
[27753000 ns] [MONITOR] start asserted
[27758000 ns] [MONITOR] start asserted
[27763000 ns] [MONITOR] start asserted
[27768000 ns] [MONITOR] start asserted
[27773000 ns] [MONITOR] start asserted
[27778000 ns] [MONITOR] start asserted
[27778000 ns] [MONITOR] Input handshake: data=0x0013 (pixel #925)
[27783000 ns] [MONITOR] start asserted
[27788000 ns] [MONITOR] start asserted
[27793000 ns] [MONITOR] start asserted
[27798000 ns] [MONITOR] start asserted
[27803000 ns] [MONITOR] start asserted
[27808000 ns] [MONITOR] start asserted
[27808000 ns] [MONITOR] Input handshake: data=0xffe5 (pixel #926)
[27813000 ns] [MONITOR] start asserted
[27818000 ns] [MONITOR] start asserted
[27823000 ns] [MONITOR] start asserted
[27828000 ns] [MONITOR] start asserted
[27833000 ns] [MONITOR] start asserted
[27838000 ns] [MONITOR] start asserted
[27838000 ns] [MONITOR] Input handshake: data=0x00aa (pixel #927)
[27843000 ns] [MONITOR] start asserted
[27848000 ns] [MONITOR] start asserted
[27853000 ns] [MONITOR] start asserted
[27858000 ns] [MONITOR] start asserted
[27863000 ns] [MONITOR] start asserted
[27868000 ns] [MONITOR] start asserted
[27868000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #928)
[27873000 ns] [MONITOR] start asserted
[27878000 ns] [MONITOR] start asserted
[27883000 ns] [MONITOR] start asserted
[27888000 ns] [MONITOR] start asserted
[27893000 ns] [MONITOR] start asserted
[27898000 ns] [MONITOR] start asserted
[27898000 ns] [MONITOR] Input handshake: data=0x0048 (pixel #929)
[27903000 ns] [MONITOR] start asserted
[27908000 ns] [MONITOR] start asserted
[27913000 ns] [MONITOR] start asserted
[27918000 ns] [MONITOR] start asserted
[27923000 ns] [MONITOR] start asserted
[27928000 ns] [MONITOR] start asserted
[27928000 ns] [MONITOR] Input handshake: data=0x00a0 (pixel #930)
[27933000 ns] [MONITOR] start asserted
[27938000 ns] [MONITOR] start asserted
[27943000 ns] [MONITOR] start asserted
[27948000 ns] [MONITOR] start asserted
[27953000 ns] [MONITOR] start asserted
[27958000 ns] [MONITOR] start asserted
[27958000 ns] [MONITOR] Input handshake: data=0xff41 (pixel #931)
[27963000 ns] [MONITOR] start asserted
[27968000 ns] [MONITOR] start asserted
[27973000 ns] [MONITOR] start asserted
[27978000 ns] [MONITOR] start asserted
[27983000 ns] [MONITOR] start asserted
[27988000 ns] [MONITOR] start asserted
[27988000 ns] [MONITOR] Input handshake: data=0xff93 (pixel #932)
[27993000 ns] [MONITOR] start asserted
[27998000 ns] [MONITOR] start asserted
[28003000 ns] [MONITOR] start asserted
[28008000 ns] [MONITOR] start asserted
[28013000 ns] [MONITOR] start asserted
[28018000 ns] [MONITOR] start asserted
[28018000 ns] [MONITOR] Input handshake: data=0xfefc (pixel #933)
[28023000 ns] [MONITOR] start asserted
[28028000 ns] [MONITOR] start asserted
[28033000 ns] [MONITOR] start asserted
[28038000 ns] [MONITOR] start asserted
[28043000 ns] [MONITOR] start asserted
[28048000 ns] [MONITOR] start asserted
[28048000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #934)
[28053000 ns] [MONITOR] start asserted
[28058000 ns] [MONITOR] start asserted
[28063000 ns] [MONITOR] start asserted
[28068000 ns] [MONITOR] start asserted
[28073000 ns] [MONITOR] start asserted
[28078000 ns] [MONITOR] start asserted
[28078000 ns] [MONITOR] Input handshake: data=0x00e8 (pixel #935)
[28083000 ns] [MONITOR] start asserted
[28088000 ns] [MONITOR] start asserted
[28093000 ns] [MONITOR] start asserted
[28098000 ns] [MONITOR] start asserted
[28103000 ns] [MONITOR] start asserted
[28108000 ns] [MONITOR] start asserted
[28108000 ns] [MONITOR] Input handshake: data=0x010e (pixel #936)
[28113000 ns] [MONITOR] start asserted
[28118000 ns] [MONITOR] start asserted
[28123000 ns] [MONITOR] start asserted
[28128000 ns] [MONITOR] start asserted
[28133000 ns] [MONITOR] start asserted
[28138000 ns] [MONITOR] start asserted
[28138000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #937)
[28143000 ns] [MONITOR] start asserted
[28148000 ns] [MONITOR] start asserted
[28153000 ns] [MONITOR] start asserted
[28158000 ns] [MONITOR] start asserted
[28163000 ns] [MONITOR] start asserted
[28168000 ns] [MONITOR] start asserted
[28168000 ns] [MONITOR] Input handshake: data=0xff7d (pixel #938)
[28173000 ns] [MONITOR] start asserted
[28178000 ns] [MONITOR] start asserted
[28183000 ns] [MONITOR] start asserted
[28188000 ns] [MONITOR] start asserted
[28193000 ns] [MONITOR] start asserted
[28198000 ns] [MONITOR] start asserted
[28198000 ns] [MONITOR] Input handshake: data=0xfeba (pixel #939)
[28203000 ns] [MONITOR] start asserted
[28208000 ns] [MONITOR] start asserted
[28213000 ns] [MONITOR] start asserted
[28218000 ns] [MONITOR] start asserted
[28223000 ns] [MONITOR] start asserted
[28228000 ns] [MONITOR] start asserted
[28228000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #940)
[28233000 ns] [MONITOR] start asserted
[28238000 ns] [MONITOR] start asserted
[28243000 ns] [MONITOR] start asserted
[28248000 ns] [MONITOR] start asserted
[28253000 ns] [MONITOR] start asserted
[28258000 ns] [MONITOR] start asserted
[28258000 ns] [MONITOR] Input handshake: data=0x011b (pixel #941)
[28263000 ns] [MONITOR] start asserted
[28268000 ns] [MONITOR] start asserted
[28273000 ns] [MONITOR] start asserted
[28278000 ns] [MONITOR] start asserted
[28283000 ns] [MONITOR] start asserted
[28288000 ns] [MONITOR] start asserted
[28288000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #942)
[28293000 ns] [MONITOR] start asserted
[28298000 ns] [MONITOR] start asserted
[28303000 ns] [MONITOR] start asserted
[28308000 ns] [MONITOR] start asserted
[28313000 ns] [MONITOR] start asserted
[28318000 ns] [MONITOR] start asserted
[28318000 ns] [MONITOR] Input handshake: data=0x0153 (pixel #943)
[28323000 ns] [MONITOR] start asserted
[28328000 ns] [MONITOR] start asserted
[28333000 ns] [MONITOR] start asserted
[28338000 ns] [MONITOR] start asserted
[28343000 ns] [MONITOR] start asserted
[28348000 ns] [MONITOR] start asserted
[28348000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #944)
[28353000 ns] [MONITOR] start asserted
[28358000 ns] [MONITOR] start asserted
[28363000 ns] [MONITOR] start asserted
[28368000 ns] [MONITOR] start asserted
[28373000 ns] [MONITOR] start asserted
[28378000 ns] [MONITOR] start asserted
[28378000 ns] [MONITOR] Input handshake: data=0xfed6 (pixel #945)
[28383000 ns] [MONITOR] start asserted
[28388000 ns] [MONITOR] start asserted
[28393000 ns] [MONITOR] start asserted
[28398000 ns] [MONITOR] start asserted
[28403000 ns] [MONITOR] start asserted
[28408000 ns] [MONITOR] start asserted
[28408000 ns] [MONITOR] Input handshake: data=0xff01 (pixel #946)
[28413000 ns] [MONITOR] start asserted
[28418000 ns] [MONITOR] start asserted
[28423000 ns] [MONITOR] start asserted
[28428000 ns] [MONITOR] start asserted
[28433000 ns] [MONITOR] start asserted
[28438000 ns] [MONITOR] start asserted
[28438000 ns] [MONITOR] Input handshake: data=0xfd8d (pixel #947)
[28443000 ns] [MONITOR] start asserted
[28448000 ns] [MONITOR] start asserted
[28453000 ns] [MONITOR] start asserted
[28458000 ns] [MONITOR] start asserted
[28463000 ns] [MONITOR] start asserted
[28468000 ns] [MONITOR] start asserted
[28468000 ns] [MONITOR] Input handshake: data=0xfff0 (pixel #948)
[28473000 ns] [MONITOR] start asserted
[28478000 ns] [MONITOR] start asserted
[28483000 ns] [MONITOR] start asserted
[28488000 ns] [MONITOR] start asserted
[28493000 ns] [MONITOR] start asserted
[28498000 ns] [MONITOR] start asserted
[28498000 ns] [MONITOR] Input handshake: data=0x0257 (pixel #949)
[28503000 ns] [MONITOR] start asserted
[28508000 ns] [MONITOR] start asserted
[28513000 ns] [MONITOR] start asserted
[28518000 ns] [MONITOR] start asserted
[28523000 ns] [MONITOR] start asserted
[28528000 ns] [MONITOR] start asserted
[28528000 ns] [MONITOR] Input handshake: data=0x037d (pixel #950)
[28533000 ns] [MONITOR] start asserted
[28538000 ns] [MONITOR] start asserted
[28543000 ns] [MONITOR] start asserted
[28548000 ns] [MONITOR] start asserted
[28553000 ns] [MONITOR] start asserted
[28558000 ns] [MONITOR] start asserted
[28558000 ns] [MONITOR] Input handshake: data=0x01eb (pixel #951)
[28563000 ns] [MONITOR] start asserted
[28568000 ns] [MONITOR] start asserted
[28573000 ns] [MONITOR] start asserted
[28578000 ns] [MONITOR] start asserted
[28583000 ns] [MONITOR] start asserted
[28588000 ns] [MONITOR] start asserted
[28588000 ns] [MONITOR] Input handshake: data=0xfdea (pixel #952)
[28593000 ns] [MONITOR] start asserted
[28598000 ns] [MONITOR] start asserted
[28603000 ns] [MONITOR] start asserted
[28608000 ns] [MONITOR] start asserted
[28613000 ns] [MONITOR] start asserted
[28618000 ns] [MONITOR] start asserted
[28618000 ns] [MONITOR] Input handshake: data=0xff16 (pixel #953)
[28623000 ns] [MONITOR] start asserted
[28628000 ns] [MONITOR] start asserted
[28633000 ns] [MONITOR] start asserted
[28638000 ns] [MONITOR] start asserted
[28643000 ns] [MONITOR] start asserted
[28648000 ns] [MONITOR] start asserted
[28648000 ns] [MONITOR] Input handshake: data=0xfd9c (pixel #954)
[28653000 ns] [MONITOR] start asserted
[28658000 ns] [MONITOR] start asserted
[28663000 ns] [MONITOR] start asserted
[28668000 ns] [MONITOR] start asserted
[28673000 ns] [MONITOR] start asserted
[28678000 ns] [MONITOR] start asserted
[28678000 ns] [MONITOR] Input handshake: data=0xfcc5 (pixel #955)
[28683000 ns] [MONITOR] start asserted
[28688000 ns] [MONITOR] start asserted
[28693000 ns] [MONITOR] start asserted
[28698000 ns] [MONITOR] start asserted
[28703000 ns] [MONITOR] start asserted
[28708000 ns] [MONITOR] start asserted
[28708000 ns] [MONITOR] Input handshake: data=0x00bf (pixel #956)
[28713000 ns] [MONITOR] start asserted
[28718000 ns] [MONITOR] start asserted
[28723000 ns] [MONITOR] start asserted
[28728000 ns] [MONITOR] start asserted
[28733000 ns] [MONITOR] start asserted
[28738000 ns] [MONITOR] start asserted
[28738000 ns] [MONITOR] Input handshake: data=0x02a5 (pixel #957)
[28743000 ns] [MONITOR] start asserted
[28748000 ns] [MONITOR] start asserted
[28753000 ns] [MONITOR] start asserted
[28758000 ns] [MONITOR] start asserted
[28763000 ns] [MONITOR] start asserted
[28768000 ns] [MONITOR] start asserted
[28768000 ns] [MONITOR] Input handshake: data=0x00f8 (pixel #958)
[28773000 ns] [MONITOR] start asserted
[28778000 ns] [MONITOR] start asserted
[28783000 ns] [MONITOR] start asserted
[28788000 ns] [MONITOR] start asserted
[28793000 ns] [MONITOR] start asserted
[28798000 ns] [MONITOR] start asserted
[28798000 ns] [MONITOR] Input handshake: data=0xff27 (pixel #959)
[28803000 ns] [MONITOR] start asserted
[28808000 ns] [MONITOR] start asserted
[28813000 ns] [MONITOR] start asserted
[28818000 ns] [MONITOR] start asserted
[28823000 ns] [MONITOR] start asserted
[28828000 ns] [MONITOR] start asserted
[28828000 ns] [MONITOR] Input handshake: data=0xff8a (pixel #960)
[28833000 ns] [MONITOR] start asserted
[28838000 ns] [MONITOR] start asserted
[28843000 ns] [MONITOR] start asserted
[28848000 ns] [MONITOR] start asserted
[28853000 ns] [MONITOR] start asserted
[28858000 ns] [MONITOR] start asserted
[28858000 ns] [MONITOR] Input handshake: data=0x00fc (pixel #961)
[28863000 ns] [MONITOR] start asserted
[28868000 ns] [MONITOR] start asserted
[28873000 ns] [MONITOR] start asserted
[28878000 ns] [MONITOR] start asserted
[28883000 ns] [MONITOR] start asserted
[28888000 ns] [MONITOR] start asserted
[28888000 ns] [MONITOR] Input handshake: data=0x016a (pixel #962)
[28893000 ns] [MONITOR] start asserted
[28898000 ns] [MONITOR] start asserted
[28903000 ns] [MONITOR] start asserted
[28908000 ns] [MONITOR] start asserted
[28913000 ns] [MONITOR] start asserted
[28918000 ns] [MONITOR] start asserted
[28918000 ns] [MONITOR] Input handshake: data=0xffb9 (pixel #963)
[28923000 ns] [MONITOR] start asserted
[28928000 ns] [MONITOR] start asserted
[28933000 ns] [MONITOR] start asserted
[28938000 ns] [MONITOR] start asserted
[28943000 ns] [MONITOR] start asserted
[28948000 ns] [MONITOR] start asserted
[28948000 ns] [MONITOR] Input handshake: data=0xff4d (pixel #964)
[28953000 ns] [MONITOR] start asserted
[28958000 ns] [MONITOR] start asserted
[28963000 ns] [MONITOR] start asserted
[28968000 ns] [MONITOR] start asserted
[28973000 ns] [MONITOR] start asserted
[28978000 ns] [MONITOR] start asserted
[28978000 ns] [MONITOR] Input handshake: data=0xff6f (pixel #965)
[28983000 ns] [MONITOR] start asserted
[28988000 ns] [MONITOR] start asserted
[28993000 ns] [MONITOR] start asserted
[28998000 ns] [MONITOR] start asserted
[29003000 ns] [MONITOR] start asserted
[29008000 ns] [MONITOR] start asserted
[29008000 ns] [MONITOR] Input handshake: data=0x003c (pixel #966)
[29013000 ns] [MONITOR] start asserted
[29018000 ns] [MONITOR] start asserted
[29023000 ns] [MONITOR] start asserted
[29028000 ns] [MONITOR] start asserted
[29033000 ns] [MONITOR] start asserted
[29038000 ns] [MONITOR] start asserted
[29038000 ns] [MONITOR] Input handshake: data=0x0175 (pixel #967)
[29043000 ns] [MONITOR] start asserted
[29048000 ns] [MONITOR] start asserted
[29053000 ns] [MONITOR] start asserted
[29058000 ns] [MONITOR] start asserted
[29063000 ns] [MONITOR] start asserted
[29068000 ns] [MONITOR] start asserted
[29068000 ns] [MONITOR] Input handshake: data=0xfe94 (pixel #968)
[29073000 ns] [MONITOR] start asserted
[29078000 ns] [MONITOR] start asserted
[29083000 ns] [MONITOR] start asserted
[29088000 ns] [MONITOR] start asserted
[29093000 ns] [MONITOR] start asserted
[29098000 ns] [MONITOR] start asserted
[29098000 ns] [MONITOR] Input handshake: data=0xff15 (pixel #969)
[29103000 ns] [MONITOR] start asserted
[29108000 ns] [MONITOR] start asserted
[29113000 ns] [MONITOR] start asserted
[29118000 ns] [MONITOR] start asserted
[29123000 ns] [MONITOR] start asserted
[29128000 ns] [MONITOR] start asserted
[29128000 ns] [MONITOR] Input handshake: data=0x002d (pixel #970)
[29133000 ns] [MONITOR] start asserted
[29138000 ns] [MONITOR] start asserted
[29143000 ns] [MONITOR] start asserted
[29148000 ns] [MONITOR] start asserted
[29153000 ns] [MONITOR] start asserted
[29158000 ns] [MONITOR] start asserted
[29158000 ns] [MONITOR] Input handshake: data=0xff72 (pixel #971)
[29163000 ns] [MONITOR] start asserted
[29168000 ns] [MONITOR] start asserted
[29173000 ns] [MONITOR] start asserted
[29178000 ns] [MONITOR] start asserted
[29183000 ns] [MONITOR] start asserted
[29188000 ns] [MONITOR] start asserted
[29188000 ns] [MONITOR] Input handshake: data=0x008f (pixel #972)
[29193000 ns] [MONITOR] start asserted
[29198000 ns] [MONITOR] start asserted
[29203000 ns] [MONITOR] start asserted
[29208000 ns] [MONITOR] start asserted
[29213000 ns] [MONITOR] start asserted
[29218000 ns] [MONITOR] start asserted
[29218000 ns] [MONITOR] Input handshake: data=0x003c (pixel #973)
[29223000 ns] [MONITOR] start asserted
[29228000 ns] [MONITOR] start asserted
[29233000 ns] [MONITOR] start asserted
[29238000 ns] [MONITOR] start asserted
[29243000 ns] [MONITOR] start asserted
[29248000 ns] [MONITOR] start asserted
[29248000 ns] [MONITOR] Input handshake: data=0xffb5 (pixel #974)
[29253000 ns] [MONITOR] start asserted
[29258000 ns] [MONITOR] start asserted
[29263000 ns] [MONITOR] start asserted
[29268000 ns] [MONITOR] start asserted
[29273000 ns] [MONITOR] start asserted
[29278000 ns] [MONITOR] start asserted
[29278000 ns] [MONITOR] Input handshake: data=0x01b2 (pixel #975)
[29283000 ns] [MONITOR] start asserted
[29288000 ns] [MONITOR] start asserted
[29293000 ns] [MONITOR] start asserted
[29298000 ns] [MONITOR] start asserted
[29303000 ns] [MONITOR] start asserted
[29308000 ns] [MONITOR] start asserted
[29308000 ns] [MONITOR] Input handshake: data=0x01e4 (pixel #976)
[29313000 ns] [MONITOR] start asserted
[29318000 ns] [MONITOR] start asserted
[29323000 ns] [MONITOR] start asserted
[29328000 ns] [MONITOR] start asserted
[29333000 ns] [MONITOR] start asserted
[29338000 ns] [MONITOR] start asserted
[29338000 ns] [MONITOR] Input handshake: data=0x003d (pixel #977)
[29343000 ns] [MONITOR] start asserted
[29348000 ns] [MONITOR] start asserted
[29353000 ns] [MONITOR] start asserted
[29358000 ns] [MONITOR] start asserted
[29363000 ns] [MONITOR] start asserted
[29368000 ns] [MONITOR] start asserted
[29368000 ns] [MONITOR] Input handshake: data=0xfe8c (pixel #978)
[29373000 ns] [MONITOR] start asserted
[29378000 ns] [MONITOR] start asserted
[29383000 ns] [MONITOR] start asserted
[29388000 ns] [MONITOR] start asserted
[29393000 ns] [MONITOR] start asserted
[29398000 ns] [MONITOR] start asserted
[29398000 ns] [MONITOR] Input handshake: data=0xfde7 (pixel #979)
[29403000 ns] [MONITOR] start asserted
[29408000 ns] [MONITOR] start asserted
[29413000 ns] [MONITOR] start asserted
[29418000 ns] [MONITOR] start asserted
[29423000 ns] [MONITOR] start asserted
[29428000 ns] [MONITOR] start asserted
[29428000 ns] [MONITOR] Input handshake: data=0xfc26 (pixel #980)
[29433000 ns] [MONITOR] start asserted
[29438000 ns] [MONITOR] start asserted
[29443000 ns] [MONITOR] start asserted
[29448000 ns] [MONITOR] start asserted
[29453000 ns] [MONITOR] start asserted
[29458000 ns] [MONITOR] start asserted
[29458000 ns] [MONITOR] Input handshake: data=0xfead (pixel #981)
[29463000 ns] [MONITOR] start asserted
[29468000 ns] [MONITOR] start asserted
[29473000 ns] [MONITOR] start asserted
[29478000 ns] [MONITOR] start asserted
[29483000 ns] [MONITOR] start asserted
[29488000 ns] [MONITOR] start asserted
[29488000 ns] [MONITOR] Input handshake: data=0x03a9 (pixel #982)
[29493000 ns] [MONITOR] start asserted
[29498000 ns] [MONITOR] start asserted
[29503000 ns] [MONITOR] start asserted
[29508000 ns] [MONITOR] start asserted
[29513000 ns] [MONITOR] start asserted
[29518000 ns] [MONITOR] start asserted
[29518000 ns] [MONITOR] Input handshake: data=0x02e6 (pixel #983)
[29523000 ns] [MONITOR] start asserted
[29528000 ns] [MONITOR] start asserted
[29533000 ns] [MONITOR] start asserted
[29538000 ns] [MONITOR] start asserted
[29543000 ns] [MONITOR] start asserted
[29548000 ns] [MONITOR] start asserted
[29548000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #984)
[29553000 ns] [MONITOR] start asserted
[29558000 ns] [MONITOR] start asserted
[29563000 ns] [MONITOR] start asserted
[29568000 ns] [MONITOR] start asserted
[29573000 ns] [MONITOR] start asserted
[29578000 ns] [MONITOR] start asserted
[29578000 ns] [MONITOR] Input handshake: data=0x0093 (pixel #985)
[29583000 ns] [MONITOR] start asserted
[29588000 ns] [MONITOR] start asserted
[29593000 ns] [MONITOR] start asserted
[29598000 ns] [MONITOR] start asserted
[29603000 ns] [MONITOR] start asserted
[29608000 ns] [MONITOR] start asserted
[29608000 ns] [MONITOR] Input handshake: data=0xfe63 (pixel #986)
[29613000 ns] [MONITOR] start asserted
[29618000 ns] [MONITOR] start asserted
[29623000 ns] [MONITOR] start asserted
[29628000 ns] [MONITOR] start asserted
[29633000 ns] [MONITOR] start asserted
[29638000 ns] [MONITOR] start asserted
[29638000 ns] [MONITOR] Input handshake: data=0xfeb2 (pixel #987)
[29643000 ns] [MONITOR] start asserted
[29648000 ns] [MONITOR] start asserted
[29653000 ns] [MONITOR] start asserted
[29658000 ns] [MONITOR] start asserted
[29663000 ns] [MONITOR] start asserted
[29668000 ns] [MONITOR] start asserted
[29668000 ns] [MONITOR] Input handshake: data=0xfe61 (pixel #988)
[29673000 ns] [MONITOR] start asserted
[29678000 ns] [MONITOR] start asserted
[29683000 ns] [MONITOR] start asserted
[29688000 ns] [MONITOR] start asserted
[29693000 ns] [MONITOR] start asserted
[29698000 ns] [MONITOR] start asserted
[29698000 ns] [MONITOR] Input handshake: data=0xffba (pixel #989)
[29703000 ns] [MONITOR] start asserted
[29708000 ns] [MONITOR] start asserted
[29713000 ns] [MONITOR] start asserted
[29718000 ns] [MONITOR] start asserted
[29723000 ns] [MONITOR] start asserted
[29728000 ns] [MONITOR] start asserted
[29728000 ns] [MONITOR] Input handshake: data=0x02a9 (pixel #990)
[29733000 ns] [MONITOR] start asserted
[29738000 ns] [MONITOR] start asserted
[29743000 ns] [MONITOR] start asserted
[29748000 ns] [MONITOR] start asserted
[29753000 ns] [MONITOR] start asserted
[29758000 ns] [MONITOR] start asserted
[29758000 ns] [MONITOR] Input handshake: data=0xffee (pixel #991)
[29763000 ns] [MONITOR] start asserted
[29768000 ns] [MONITOR] start asserted
[29773000 ns] [MONITOR] start asserted
[29778000 ns] [MONITOR] start asserted
[29783000 ns] [MONITOR] start asserted
[29788000 ns] [MONITOR] start asserted
[29788000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #992)
[29793000 ns] [MONITOR] start asserted
[29798000 ns] [MONITOR] start asserted
[29803000 ns] [MONITOR] start asserted
[29808000 ns] [MONITOR] start asserted
[29813000 ns] [MONITOR] start asserted
[29818000 ns] [MONITOR] start asserted
[29818000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #993)
[29823000 ns] [MONITOR] start asserted
[29828000 ns] [MONITOR] start asserted
[29833000 ns] [MONITOR] start asserted
[29838000 ns] [MONITOR] start asserted
[29843000 ns] [MONITOR] start asserted
[29848000 ns] [MONITOR] start asserted
[29848000 ns] [MONITOR] Input handshake: data=0x00b7 (pixel #994)
[29853000 ns] [MONITOR] start asserted
[29858000 ns] [MONITOR] start asserted
[29863000 ns] [MONITOR] start asserted
[29868000 ns] [MONITOR] start asserted
[29873000 ns] [MONITOR] start asserted
[29878000 ns] [MONITOR] start asserted
[29878000 ns] [MONITOR] Input handshake: data=0x0015 (pixel #995)
[29883000 ns] [MONITOR] start asserted
[29888000 ns] [MONITOR] start asserted
[29893000 ns] [MONITOR] start asserted
[29898000 ns] [MONITOR] start asserted
[29903000 ns] [MONITOR] start asserted
[29908000 ns] [MONITOR] start asserted
[29908000 ns] [MONITOR] Input handshake: data=0xfdbc (pixel #996)
[29913000 ns] [MONITOR] start asserted
[29918000 ns] [MONITOR] start asserted
[29923000 ns] [MONITOR] start asserted
[29928000 ns] [MONITOR] start asserted
[29933000 ns] [MONITOR] start asserted
[29938000 ns] [MONITOR] start asserted
[29938000 ns] [MONITOR] Input handshake: data=0xfeb3 (pixel #997)
[29943000 ns] [MONITOR] start asserted
[29948000 ns] [MONITOR] start asserted
[29953000 ns] [MONITOR] start asserted
[29958000 ns] [MONITOR] start asserted
[29963000 ns] [MONITOR] start asserted
[29968000 ns] [MONITOR] start asserted
[29968000 ns] [MONITOR] Input handshake: data=0x001d (pixel #998)
[29973000 ns] [MONITOR] start asserted
[29978000 ns] [MONITOR] start asserted
[29983000 ns] [MONITOR] start asserted
[29988000 ns] [MONITOR] start asserted
[29993000 ns] [MONITOR] start asserted
[29998000 ns] [MONITOR] start asserted
[29998000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #999)
[30003000 ns] [MONITOR] start asserted
[30008000 ns] [MONITOR] start asserted
[30013000 ns] [MONITOR] start asserted
[30018000 ns] [MONITOR] start asserted
[30023000 ns] [MONITOR] start asserted
[30028000 ns] [MONITOR] start asserted
[30028000 ns] [MONITOR] Input handshake: data=0x0168 (pixel #1000)
[30033000 ns] [MONITOR] start asserted
[30038000 ns] [MONITOR] start asserted
[30043000 ns] [MONITOR] start asserted
[30048000 ns] [MONITOR] start asserted
[30053000 ns] [MONITOR] start asserted
[30058000 ns] [MONITOR] start asserted
[30058000 ns] [MONITOR] Input handshake: data=0xff97 (pixel #1001)
[30063000 ns] [MONITOR] start asserted
[30068000 ns] [MONITOR] start asserted
[30073000 ns] [MONITOR] start asserted
[30078000 ns] [MONITOR] start asserted
[30083000 ns] [MONITOR] start asserted
[30088000 ns] [MONITOR] start asserted
[30088000 ns] [MONITOR] Input handshake: data=0x0036 (pixel #1002)
[30093000 ns] [MONITOR] start asserted
[30098000 ns] [MONITOR] start asserted
[30103000 ns] [MONITOR] start asserted
[30108000 ns] [MONITOR] start asserted
[30113000 ns] [MONITOR] start asserted
[30118000 ns] [MONITOR] start asserted
[30118000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #1003)
[30123000 ns] [MONITOR] start asserted
[30128000 ns] [MONITOR] start asserted
[30133000 ns] [MONITOR] start asserted
[30138000 ns] [MONITOR] start asserted
[30143000 ns] [MONITOR] start asserted
[30148000 ns] [MONITOR] start asserted
[30148000 ns] [MONITOR] Input handshake: data=0xfe1e (pixel #1004)
[30153000 ns] [MONITOR] start asserted
[30158000 ns] [MONITOR] start asserted
[30163000 ns] [MONITOR] start asserted
[30168000 ns] [MONITOR] start asserted
[30173000 ns] [MONITOR] start asserted
[30178000 ns] [MONITOR] start asserted
[30178000 ns] [MONITOR] Input handshake: data=0xff94 (pixel #1005)
[30183000 ns] [MONITOR] start asserted
[30188000 ns] [MONITOR] start asserted
[30193000 ns] [MONITOR] start asserted
[30198000 ns] [MONITOR] start asserted
[30203000 ns] [MONITOR] start asserted
[30208000 ns] [MONITOR] start asserted
[30208000 ns] [MONITOR] Input handshake: data=0x0178 (pixel #1006)
[30213000 ns] [MONITOR] start asserted
[30218000 ns] [MONITOR] start asserted
[30223000 ns] [MONITOR] start asserted
[30228000 ns] [MONITOR] start asserted
[30233000 ns] [MONITOR] start asserted
[30238000 ns] [MONITOR] start asserted
[30238000 ns] [MONITOR] Input handshake: data=0x0105 (pixel #1007)
[30243000 ns] [MONITOR] start asserted
[30248000 ns] [MONITOR] start asserted
[30253000 ns] [MONITOR] start asserted
[30258000 ns] [MONITOR] start asserted
[30263000 ns] [MONITOR] start asserted
[30268000 ns] [MONITOR] start asserted
[30268000 ns] [MONITOR] Input handshake: data=0x0147 (pixel #1008)
[30273000 ns] [MONITOR] start asserted
[30278000 ns] [MONITOR] start asserted
[30283000 ns] [MONITOR] start asserted
[30288000 ns] [MONITOR] start asserted
[30293000 ns] [MONITOR] start asserted
[30298000 ns] [MONITOR] start asserted
[30298000 ns] [MONITOR] Input handshake: data=0x00b5 (pixel #1009)
[30303000 ns] [MONITOR] start asserted
[30308000 ns] [MONITOR] start asserted
[30313000 ns] [MONITOR] start asserted
[30318000 ns] [MONITOR] start asserted
[30323000 ns] [MONITOR] start asserted
[30328000 ns] [MONITOR] start asserted
[30328000 ns] [MONITOR] Input handshake: data=0xff0e (pixel #1010)
[30333000 ns] [MONITOR] start asserted
[30338000 ns] [MONITOR] start asserted
[30343000 ns] [MONITOR] start asserted
[30348000 ns] [MONITOR] start asserted
[30353000 ns] [MONITOR] start asserted
[30358000 ns] [MONITOR] start asserted
[30358000 ns] [MONITOR] Input handshake: data=0xfcc6 (pixel #1011)
[30363000 ns] [MONITOR] start asserted
[30368000 ns] [MONITOR] start asserted
[30373000 ns] [MONITOR] start asserted
[30378000 ns] [MONITOR] start asserted
[30383000 ns] [MONITOR] start asserted
[30388000 ns] [MONITOR] start asserted
[30388000 ns] [MONITOR] Input handshake: data=0xfed7 (pixel #1012)
[30393000 ns] [MONITOR] start asserted
[30398000 ns] [MONITOR] start asserted
[30403000 ns] [MONITOR] start asserted
[30408000 ns] [MONITOR] start asserted
[30413000 ns] [MONITOR] start asserted
[30418000 ns] [MONITOR] start asserted
[30418000 ns] [MONITOR] Input handshake: data=0x02c6 (pixel #1013)
[30423000 ns] [MONITOR] start asserted
[30428000 ns] [MONITOR] start asserted
[30433000 ns] [MONITOR] start asserted
[30438000 ns] [MONITOR] start asserted
[30443000 ns] [MONITOR] start asserted
[30448000 ns] [MONITOR] start asserted
[30448000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #1014)
[30453000 ns] [MONITOR] start asserted
[30458000 ns] [MONITOR] start asserted
[30463000 ns] [MONITOR] start asserted
[30468000 ns] [MONITOR] start asserted
[30473000 ns] [MONITOR] start asserted
[30478000 ns] [MONITOR] start asserted
[30478000 ns] [MONITOR] Input handshake: data=0xffd7 (pixel #1015)
[30483000 ns] [MONITOR] start asserted
[30488000 ns] [MONITOR] start asserted
[30493000 ns] [MONITOR] start asserted
[30498000 ns] [MONITOR] start asserted
[30503000 ns] [MONITOR] start asserted
[30508000 ns] [MONITOR] start asserted
[30508000 ns] [MONITOR] Input handshake: data=0x0221 (pixel #1016)
[30513000 ns] [MONITOR] start asserted
[30518000 ns] [MONITOR] start asserted
[30523000 ns] [MONITOR] start asserted
[30528000 ns] [MONITOR] start asserted
[30533000 ns] [MONITOR] start asserted
[30538000 ns] [MONITOR] start asserted
[30538000 ns] [MONITOR] Input handshake: data=0x0057 (pixel #1017)
[30543000 ns] [MONITOR] start asserted
[30548000 ns] [MONITOR] start asserted
[30553000 ns] [MONITOR] start asserted
[30558000 ns] [MONITOR] start asserted
[30563000 ns] [MONITOR] start asserted
[30568000 ns] [MONITOR] start asserted
[30568000 ns] [MONITOR] Input handshake: data=0xfee0 (pixel #1018)
[30573000 ns] [MONITOR] start asserted
[30578000 ns] [MONITOR] start asserted
[30583000 ns] [MONITOR] start asserted
[30588000 ns] [MONITOR] start asserted
[30593000 ns] [MONITOR] start asserted
[30598000 ns] [MONITOR] start asserted
[30598000 ns] [MONITOR] Input handshake: data=0xff01 (pixel #1019)
[30603000 ns] [MONITOR] start asserted
[30608000 ns] [MONITOR] start asserted
[30613000 ns] [MONITOR] start asserted
[30618000 ns] [MONITOR] start asserted
[30623000 ns] [MONITOR] start asserted
[30628000 ns] [MONITOR] start asserted
[30628000 ns] [MONITOR] Input handshake: data=0xfe82 (pixel #1020)
[30633000 ns] [MONITOR] start asserted
[30638000 ns] [MONITOR] start asserted
[30643000 ns] [MONITOR] start asserted
[30648000 ns] [MONITOR] start asserted
[30653000 ns] [MONITOR] start asserted
[30658000 ns] [MONITOR] start asserted
[30658000 ns] [MONITOR] Input handshake: data=0x008a (pixel #1021)
[30663000 ns] [MONITOR] start asserted
[30668000 ns] [MONITOR] start asserted
[30673000 ns] [MONITOR] start asserted
[30678000 ns] [MONITOR] start asserted
[30683000 ns] [MONITOR] start asserted
[30688000 ns] [MONITOR] start asserted
[30688000 ns] [MONITOR] Input handshake: data=0x0216 (pixel #1022)
[30693000 ns] [MONITOR] start asserted
[30698000 ns] [MONITOR] start asserted
[30703000 ns] [MONITOR] start asserted
[30708000 ns] [MONITOR] start asserted
[30713000 ns] [MONITOR] start asserted
[30718000 ns] [MONITOR] start asserted
[30718000 ns] [MONITOR] Input handshake: data=0x0082 (pixel #1023)
[30723000 ns] [MONITOR] start asserted
[30728000 ns] [MONITOR] start asserted
[30733000 ns] [MONITOR] start asserted
[30738000 ns] [MONITOR] start asserted
[30743000 ns] [MONITOR] start asserted
[30748000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30748000 ns] [MONITOR] start asserted
[30748000 ns] [MONITOR] Input handshake: data=0x0082 (pixel #1024)
[30753000 ns] All 1024 pixels transmitted (start kept HIGH for dataflow)

[30753000 ns] ========== COMPUTATION PHASE ==========
[30753000 ns] Waiting for output or done signal...
  (Expected: ~6162 cycles from start)
  Current status: done=0 idle=0 ready=0
[30753000 ns] [MONITOR] start asserted
[30758000 ns] [MONITOR] start asserted
[30763000 ns] [MONITOR] start asserted
[30768000 ns] [MONITOR] start asserted
[30773000 ns] [MONITOR] start asserted
[30778000 ns] [MONITOR] start asserted
[30783000 ns] [MONITOR] start asserted
[30788000 ns] [MONITOR] start asserted
[30793000 ns] [MONITOR] start asserted
[30798000 ns] [MONITOR] start asserted
[30803000 ns] [MONITOR] start asserted
[30808000 ns] [MONITOR] start asserted
[30813000 ns] [MONITOR] start asserted
[30818000 ns] [MONITOR] start asserted
[30823000 ns] [MONITOR] start asserted
[30828000 ns] [MONITOR] start asserted
[30833000 ns] [MONITOR] start asserted
[30833000 ns] [MONITOR] ap_ready changed: 0 -> 1
[30838000 ns] [MONITOR] start asserted
[30838000 ns] [MONITOR] ap_ready changed: 1 -> 0
[30843000 ns] [MONITOR] start asserted
[30848000 ns] [MONITOR] start asserted
[30853000 ns] [MONITOR] start asserted
[30858000 ns] [MONITOR] start asserted
[30863000 ns] [MONITOR] start asserted
[30868000 ns] [MONITOR] start asserted
[30873000 ns] [MONITOR] start asserted
[30878000 ns] [MONITOR] start asserted
[30883000 ns] [MONITOR] start asserted
[30888000 ns] [MONITOR] start asserted
[30893000 ns] [MONITOR] start asserted
[30898000 ns] [MONITOR] start asserted
[30903000 ns] [MONITOR] start asserted
[30908000 ns] [MONITOR] start asserted
[30913000 ns] [MONITOR] start asserted
[30918000 ns] [MONITOR] start asserted
[30923000 ns] [MONITOR] start asserted
[30928000 ns] [MONITOR] start asserted
[30933000 ns] [MONITOR] start asserted
[30938000 ns] [MONITOR] start asserted
[30943000 ns] [MONITOR] start asserted
[30948000 ns] [MONITOR] start asserted
[30953000 ns] [MONITOR] start asserted
[30958000 ns] [MONITOR] start asserted
[30963000 ns] [MONITOR] start asserted
[30968000 ns] [MONITOR] start asserted
[30973000 ns] [MONITOR] start asserted
[30978000 ns] [MONITOR] start asserted
[30983000 ns] [MONITOR] start asserted
[30988000 ns] [MONITOR] start asserted
[30993000 ns] [MONITOR] start asserted
[30998000 ns] [MONITOR] start asserted
[31003000 ns] [MONITOR] start asserted
[31008000 ns] [MONITOR] start asserted
[31013000 ns] [MONITOR] start asserted
[31018000 ns] [MONITOR] start asserted
[31023000 ns] [MONITOR] start asserted
[31028000 ns] [MONITOR] start asserted
[31033000 ns] [MONITOR] start asserted
[31038000 ns] [MONITOR] start asserted
[31043000 ns] [MONITOR] start asserted
[31048000 ns] [MONITOR] start asserted
[31053000 ns] [MONITOR] start asserted
[31058000 ns] [MONITOR] start asserted
[31063000 ns] [MONITOR] start asserted
[31068000 ns] [MONITOR] start asserted
[31073000 ns] [MONITOR] start asserted
[31078000 ns] [MONITOR] start asserted
[31083000 ns] [MONITOR] start asserted
[31088000 ns] [MONITOR] start asserted
[31093000 ns] [MONITOR] start asserted
[31098000 ns] [MONITOR] start asserted
[31103000 ns] [MONITOR] start asserted
[31108000 ns] [MONITOR] start asserted
[31113000 ns] [MONITOR] start asserted
[31118000 ns] [MONITOR] start asserted
[31123000 ns] [MONITOR] start asserted
[31128000 ns] [MONITOR] start asserted
[31133000 ns] [MONITOR] start asserted
[31138000 ns] [MONITOR] start asserted
[31143000 ns] [MONITOR] start asserted
[31148000 ns] [MONITOR] start asserted
[31153000 ns] [MONITOR] start asserted
[31158000 ns] [MONITOR] start asserted
[31163000 ns] [MONITOR] start asserted
[31168000 ns] [MONITOR] start asserted
[31173000 ns] [MONITOR] start asserted
[31178000 ns] [MONITOR] start asserted
[31183000 ns] [MONITOR] start asserted
[31188000 ns] [MONITOR] start asserted
[31193000 ns] [MONITOR] start asserted
[31198000 ns] [MONITOR] start asserted
[31203000 ns] [MONITOR] start asserted
[31208000 ns] [MONITOR] start asserted
[31213000 ns] [MONITOR] start asserted
[31218000 ns] [MONITOR] start asserted
[31223000 ns] [MONITOR] start asserted
[31228000 ns] [MONITOR] start asserted
[31233000 ns] [MONITOR] start asserted
[31238000 ns] [MONITOR] start asserted
[31243000 ns] [MONITOR] start asserted
[31248000 ns] [MONITOR] start asserted
[31253000 ns] [MONITOR] start asserted
[31258000 ns] [MONITOR] start asserted
[31263000 ns] [MONITOR] start asserted
[31268000 ns] [MONITOR] start asserted
[31273000 ns] [MONITOR] start asserted
[31278000 ns] [MONITOR] start asserted
[31283000 ns] [MONITOR] start asserted
[31288000 ns] [MONITOR] start asserted
[31293000 ns] [MONITOR] start asserted
[31298000 ns] [MONITOR] start asserted
[31303000 ns] [MONITOR] start asserted
[31308000 ns] [MONITOR] start asserted
[31313000 ns] [MONITOR] start asserted
[31318000 ns] [MONITOR] start asserted
[31323000 ns] [MONITOR] start asserted
[31328000 ns] [MONITOR] start asserted
[31333000 ns] [MONITOR] start asserted
[31338000 ns] [MONITOR] start asserted
[31343000 ns] [MONITOR] start asserted
[31348000 ns] [MONITOR] start asserted
[31353000 ns] [MONITOR] start asserted
[31358000 ns] [MONITOR] start asserted
[31363000 ns] [MONITOR] start asserted
[31368000 ns] [MONITOR] start asserted
[31373000 ns] [MONITOR] start asserted
[31378000 ns] [MONITOR] start asserted
[31383000 ns] [MONITOR] start asserted
[31388000 ns] [MONITOR] start asserted
[31393000 ns] [MONITOR] start asserted
[31398000 ns] [MONITOR] start asserted
[31403000 ns] [MONITOR] start asserted
[31408000 ns] [MONITOR] start asserted
[31413000 ns] [MONITOR] start asserted
[31418000 ns] [MONITOR] start asserted
[31423000 ns] [MONITOR] start asserted
[31428000 ns] [MONITOR] start asserted
[31433000 ns] [MONITOR] start asserted
[31438000 ns] [MONITOR] start asserted
[31443000 ns] [MONITOR] start asserted
[31448000 ns] [MONITOR] start asserted
[31453000 ns] [MONITOR] start asserted
[31458000 ns] [MONITOR] start asserted
[31463000 ns] [MONITOR] start asserted
[31468000 ns] [MONITOR] start asserted
[31473000 ns] [MONITOR] start asserted
[31478000 ns] [MONITOR] start asserted
[31483000 ns] [MONITOR] start asserted
[31488000 ns] [MONITOR] start asserted
[31493000 ns] [MONITOR] start asserted
[31498000 ns] [MONITOR] start asserted
[31503000 ns] [MONITOR] start asserted
[31508000 ns] [MONITOR] start asserted
[31513000 ns] [MONITOR] start asserted
[31518000 ns] [MONITOR] start asserted
[31523000 ns] [MONITOR] start asserted
[31528000 ns] [MONITOR] start asserted
[31533000 ns] [MONITOR] start asserted
[31538000 ns] [MONITOR] start asserted
[31543000 ns] [MONITOR] start asserted
[31548000 ns] [MONITOR] start asserted
[31553000 ns] [MONITOR] start asserted
[31558000 ns] [MONITOR] start asserted
[31563000 ns] [MONITOR] start asserted
[31568000 ns] [MONITOR] start asserted
[31573000 ns] [MONITOR] start asserted
[31578000 ns] [MONITOR] start asserted
[31583000 ns] [MONITOR] start asserted
[31588000 ns] [MONITOR] start asserted
[31593000 ns] [MONITOR] start asserted
[31598000 ns] [MONITOR] start asserted
[31603000 ns] [MONITOR] start asserted
[31608000 ns] [MONITOR] start asserted
[31613000 ns] [MONITOR] start asserted
[31618000 ns] [MONITOR] start asserted
[31623000 ns] [MONITOR] start asserted
[31628000 ns] [MONITOR] start asserted
[31633000 ns] [MONITOR] start asserted
[31638000 ns] [MONITOR] start asserted
[31643000 ns] [MONITOR] start asserted
[31648000 ns] [MONITOR] start asserted
[31653000 ns] [MONITOR] start asserted
[31658000 ns] [MONITOR] start asserted
[31663000 ns] [MONITOR] start asserted
[31668000 ns] [MONITOR] start asserted
[31673000 ns] [MONITOR] start asserted
[31678000 ns] [MONITOR] start asserted
[31683000 ns] [MONITOR] start asserted
[31688000 ns] [MONITOR] start asserted
[31693000 ns] [MONITOR] start asserted
[31698000 ns] [MONITOR] start asserted
[31703000 ns] [MONITOR] start asserted
[31708000 ns] [MONITOR] start asserted
[31713000 ns] [MONITOR] start asserted
[31718000 ns] [MONITOR] start asserted
[31723000 ns] [MONITOR] start asserted
[31728000 ns] [MONITOR] start asserted
[31733000 ns] [MONITOR] start asserted
[31738000 ns] [MONITOR] start asserted
[31743000 ns] [MONITOR] start asserted
[31748000 ns] [MONITOR] start asserted
[31753000 ns] Still waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[31753000 ns] [MONITOR] start asserted
[31758000 ns] [MONITOR] start asserted
[31763000 ns] [MONITOR] start asserted
[31768000 ns] [MONITOR] start asserted
[31773000 ns] [MONITOR] start asserted
[31778000 ns] [MONITOR] start asserted
[31783000 ns] [MONITOR] start asserted
[31788000 ns] [MONITOR] start asserted
[31793000 ns] [MONITOR] start asserted
[31798000 ns] [MONITOR] start asserted
[31803000 ns] [MONITOR] start asserted
[31808000 ns] [MONITOR] start asserted
[31813000 ns] [MONITOR] start asserted
[31818000 ns] [MONITOR] start asserted
[31823000 ns] [MONITOR] start asserted
[31828000 ns] [MONITOR] start asserted
[31833000 ns] [MONITOR] start asserted
[31838000 ns] [MONITOR] start asserted
[31843000 ns] [MONITOR] start asserted
[31848000 ns] [MONITOR] start asserted
[31853000 ns] [MONITOR] start asserted
[31858000 ns] [MONITOR] start asserted
[31863000 ns] [MONITOR] start asserted
[31868000 ns] [MONITOR] start asserted
[31873000 ns] [MONITOR] start asserted
[31878000 ns] [MONITOR] start asserted
[31883000 ns] [MONITOR] start asserted
[31888000 ns] [MONITOR] start asserted
[31893000 ns] [MONITOR] start asserted
[31898000 ns] [MONITOR] start asserted
[31903000 ns] [MONITOR] start asserted
[31908000 ns] [MONITOR] start asserted
[31913000 ns] [MONITOR] start asserted
[31918000 ns] [MONITOR] start asserted
[31923000 ns] [MONITOR] start asserted
[31928000 ns] [MONITOR] start asserted
[31933000 ns] [MONITOR] start asserted
[31938000 ns] [MONITOR] start asserted
[31943000 ns] [MONITOR] start asserted
[31948000 ns] [MONITOR] start asserted
[31953000 ns] [MONITOR] start asserted
[31958000 ns] [MONITOR] start asserted
[31963000 ns] [MONITOR] start asserted
[31968000 ns] [MONITOR] start asserted
[31973000 ns] [MONITOR] start asserted
[31978000 ns] [MONITOR] start asserted
[31983000 ns] [MONITOR] start asserted
[31988000 ns] [MONITOR] start asserted
[31993000 ns] [MONITOR] start asserted
[31998000 ns] [MONITOR] start asserted
[32003000 ns] [MONITOR] start asserted
[32008000 ns] [MONITOR] start asserted
[32013000 ns] [MONITOR] start asserted
[32018000 ns] [MONITOR] start asserted
[32023000 ns] [MONITOR] start asserted
[32028000 ns] [MONITOR] start asserted
[32033000 ns] [MONITOR] start asserted
[32038000 ns] [MONITOR] start asserted
[32043000 ns] [MONITOR] start asserted
[32048000 ns] [MONITOR] start asserted
[32053000 ns] [MONITOR] start asserted
[32058000 ns] [MONITOR] start asserted
[32063000 ns] [MONITOR] start asserted
[32068000 ns] [MONITOR] start asserted
[32073000 ns] [MONITOR] start asserted
[32078000 ns] [MONITOR] start asserted
[32083000 ns] [MONITOR] start asserted
[32088000 ns] [MONITOR] start asserted
[32093000 ns] [MONITOR] start asserted
[32098000 ns] [MONITOR] start asserted
[32103000 ns] [MONITOR] start asserted
[32108000 ns] [MONITOR] start asserted
[32113000 ns] [MONITOR] start asserted
[32118000 ns] [MONITOR] start asserted
[32123000 ns] [MONITOR] start asserted
[32128000 ns] [MONITOR] start asserted
[32133000 ns] [MONITOR] start asserted
[32138000 ns] [MONITOR] start asserted
[32143000 ns] [MONITOR] start asserted
[32148000 ns] [MONITOR] start asserted
[32153000 ns] [MONITOR] start asserted
[32158000 ns] [MONITOR] start asserted
[32163000 ns] [MONITOR] start asserted
[32168000 ns] [MONITOR] start asserted
[32173000 ns] [MONITOR] start asserted
[32178000 ns] [MONITOR] start asserted
[32183000 ns] [MONITOR] start asserted
[32188000 ns] [MONITOR] start asserted
[32193000 ns] [MONITOR] start asserted
[32198000 ns] [MONITOR] start asserted
[32203000 ns] [MONITOR] start asserted
[32208000 ns] [MONITOR] start asserted
[32213000 ns] [MONITOR] start asserted
[32218000 ns] [MONITOR] start asserted
[32223000 ns] [MONITOR] start asserted
[32228000 ns] [MONITOR] start asserted
[32233000 ns] [MONITOR] start asserted
[32238000 ns] [MONITOR] start asserted
[32243000 ns] [MONITOR] start asserted
[32248000 ns] [MONITOR] start asserted
[32253000 ns] [MONITOR] start asserted
[32258000 ns] [MONITOR] start asserted
[32263000 ns] [MONITOR] start asserted
[32268000 ns] [MONITOR] start asserted
[32273000 ns] [MONITOR] start asserted
[32278000 ns] [MONITOR] start asserted
[32283000 ns] [MONITOR] start asserted
[32288000 ns] [MONITOR] start asserted
[32293000 ns] [MONITOR] start asserted
[32298000 ns] [MONITOR] start asserted
[32303000 ns] [MONITOR] start asserted
[32308000 ns] [MONITOR] start asserted
[32313000 ns] [MONITOR] start asserted
[32318000 ns] [MONITOR] start asserted
[32323000 ns] [MONITOR] start asserted
[32328000 ns] [MONITOR] start asserted
[32333000 ns] [MONITOR] start asserted
[32338000 ns] [MONITOR] start asserted
[32343000 ns] [MONITOR] start asserted
[32348000 ns] [MONITOR] start asserted
[32353000 ns] [MONITOR] start asserted
[32358000 ns] [MONITOR] start asserted
[32363000 ns] [MONITOR] start asserted
[32368000 ns] [MONITOR] start asserted
[32373000 ns] [MONITOR] start asserted
[32378000 ns] [MONITOR] start asserted
[32383000 ns] [MONITOR] start asserted
[32388000 ns] [MONITOR] start asserted
[32393000 ns] [MONITOR] start asserted
[32398000 ns] [MONITOR] start asserted
[32403000 ns] [MONITOR] start asserted
[32408000 ns] [MONITOR] start asserted
[32413000 ns] [MONITOR] start asserted
[32418000 ns] [MONITOR] start asserted
[32423000 ns] [MONITOR] start asserted
[32428000 ns] [MONITOR] start asserted
[32433000 ns] [MONITOR] start asserted
[32438000 ns] [MONITOR] start asserted
[32443000 ns] [MONITOR] start asserted
[32448000 ns] [MONITOR] start asserted
[32453000 ns] [MONITOR] start asserted
[32458000 ns] [MONITOR] start asserted
[32463000 ns] [MONITOR] start asserted
[32468000 ns] [MONITOR] start asserted
[32473000 ns] [MONITOR] start asserted
[32478000 ns] [MONITOR] start asserted
[32483000 ns] [MONITOR] start asserted
[32488000 ns] [MONITOR] start asserted
[32493000 ns] [MONITOR] start asserted
[32498000 ns] [MONITOR] start asserted
[32503000 ns] [MONITOR] start asserted
[32508000 ns] [MONITOR] start asserted
[32513000 ns] [MONITOR] start asserted
[32518000 ns] [MONITOR] start asserted
[32523000 ns] [MONITOR] start asserted
[32528000 ns] [MONITOR] start asserted
[32533000 ns] [MONITOR] start asserted
[32538000 ns] [MONITOR] start asserted
[32543000 ns] [MONITOR] start asserted
[32548000 ns] [MONITOR] start asserted
[32553000 ns] [MONITOR] start asserted
[32558000 ns] [MONITOR] start asserted
[32563000 ns] [MONITOR] start asserted
[32568000 ns] [MONITOR] start asserted
[32573000 ns] [MONITOR] start asserted
[32578000 ns] [MONITOR] start asserted
[32583000 ns] [MONITOR] start asserted
[32588000 ns] [MONITOR] start asserted
[32593000 ns] [MONITOR] start asserted
[32598000 ns] [MONITOR] start asserted
[32603000 ns] [MONITOR] start asserted
[32608000 ns] [MONITOR] start asserted
[32613000 ns] [MONITOR] start asserted
[32618000 ns] [MONITOR] start asserted
[32623000 ns] [MONITOR] start asserted
[32628000 ns] [MONITOR] start asserted
[32633000 ns] [MONITOR] start asserted
[32638000 ns] [MONITOR] start asserted
[32643000 ns] [MONITOR] start asserted
[32648000 ns] [MONITOR] start asserted
[32653000 ns] [MONITOR] start asserted
[32658000 ns] [MONITOR] start asserted
[32663000 ns] [MONITOR] start asserted
[32668000 ns] [MONITOR] start asserted
[32673000 ns] [MONITOR] start asserted
[32678000 ns] [MONITOR] start asserted
[32683000 ns] [MONITOR] start asserted
[32688000 ns] [MONITOR] start asserted
[32693000 ns] [MONITOR] start asserted
[32698000 ns] [MONITOR] start asserted
[32703000 ns] [MONITOR] start asserted
[32708000 ns] [MONITOR] start asserted
[32713000 ns] [MONITOR] start asserted
[32718000 ns] [MONITOR] start asserted
[32723000 ns] [MONITOR] start asserted
[32728000 ns] [MONITOR] start asserted
[32733000 ns] [MONITOR] start asserted
[32738000 ns] [MONITOR] start asserted
[32743000 ns] [MONITOR] start asserted
[32748000 ns] [MONITOR] start asserted
[32753000 ns] Still waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[32753000 ns] [MONITOR] start asserted
[32758000 ns] [MONITOR] start asserted
[32763000 ns] [MONITOR] start asserted
[32768000 ns] [MONITOR] start asserted
[32773000 ns] [MONITOR] start asserted
[32778000 ns] [MONITOR] start asserted
[32783000 ns] [MONITOR] start asserted
[32788000 ns] [MONITOR] start asserted
[32793000 ns] [MONITOR] start asserted
[32798000 ns] [MONITOR] start asserted
[32803000 ns] [MONITOR] start asserted
[32808000 ns] [MONITOR] start asserted
[32813000 ns] [MONITOR] start asserted
[32818000 ns] [MONITOR] start asserted
[32823000 ns] [MONITOR] start asserted
[32828000 ns] [MONITOR] start asserted
[32833000 ns] [MONITOR] start asserted
[32838000 ns] [MONITOR] start asserted
[32843000 ns] [MONITOR] start asserted
[32848000 ns] [MONITOR] start asserted
[32853000 ns] [MONITOR] start asserted
[32858000 ns] [MONITOR] start asserted
[32863000 ns] [MONITOR] start asserted
[32868000 ns] [MONITOR] start asserted
[32873000 ns] [MONITOR] start asserted
[32878000 ns] [MONITOR] start asserted
[32883000 ns] [MONITOR] start asserted
[32888000 ns] [MONITOR] start asserted
[32893000 ns] [MONITOR] start asserted
[32898000 ns] [MONITOR] start asserted
[32903000 ns] [MONITOR] start asserted
[32908000 ns] [MONITOR] start asserted
[32913000 ns] [MONITOR] start asserted
[32918000 ns] [MONITOR] start asserted
[32923000 ns] [MONITOR] start asserted
[32928000 ns] [MONITOR] start asserted
[32933000 ns] [MONITOR] start asserted
[32938000 ns] [MONITOR] start asserted
[32943000 ns] [MONITOR] start asserted
[32948000 ns] [MONITOR] start asserted
[32953000 ns] [MONITOR] start asserted
[32958000 ns] [MONITOR] start asserted
[32963000 ns] [MONITOR] start asserted
[32968000 ns] [MONITOR] start asserted
[32973000 ns] [MONITOR] start asserted
[32978000 ns] [MONITOR] start asserted
[32983000 ns] [MONITOR] start asserted
[32988000 ns] [MONITOR] start asserted
[32993000 ns] [MONITOR] start asserted
[32998000 ns] [MONITOR] start asserted
[33003000 ns] [MONITOR] start asserted
[33008000 ns] [MONITOR] start asserted
[33013000 ns] [MONITOR] start asserted
[33018000 ns] [MONITOR] start asserted
[33023000 ns] [MONITOR] start asserted
[33028000 ns] [MONITOR] start asserted
[33033000 ns] [MONITOR] start asserted
[33038000 ns] [MONITOR] start asserted
[33043000 ns] [MONITOR] start asserted
[33048000 ns] [MONITOR] start asserted
[33053000 ns] [MONITOR] start asserted
[33058000 ns] [MONITOR] start asserted
[33063000 ns] [MONITOR] start asserted
[33068000 ns] [MONITOR] start asserted
[33073000 ns] [MONITOR] start asserted
[33078000 ns] [MONITOR] start asserted
[33083000 ns] [MONITOR] start asserted
[33088000 ns] [MONITOR] start asserted
[33093000 ns] [MONITOR] start asserted
[33098000 ns] [MONITOR] start asserted
[33103000 ns] [MONITOR] start asserted
[33108000 ns] [MONITOR] start asserted
[33113000 ns] [MONITOR] start asserted
[33118000 ns] [MONITOR] start asserted
[33123000 ns] [MONITOR] start asserted
[33128000 ns] [MONITOR] start asserted
[33133000 ns] [MONITOR] start asserted
[33138000 ns] [MONITOR] start asserted
[33143000 ns] [MONITOR] start asserted
[33148000 ns] [MONITOR] start asserted
[33153000 ns] [MONITOR] start asserted
[33158000 ns] [MONITOR] start asserted
[33163000 ns] [MONITOR] start asserted
[33168000 ns] [MONITOR] start asserted
[33173000 ns] [MONITOR] start asserted
[33178000 ns] [MONITOR] start asserted
[33183000 ns] [MONITOR] start asserted
[33188000 ns] [MONITOR] start asserted
[33193000 ns] [MONITOR] start asserted
[33198000 ns] [MONITOR] start asserted
[33203000 ns] [MONITOR] start asserted
[33208000 ns] [MONITOR] start asserted
[33213000 ns] [MONITOR] start asserted
[33218000 ns] [MONITOR] start asserted
[33223000 ns] [MONITOR] start asserted
[33228000 ns] [MONITOR] start asserted
[33233000 ns] [MONITOR] start asserted
[33238000 ns] [MONITOR] start asserted
[33243000 ns] [MONITOR] start asserted
[33248000 ns] [MONITOR] start asserted
[33253000 ns] [MONITOR] start asserted
[33258000 ns] [MONITOR] start asserted
[33263000 ns] [MONITOR] start asserted
[33268000 ns] [MONITOR] start asserted
[33273000 ns] [MONITOR] start asserted
[33278000 ns] [MONITOR] start asserted
[33283000 ns] [MONITOR] start asserted
[33288000 ns] [MONITOR] start asserted
[33293000 ns] [MONITOR] start asserted
[33298000 ns] [MONITOR] start asserted
[33303000 ns] [MONITOR] start asserted
[33308000 ns] [MONITOR] start asserted
[33313000 ns] [MONITOR] start asserted
[33318000 ns] [MONITOR] start asserted
[33323000 ns] [MONITOR] start asserted
[33328000 ns] [MONITOR] start asserted
[33333000 ns] [MONITOR] start asserted
[33338000 ns] [MONITOR] start asserted
[33343000 ns] [MONITOR] start asserted
[33348000 ns] [MONITOR] start asserted
[33353000 ns] [MONITOR] start asserted
[33358000 ns] [MONITOR] start asserted
[33363000 ns] [MONITOR] start asserted
[33368000 ns] [MONITOR] start asserted
[33373000 ns] [MONITOR] start asserted
[33378000 ns] [MONITOR] start asserted
[33383000 ns] [MONITOR] start asserted
[33388000 ns] [MONITOR] start asserted
[33393000 ns] [MONITOR] start asserted
[33398000 ns] [MONITOR] start asserted
[33403000 ns] [MONITOR] start asserted
[33408000 ns] [MONITOR] start asserted
[33413000 ns] [MONITOR] start asserted
[33418000 ns] [MONITOR] start asserted
[33423000 ns] [MONITOR] start asserted
[33428000 ns] [MONITOR] start asserted
[33433000 ns] [MONITOR] start asserted
[33438000 ns] [MONITOR] start asserted
[33443000 ns] [MONITOR] start asserted
[33448000 ns] [MONITOR] start asserted
[33453000 ns] [MONITOR] start asserted
[33458000 ns] [MONITOR] start asserted
[33463000 ns] [MONITOR] start asserted
[33468000 ns] [MONITOR] start asserted
[33473000 ns] [MONITOR] start asserted
[33478000 ns] [MONITOR] start asserted
[33483000 ns] [MONITOR] start asserted
[33488000 ns] [MONITOR] start asserted
[33493000 ns] [MONITOR] start asserted
[33498000 ns] [MONITOR] start asserted
[33503000 ns] [MONITOR] start asserted
[33508000 ns] [MONITOR] start asserted
[33513000 ns] [MONITOR] start asserted
[33518000 ns] [MONITOR] start asserted
[33523000 ns] [MONITOR] start asserted
[33528000 ns] [MONITOR] start asserted
[33533000 ns] [MONITOR] start asserted
[33538000 ns] [MONITOR] start asserted
[33543000 ns] [MONITOR] start asserted
[33548000 ns] [MONITOR] start asserted
[33553000 ns] [MONITOR] start asserted
[33558000 ns] [MONITOR] start asserted
[33563000 ns] [MONITOR] start asserted
[33568000 ns] [MONITOR] start asserted
[33573000 ns] [MONITOR] start asserted
[33578000 ns] [MONITOR] start asserted
[33583000 ns] [MONITOR] start asserted
[33588000 ns] [MONITOR] start asserted
[33593000 ns] [MONITOR] start asserted
[33598000 ns] [MONITOR] start asserted
[33603000 ns] [MONITOR] start asserted
[33608000 ns] [MONITOR] start asserted
[33613000 ns] [MONITOR] start asserted
[33618000 ns] [MONITOR] start asserted
[33623000 ns] [MONITOR] start asserted
[33628000 ns] [MONITOR] start asserted
[33633000 ns] [MONITOR] start asserted
[33638000 ns] [MONITOR] start asserted
[33643000 ns] [MONITOR] start asserted
[33648000 ns] [MONITOR] start asserted
[33653000 ns] [MONITOR] start asserted
[33658000 ns] [MONITOR] start asserted
[33663000 ns] [MONITOR] start asserted
[33668000 ns] [MONITOR] start asserted
[33673000 ns] [MONITOR] start asserted
[33678000 ns] [MONITOR] start asserted
[33683000 ns] [MONITOR] start asserted
[33688000 ns] [MONITOR] start asserted
[33693000 ns] [MONITOR] start asserted
[33698000 ns] [MONITOR] start asserted
[33703000 ns] [MONITOR] start asserted
[33708000 ns] [MONITOR] start asserted
[33713000 ns] [MONITOR] start asserted
[33718000 ns] [MONITOR] start asserted
[33723000 ns] [MONITOR] start asserted
[33728000 ns] [MONITOR] start asserted
[33733000 ns] [MONITOR] start asserted
[33738000 ns] [MONITOR] start asserted
[33743000 ns] [MONITOR] start asserted
[33748000 ns] [MONITOR] start asserted
[33753000 ns] Still waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[33753000 ns] [MONITOR] start asserted
[33758000 ns] [MONITOR] start asserted
[33763000 ns] [MONITOR] start asserted
[33768000 ns] [MONITOR] start asserted
[33773000 ns] [MONITOR] start asserted
[33778000 ns] [MONITOR] start asserted
[33783000 ns] [MONITOR] start asserted
[33788000 ns] [MONITOR] start asserted
[33793000 ns] [MONITOR] start asserted
[33798000 ns] [MONITOR] start asserted
[33803000 ns] [MONITOR] start asserted
[33808000 ns] [MONITOR] start asserted
[33813000 ns] [MONITOR] start asserted
[33818000 ns] [MONITOR] start asserted
[33823000 ns] [MONITOR] start asserted
[33828000 ns] [MONITOR] start asserted
[33833000 ns] [MONITOR] start asserted
[33838000 ns] [MONITOR] start asserted
[33843000 ns] [MONITOR] start asserted
[33848000 ns] [MONITOR] start asserted
[33853000 ns] [MONITOR] start asserted
[33858000 ns] [MONITOR] start asserted
[33863000 ns] [MONITOR] start asserted
[33868000 ns] [MONITOR] start asserted
[33873000 ns] [MONITOR] start asserted
[33878000 ns] [MONITOR] start asserted
[33883000 ns] [MONITOR] start asserted
[33888000 ns] [MONITOR] start asserted
[33893000 ns] [MONITOR] start asserted
[33898000 ns] [MONITOR] start asserted
[33903000 ns] [MONITOR] start asserted
[33908000 ns] [MONITOR] start asserted
[33913000 ns] [MONITOR] start asserted
[33918000 ns] [MONITOR] start asserted
[33923000 ns] [MONITOR] start asserted
[33928000 ns] [MONITOR] start asserted
[33933000 ns] [MONITOR] start asserted
[33938000 ns] [MONITOR] start asserted
[33943000 ns] [MONITOR] start asserted
[33948000 ns] [MONITOR] start asserted
[33953000 ns] [MONITOR] start asserted
[33958000 ns] [MONITOR] start asserted
[33963000 ns] [MONITOR] start asserted
[33968000 ns] [MONITOR] start asserted
[33973000 ns] [MONITOR] start asserted
[33978000 ns] [MONITOR] start asserted
[33983000 ns] [MONITOR] start asserted
[33988000 ns] [MONITOR] start asserted
[33993000 ns] [MONITOR] start asserted
[33998000 ns] [MONITOR] start asserted
[34003000 ns] [MONITOR] start asserted
[34008000 ns] [MONITOR] start asserted
[34013000 ns] [MONITOR] start asserted
[34018000 ns] [MONITOR] start asserted
[34023000 ns] [MONITOR] start asserted
[34028000 ns] [MONITOR] start asserted
[34033000 ns] [MONITOR] start asserted
[34038000 ns] [MONITOR] start asserted
[34043000 ns] [MONITOR] start asserted
[34048000 ns] [MONITOR] start asserted
[34053000 ns] [MONITOR] start asserted
[34058000 ns] [MONITOR] start asserted
[34063000 ns] [MONITOR] start asserted
[34068000 ns] [MONITOR] start asserted
[34073000 ns] [MONITOR] start asserted
[34078000 ns] [MONITOR] start asserted
[34083000 ns] [MONITOR] start asserted
[34088000 ns] [MONITOR] start asserted
[34093000 ns] [MONITOR] start asserted
[34098000 ns] [MONITOR] start asserted
[34103000 ns] [MONITOR] start asserted
[34108000 ns] [MONITOR] start asserted
[34113000 ns] [MONITOR] start asserted
[34118000 ns] [MONITOR] start asserted
[34123000 ns] [MONITOR] start asserted
[34128000 ns] [MONITOR] start asserted
[34133000 ns] [MONITOR] start asserted
[34138000 ns] [MONITOR] start asserted
[34143000 ns] [MONITOR] start asserted
[34148000 ns] [MONITOR] start asserted
[34153000 ns] [MONITOR] start asserted
[34158000 ns] [MONITOR] start asserted
[34163000 ns] [MONITOR] start asserted
[34168000 ns] [MONITOR] start asserted
[34173000 ns] [MONITOR] start asserted
[34178000 ns] [MONITOR] start asserted
[34183000 ns] [MONITOR] start asserted
[34188000 ns] [MONITOR] start asserted
[34193000 ns] [MONITOR] start asserted
[34198000 ns] [MONITOR] start asserted
[34203000 ns] [MONITOR] start asserted
[34208000 ns] [MONITOR] start asserted
[34213000 ns] [MONITOR] start asserted
[34218000 ns] [MONITOR] start asserted
[34223000 ns] [MONITOR] start asserted
[34228000 ns] [MONITOR] start asserted
[34233000 ns] [MONITOR] start asserted
[34238000 ns] [MONITOR] start asserted
[34243000 ns] [MONITOR] start asserted
[34248000 ns] [MONITOR] start asserted
[34253000 ns] [MONITOR] start asserted
[34258000 ns] [MONITOR] start asserted
[34263000 ns] [MONITOR] start asserted
[34268000 ns] [MONITOR] start asserted
[34273000 ns] [MONITOR] start asserted
[34278000 ns] [MONITOR] start asserted
[34283000 ns] [MONITOR] start asserted
[34288000 ns] [MONITOR] start asserted
[34293000 ns] [MONITOR] start asserted
[34298000 ns] [MONITOR] start asserted
[34303000 ns] [MONITOR] start asserted
[34308000 ns] [MONITOR] start asserted
[34313000 ns] [MONITOR] start asserted
[34318000 ns] [MONITOR] start asserted
[34323000 ns] [MONITOR] start asserted
[34328000 ns] [MONITOR] start asserted
[34333000 ns] [MONITOR] start asserted
[34338000 ns] [MONITOR] start asserted
[34343000 ns] [MONITOR] start asserted
[34348000 ns] [MONITOR] start asserted
[34353000 ns] [MONITOR] start asserted
[34358000 ns] [MONITOR] start asserted
[34363000 ns] [MONITOR] start asserted
[34368000 ns] [MONITOR] start asserted
[34373000 ns] [MONITOR] start asserted
[34378000 ns] [MONITOR] start asserted
[34383000 ns] [MONITOR] start asserted
[34388000 ns] [MONITOR] start asserted
[34393000 ns] [MONITOR] start asserted
[34398000 ns] [MONITOR] start asserted
[34403000 ns] [MONITOR] start asserted
[34408000 ns] [MONITOR] start asserted
[34413000 ns] [MONITOR] start asserted
[34418000 ns] [MONITOR] start asserted
[34423000 ns] [MONITOR] start asserted
[34428000 ns] [MONITOR] start asserted
[34433000 ns] [MONITOR] start asserted
[34438000 ns] [MONITOR] start asserted
[34443000 ns] [MONITOR] start asserted
[34448000 ns] [MONITOR] start asserted
[34453000 ns] [MONITOR] start asserted
[34458000 ns] [MONITOR] start asserted
[34463000 ns] [MONITOR] start asserted
[34468000 ns] [MONITOR] start asserted
[34473000 ns] [MONITOR] start asserted
[34478000 ns] [MONITOR] start asserted
[34483000 ns] [MONITOR] start asserted
[34488000 ns] [MONITOR] start asserted
[34493000 ns] [MONITOR] start asserted
[34498000 ns] [MONITOR] start asserted
[34503000 ns] [MONITOR] start asserted
[34508000 ns] [MONITOR] start asserted
[34513000 ns] [MONITOR] start asserted
[34518000 ns] [MONITOR] start asserted
[34523000 ns] [MONITOR] start asserted
[34528000 ns] [MONITOR] start asserted
[34533000 ns] [MONITOR] start asserted
[34538000 ns] [MONITOR] start asserted
[34543000 ns] [MONITOR] start asserted
[34548000 ns] [MONITOR] start asserted
[34553000 ns] [MONITOR] start asserted
[34558000 ns] [MONITOR] start asserted
[34563000 ns] [MONITOR] start asserted
[34568000 ns] [MONITOR] start asserted
[34573000 ns] [MONITOR] start asserted
[34578000 ns] [MONITOR] start asserted
[34583000 ns] [MONITOR] start asserted
[34588000 ns] [MONITOR] start asserted
[34593000 ns] [MONITOR] start asserted
[34598000 ns] [MONITOR] start asserted
[34603000 ns] [MONITOR] start asserted
[34608000 ns] [MONITOR] start asserted
[34613000 ns] [MONITOR] start asserted
[34618000 ns] [MONITOR] start asserted
[34623000 ns] [MONITOR] start asserted
[34628000 ns] [MONITOR] start asserted
[34633000 ns] [MONITOR] start asserted
[34638000 ns] [MONITOR] start asserted
[34643000 ns] [MONITOR] start asserted
[34648000 ns] [MONITOR] start asserted
[34653000 ns] [MONITOR] start asserted
[34658000 ns] [MONITOR] start asserted
[34663000 ns] [MONITOR] start asserted
[34668000 ns] [MONITOR] start asserted
[34673000 ns] [MONITOR] start asserted
[34678000 ns] [MONITOR] start asserted
[34683000 ns] [MONITOR] start asserted
[34688000 ns] [MONITOR] start asserted
[34693000 ns] [MONITOR] start asserted
[34698000 ns] [MONITOR] start asserted
[34703000 ns] [MONITOR] start asserted
[34708000 ns] [MONITOR] start asserted
[34713000 ns] [MONITOR] start asserted
[34718000 ns] [MONITOR] start asserted
[34723000 ns] [MONITOR] start asserted
[34728000 ns] [MONITOR] start asserted
[34733000 ns] [MONITOR] start asserted
[34738000 ns] [MONITOR] start asserted
[34743000 ns] [MONITOR] start asserted
[34748000 ns] [MONITOR] start asserted
[34753000 ns] Still waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[34753000 ns] [MONITOR] start asserted
[34758000 ns] [MONITOR] start asserted
[34763000 ns] [MONITOR] start asserted
[34768000 ns] [MONITOR] start asserted
[34773000 ns] [MONITOR] start asserted
[34778000 ns] [MONITOR] start asserted
[34783000 ns] [MONITOR] start asserted
[34788000 ns] [MONITOR] start asserted
[34793000 ns] [MONITOR] start asserted
[34798000 ns] [MONITOR] start asserted
[34803000 ns] [MONITOR] start asserted
[34808000 ns] [MONITOR] start asserted
[34813000 ns] [MONITOR] start asserted
[34818000 ns] [MONITOR] start asserted
[34823000 ns] [MONITOR] start asserted
[34828000 ns] [MONITOR] start asserted
[34833000 ns] [MONITOR] start asserted
[34838000 ns] [MONITOR] start asserted
[34843000 ns] [MONITOR] start asserted
[34848000 ns] [MONITOR] start asserted
[34853000 ns] [MONITOR] start asserted
[34858000 ns] [MONITOR] start asserted
[34863000 ns] [MONITOR] start asserted
[34868000 ns] [MONITOR] start asserted
[34873000 ns] [MONITOR] start asserted
[34878000 ns] [MONITOR] start asserted
[34883000 ns] [MONITOR] start asserted
[34888000 ns] [MONITOR] start asserted
[34893000 ns] [MONITOR] start asserted
[34898000 ns] [MONITOR] start asserted
[34903000 ns] [MONITOR] start asserted
[34908000 ns] [MONITOR] start asserted
[34913000 ns] [MONITOR] start asserted
[34918000 ns] [MONITOR] start asserted
[34923000 ns] [MONITOR] start asserted
[34928000 ns] [MONITOR] start asserted
[34933000 ns] [MONITOR] start asserted
[34938000 ns] [MONITOR] start asserted
[34943000 ns] [MONITOR] start asserted
[34948000 ns] [MONITOR] start asserted
[34953000 ns] [MONITOR] start asserted
[34958000 ns] [MONITOR] start asserted
[34963000 ns] [MONITOR] start asserted
[34968000 ns] [MONITOR] start asserted
[34973000 ns] [MONITOR] start asserted
[34978000 ns] [MONITOR] start asserted
[34983000 ns] [MONITOR] start asserted
[34988000 ns] [MONITOR] start asserted
[34993000 ns] [MONITOR] start asserted
[34998000 ns] [MONITOR] start asserted
[35003000 ns] [MONITOR] start asserted
[35008000 ns] [MONITOR] start asserted
[35013000 ns] [MONITOR] start asserted
[35018000 ns] [MONITOR] start asserted
[35023000 ns] [MONITOR] start asserted
[35028000 ns] [MONITOR] start asserted
[35033000 ns] [MONITOR] start asserted
[35038000 ns] [MONITOR] start asserted
[35043000 ns] [MONITOR] start asserted
[35048000 ns] [MONITOR] start asserted
[35053000 ns] [MONITOR] start asserted
[35058000 ns] [MONITOR] start asserted
[35063000 ns] [MONITOR] start asserted
[35068000 ns] [MONITOR] start asserted
[35073000 ns] [MONITOR] start asserted
[35078000 ns] [MONITOR] start asserted
[35083000 ns] [MONITOR] start asserted
[35088000 ns] [MONITOR] start asserted
[35093000 ns] [MONITOR] start asserted
[35098000 ns] [MONITOR] start asserted
[35103000 ns] [MONITOR] start asserted
[35108000 ns] [MONITOR] start asserted
[35113000 ns] [MONITOR] start asserted
[35118000 ns] [MONITOR] start asserted
[35123000 ns] [MONITOR] start asserted
[35128000 ns] [MONITOR] start asserted
[35133000 ns] [MONITOR] start asserted
[35138000 ns] [MONITOR] start asserted
[35143000 ns] [MONITOR] start asserted
[35148000 ns] [MONITOR] start asserted
[35153000 ns] [MONITOR] start asserted
[35158000 ns] [MONITOR] start asserted
[35163000 ns] [MONITOR] start asserted
[35168000 ns] [MONITOR] start asserted
[35173000 ns] [MONITOR] start asserted
[35178000 ns] [MONITOR] start asserted
[35183000 ns] [MONITOR] start asserted
[35188000 ns] [MONITOR] start asserted
[35193000 ns] [MONITOR] start asserted
[35198000 ns] [MONITOR] start asserted
[35203000 ns] [MONITOR] start asserted
[35208000 ns] [MONITOR] start asserted
[35213000 ns] [MONITOR] start asserted
[35218000 ns] [MONITOR] start asserted
[35223000 ns] [MONITOR] start asserted
[35228000 ns] [MONITOR] start asserted
[35233000 ns] [MONITOR] start asserted
[35238000 ns] [MONITOR] start asserted
[35243000 ns] [MONITOR] start asserted
[35248000 ns] [MONITOR] start asserted
[35253000 ns] [MONITOR] start asserted
[35258000 ns] [MONITOR] start asserted
[35263000 ns] [MONITOR] start asserted
[35268000 ns] [MONITOR] start asserted
[35273000 ns] [MONITOR] start asserted
[35278000 ns] [MONITOR] start asserted
[35283000 ns] [MONITOR] start asserted
[35288000 ns] [MONITOR] start asserted
[35293000 ns] [MONITOR] start asserted
[35298000 ns] [MONITOR] start asserted
[35303000 ns] [MONITOR] start asserted
[35308000 ns] [MONITOR] start asserted
[35313000 ns] [MONITOR] start asserted
[35318000 ns] [MONITOR] start asserted
[35323000 ns] [MONITOR] start asserted
[35328000 ns] [MONITOR] start asserted
[35333000 ns] [MONITOR] start asserted
[35338000 ns] [MONITOR] start asserted
[35343000 ns] [MONITOR] start asserted
[35348000 ns] [MONITOR] start asserted
[35353000 ns] [MONITOR] start asserted
[35358000 ns] [MONITOR] start asserted
[35363000 ns] [MONITOR] start asserted
[35368000 ns] [MONITOR] start asserted
[35373000 ns] [MONITOR] start asserted
[35378000 ns] [MONITOR] start asserted
[35383000 ns] [MONITOR] start asserted
[35388000 ns] [MONITOR] start asserted
[35393000 ns] [MONITOR] start asserted
[35398000 ns] [MONITOR] start asserted
[35403000 ns] [MONITOR] start asserted
[35408000 ns] [MONITOR] start asserted
[35413000 ns] [MONITOR] start asserted
[35418000 ns] [MONITOR] start asserted
[35423000 ns] [MONITOR] start asserted
[35428000 ns] [MONITOR] start asserted
[35433000 ns] [MONITOR] start asserted
[35438000 ns] [MONITOR] start asserted
[35443000 ns] [MONITOR] start asserted
[35448000 ns] [MONITOR] start asserted
[35453000 ns] [MONITOR] start asserted
[35458000 ns] [MONITOR] start asserted
[35463000 ns] [MONITOR] start asserted
[35468000 ns] [MONITOR] start asserted
[35473000 ns] [MONITOR] start asserted
[35478000 ns] [MONITOR] start asserted
[35483000 ns] [MONITOR] start asserted
[35488000 ns] [MONITOR] start asserted
[35493000 ns] [MONITOR] start asserted
[35498000 ns] [MONITOR] start asserted
[35503000 ns] [MONITOR] start asserted
[35508000 ns] [MONITOR] start asserted
[35513000 ns] [MONITOR] start asserted
[35518000 ns] [MONITOR] start asserted
[35523000 ns] [MONITOR] start asserted
[35528000 ns] [MONITOR] start asserted
[35533000 ns] [MONITOR] start asserted
[35538000 ns] [MONITOR] start asserted
[35543000 ns] [MONITOR] start asserted
[35548000 ns] [MONITOR] start asserted
[35553000 ns] [MONITOR] start asserted
[35558000 ns] [MONITOR] start asserted
[35563000 ns] [MONITOR] start asserted
[35568000 ns] [MONITOR] start asserted
[35573000 ns] [MONITOR] start asserted
[35578000 ns] [MONITOR] start asserted
[35583000 ns] [MONITOR] start asserted
[35588000 ns] [MONITOR] start asserted
[35593000 ns] [MONITOR] start asserted
[35598000 ns] [MONITOR] start asserted
[35603000 ns] [MONITOR] start asserted
[35608000 ns] [MONITOR] start asserted
[35613000 ns] [MONITOR] start asserted
[35618000 ns] [MONITOR] start asserted
[35623000 ns] [MONITOR] start asserted
[35628000 ns] [MONITOR] start asserted
[35633000 ns] [MONITOR] start asserted
[35638000 ns] [MONITOR] start asserted
[35643000 ns] [MONITOR] start asserted
[35648000 ns] [MONITOR] start asserted
[35653000 ns] [MONITOR] start asserted
[35658000 ns] [MONITOR] start asserted
[35663000 ns] [MONITOR] start asserted
[35668000 ns] [MONITOR] start asserted
[35673000 ns] [MONITOR] start asserted
[35678000 ns] [MONITOR] start asserted
[35683000 ns] [MONITOR] start asserted
[35688000 ns] [MONITOR] start asserted
[35693000 ns] [MONITOR] start asserted
[35698000 ns] [MONITOR] start asserted
[35703000 ns] [MONITOR] start asserted
[35708000 ns] [MONITOR] start asserted
[35713000 ns] [MONITOR] start asserted
[35718000 ns] [MONITOR] start asserted
[35723000 ns] [MONITOR] start asserted
[35728000 ns] [MONITOR] start asserted
[35733000 ns] [MONITOR] start asserted
[35738000 ns] [MONITOR] start asserted
[35743000 ns] [MONITOR] start asserted
[35748000 ns] [MONITOR] start asserted
[35753000 ns] Still waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[35753000 ns] [MONITOR] start asserted
[35758000 ns] [MONITOR] start asserted
[35763000 ns] [MONITOR] start asserted
[35768000 ns] [MONITOR] start asserted
[35773000 ns] [MONITOR] start asserted
[35778000 ns] [MONITOR] start asserted
[35783000 ns] [MONITOR] start asserted
[35788000 ns] [MONITOR] start asserted
[35793000 ns] [MONITOR] start asserted
[35798000 ns] [MONITOR] start asserted
[35803000 ns] [MONITOR] start asserted
[35808000 ns] [MONITOR] start asserted
[35813000 ns] [MONITOR] start asserted
[35818000 ns] [MONITOR] start asserted
[35823000 ns] [MONITOR] start asserted
[35828000 ns] [MONITOR] start asserted
[35833000 ns] [MONITOR] start asserted
[35838000 ns] [MONITOR] start asserted
[35843000 ns] [MONITOR] start asserted
[35848000 ns] [MONITOR] start asserted
[35853000 ns] [MONITOR] start asserted
[35858000 ns] [MONITOR] start asserted
[35863000 ns] [MONITOR] start asserted
[35868000 ns] [MONITOR] start asserted
[35873000 ns] [MONITOR] start asserted
[35878000 ns] [MONITOR] start asserted
[35883000 ns] [MONITOR] start asserted
[35888000 ns] [MONITOR] start asserted
[35893000 ns] [MONITOR] start asserted
[35898000 ns] [MONITOR] start asserted
[35903000 ns] [MONITOR] start asserted
[35908000 ns] [MONITOR] start asserted
[35913000 ns] [MONITOR] start asserted
[35918000 ns] [MONITOR] start asserted
[35923000 ns] [MONITOR] start asserted
[35928000 ns] [MONITOR] start asserted
[35933000 ns] [MONITOR] start asserted
[35938000 ns] [MONITOR] start asserted
[35943000 ns] [MONITOR] start asserted
[35948000 ns] [MONITOR] start asserted
[35953000 ns] [MONITOR] start asserted
[35958000 ns] [MONITOR] start asserted
[35963000 ns] [MONITOR] start asserted
[35968000 ns] [MONITOR] start asserted
[35973000 ns] [MONITOR] start asserted
[35978000 ns] [MONITOR] start asserted
[35983000 ns] [MONITOR] start asserted
[35988000 ns] [MONITOR] start asserted
[35993000 ns] [MONITOR] start asserted
[35998000 ns] [MONITOR] start asserted
[36003000 ns] [MONITOR] start asserted
[36008000 ns] [MONITOR] start asserted
[36013000 ns] [MONITOR] start asserted
[36018000 ns] [MONITOR] start asserted
[36023000 ns] [MONITOR] start asserted
[36028000 ns] [MONITOR] start asserted
[36033000 ns] [MONITOR] start asserted
[36038000 ns] [MONITOR] start asserted
[36043000 ns] [MONITOR] start asserted
[36048000 ns] [MONITOR] start asserted
[36053000 ns] [MONITOR] start asserted
[36058000 ns] [MONITOR] start asserted
[36063000 ns] [MONITOR] start asserted
[36068000 ns] [MONITOR] start asserted
[36073000 ns] [MONITOR] start asserted
[36078000 ns] [MONITOR] start asserted
[36083000 ns] [MONITOR] start asserted
[36088000 ns] [MONITOR] start asserted
[36093000 ns] [MONITOR] start asserted
[36098000 ns] [MONITOR] start asserted
[36103000 ns] [MONITOR] start asserted
[36108000 ns] [MONITOR] start asserted
[36113000 ns] [MONITOR] start asserted
[36118000 ns] [MONITOR] start asserted
[36123000 ns] [MONITOR] start asserted
[36128000 ns] [MONITOR] start asserted
[36133000 ns] [MONITOR] start asserted
[36138000 ns] [MONITOR] start asserted
[36143000 ns] [MONITOR] start asserted
[36148000 ns] [MONITOR] start asserted
[36153000 ns] [MONITOR] start asserted
[36158000 ns] [MONITOR] start asserted
[36163000 ns] [MONITOR] start asserted
[36168000 ns] [MONITOR] start asserted
[36173000 ns] [MONITOR] start asserted
[36178000 ns] [MONITOR] start asserted
[36183000 ns] [MONITOR] start asserted
[36188000 ns] [MONITOR] start asserted
[36193000 ns] [MONITOR] start asserted
[36198000 ns] [MONITOR] start asserted
[36203000 ns] [MONITOR] start asserted
[36208000 ns] [MONITOR] start asserted
[36213000 ns] [MONITOR] start asserted
[36218000 ns] [MONITOR] start asserted
[36223000 ns] [MONITOR] start asserted
[36228000 ns] [MONITOR] start asserted
[36233000 ns] [MONITOR] start asserted
[36238000 ns] [MONITOR] start asserted
[36243000 ns] [MONITOR] start asserted
[36248000 ns] [MONITOR] start asserted
[36253000 ns] [MONITOR] start asserted
[36258000 ns] [MONITOR] start asserted
[36263000 ns] [MONITOR] start asserted
[36268000 ns] [MONITOR] start asserted
[36273000 ns] [MONITOR] start asserted
[36278000 ns] [MONITOR] start asserted
[36283000 ns] [MONITOR] start asserted
[36288000 ns] [MONITOR] start asserted
[36293000 ns] [MONITOR] start asserted
[36298000 ns] [MONITOR] start asserted
[36303000 ns] [MONITOR] start asserted
[36308000 ns] [MONITOR] start asserted
[36313000 ns] [MONITOR] start asserted
[36318000 ns] [MONITOR] start asserted
[36323000 ns] [MONITOR] start asserted
[36328000 ns] [MONITOR] start asserted
[36333000 ns] [MONITOR] start asserted
[36338000 ns] [MONITOR] start asserted
[36343000 ns] [MONITOR] start asserted
[36348000 ns] [MONITOR] start asserted
[36353000 ns] [MONITOR] start asserted
[36358000 ns] [MONITOR] start asserted
[36363000 ns] [MONITOR] start asserted
[36368000 ns] [MONITOR] start asserted
[36373000 ns] [MONITOR] start asserted
[36378000 ns] [MONITOR] start asserted
[36383000 ns] [MONITOR] start asserted
[36388000 ns] [MONITOR] start asserted
[36393000 ns] [MONITOR] start asserted
[36398000 ns] [MONITOR] start asserted
[36403000 ns] [MONITOR] start asserted
[36408000 ns] [MONITOR] start asserted
[36413000 ns] [MONITOR] start asserted
[36418000 ns] [MONITOR] start asserted
[36423000 ns] [MONITOR] start asserted
[36428000 ns] [MONITOR] start asserted
[36433000 ns] [MONITOR] start asserted
[36438000 ns] [MONITOR] start asserted
[36443000 ns] [MONITOR] start asserted
[36448000 ns] [MONITOR] start asserted
[36453000 ns] [MONITOR] start asserted
[36458000 ns] [MONITOR] start asserted
[36463000 ns] [MONITOR] start asserted
[36468000 ns] [MONITOR] start asserted
[36473000 ns] [MONITOR] start asserted
[36478000 ns] [MONITOR] start asserted
[36483000 ns] [MONITOR] start asserted
[36488000 ns] [MONITOR] start asserted
[36493000 ns] [MONITOR] start asserted
[36498000 ns] [MONITOR] start asserted
[36503000 ns] [MONITOR] start asserted
[36508000 ns] [MONITOR] start asserted
[36513000 ns] [MONITOR] start asserted
[36518000 ns] [MONITOR] start asserted
[36523000 ns] [MONITOR] start asserted
[36528000 ns] [MONITOR] start asserted
[36533000 ns] [MONITOR] start asserted
[36538000 ns] [MONITOR] start asserted
[36543000 ns] [MONITOR] start asserted
[36548000 ns] [MONITOR] start asserted
[36553000 ns] [MONITOR] start asserted
[36558000 ns] [MONITOR] start asserted
[36563000 ns] [MONITOR] start asserted
[36568000 ns] [MONITOR] start asserted
[36573000 ns] [MONITOR] start asserted
[36578000 ns] [MONITOR] start asserted
[36583000 ns] [MONITOR] start asserted
[36588000 ns] [MONITOR] start asserted
[36593000 ns] [MONITOR] start asserted
[36598000 ns] [MONITOR] start asserted
[36603000 ns] [MONITOR] start asserted
[36608000 ns] [MONITOR] start asserted
[36613000 ns] [MONITOR] start asserted
[36618000 ns] [MONITOR] start asserted
[36623000 ns] [MONITOR] start asserted
[36628000 ns] [MONITOR] start asserted
[36633000 ns] [MONITOR] start asserted
[36638000 ns] [MONITOR] start asserted
[36643000 ns] [MONITOR] start asserted
[36648000 ns] [MONITOR] start asserted
[36653000 ns] [MONITOR] start asserted
[36658000 ns] [MONITOR] start asserted
[36663000 ns] [MONITOR] start asserted
[36668000 ns] [MONITOR] start asserted
[36673000 ns] [MONITOR] start asserted
[36678000 ns] [MONITOR] start asserted
[36683000 ns] [MONITOR] start asserted
[36688000 ns] [MONITOR] start asserted
[36693000 ns] [MONITOR] start asserted
[36698000 ns] [MONITOR] start asserted
[36703000 ns] [MONITOR] start asserted
[36708000 ns] [MONITOR] start asserted
[36713000 ns] [MONITOR] start asserted
[36718000 ns] [MONITOR] start asserted
[36723000 ns] [MONITOR] start asserted
[36728000 ns] [MONITOR] start asserted
[36733000 ns] [MONITOR] start asserted
[36738000 ns] [MONITOR] start asserted
[36743000 ns] [MONITOR] start asserted
[36748000 ns] [MONITOR] start asserted
[36753000 ns] Still waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[36753000 ns] [MONITOR] start asserted
[36758000 ns] [MONITOR] start asserted
[36763000 ns] [MONITOR] start asserted
[36768000 ns] [MONITOR] start asserted
[36773000 ns] [MONITOR] start asserted
[36778000 ns] [MONITOR] start asserted
[36783000 ns] [MONITOR] start asserted
[36788000 ns] [MONITOR] start asserted
[36793000 ns] [MONITOR] start asserted
[36798000 ns] [MONITOR] start asserted
[36803000 ns] [MONITOR] start asserted
[36808000 ns] [MONITOR] start asserted
[36813000 ns] [MONITOR] start asserted
[36818000 ns] [MONITOR] start asserted
[36823000 ns] [MONITOR] start asserted
[36828000 ns] [MONITOR] start asserted
[36833000 ns] [MONITOR] start asserted
[36838000 ns] [MONITOR] start asserted
[36843000 ns] [MONITOR] start asserted
[36848000 ns] [MONITOR] start asserted
[36853000 ns] [MONITOR] start asserted
[36858000 ns] [MONITOR] start asserted
[36863000 ns] [MONITOR] start asserted
[36868000 ns] [MONITOR] start asserted
[36873000 ns] [MONITOR] start asserted
[36878000 ns] [MONITOR] start asserted
[36883000 ns] [MONITOR] start asserted
[36888000 ns] [MONITOR] start asserted
[36893000 ns] [MONITOR] start asserted
[36898000 ns] [MONITOR] start asserted
[36903000 ns] [MONITOR] start asserted
[36908000 ns] [MONITOR] start asserted
[36913000 ns] [MONITOR] start asserted
[36918000 ns] [MONITOR] start asserted
[36923000 ns] [MONITOR] start asserted
[36928000 ns] [MONITOR] start asserted
[36933000 ns] [MONITOR] start asserted
[36938000 ns] [MONITOR] start asserted
[36943000 ns] [MONITOR] start asserted
[36948000 ns] [MONITOR] start asserted
[36953000 ns] [MONITOR] start asserted
[36958000 ns] [MONITOR] start asserted
[36963000 ns] [MONITOR] start asserted
[36968000 ns] [MONITOR] start asserted
[36973000 ns] [MONITOR] start asserted
[36978000 ns] [MONITOR] start asserted
[36983000 ns] [MONITOR] start asserted
[36988000 ns] [MONITOR] start asserted
[36993000 ns] [MONITOR] start asserted
[36998000 ns] [MONITOR] start asserted
[37003000 ns] [MONITOR] start asserted
[37008000 ns] [MONITOR] start asserted
[37013000 ns] [MONITOR] start asserted
[37018000 ns] [MONITOR] start asserted
[37023000 ns] [MONITOR] start asserted
[37028000 ns] [MONITOR] start asserted
[37033000 ns] [MONITOR] start asserted
[37038000 ns] [MONITOR] start asserted
[37043000 ns] [MONITOR] start asserted
[37048000 ns] [MONITOR] start asserted
[37053000 ns] [MONITOR] start asserted
[37058000 ns] [MONITOR] start asserted
[37063000 ns] [MONITOR] start asserted
[37068000 ns] [MONITOR] start asserted
[37073000 ns] [MONITOR] start asserted
[37078000 ns] [MONITOR] start asserted
[37083000 ns] [MONITOR] start asserted
[37088000 ns] [MONITOR] start asserted
[37093000 ns] [MONITOR] start asserted
[37098000 ns] [MONITOR] start asserted
[37103000 ns] [MONITOR] start asserted
[37108000 ns] [MONITOR] start asserted
[37113000 ns] [MONITOR] start asserted
[37118000 ns] [MONITOR] start asserted
[37123000 ns] [MONITOR] start asserted
[37128000 ns] [MONITOR] start asserted
[37133000 ns] [MONITOR] start asserted
[37138000 ns] [MONITOR] start asserted
[37143000 ns] [MONITOR] start asserted
[37148000 ns] [MONITOR] start asserted
[37153000 ns] [MONITOR] start asserted
[37158000 ns] [MONITOR] start asserted
[37163000 ns] [MONITOR] start asserted
[37168000 ns] [MONITOR] start asserted
[37173000 ns] [MONITOR] start asserted
[37178000 ns] [MONITOR] start asserted
[37183000 ns] [MONITOR] start asserted
[37188000 ns] [MONITOR] start asserted
[37193000 ns] [MONITOR] start asserted
[37198000 ns] [MONITOR] start asserted
[37203000 ns] [MONITOR] start asserted
[37208000 ns] [MONITOR] start asserted
[37213000 ns] [MONITOR] start asserted
[37218000 ns] [MONITOR] start asserted
[37223000 ns] [MONITOR] start asserted
[37228000 ns] [MONITOR] start asserted
[37233000 ns] [MONITOR] start asserted
[37238000 ns] [MONITOR] start asserted
[37243000 ns] [MONITOR] start asserted
[37248000 ns] [MONITOR] start asserted
[37253000 ns] [MONITOR] start asserted
[37258000 ns] [MONITOR] start asserted
[37263000 ns] [MONITOR] start asserted
[37268000 ns] [MONITOR] start asserted
[37273000 ns] [MONITOR] start asserted
[37278000 ns] [MONITOR] start asserted
[37283000 ns] [MONITOR] start asserted
[37288000 ns] [MONITOR] start asserted
[37293000 ns] [MONITOR] start asserted
[37298000 ns] [MONITOR] start asserted
[37303000 ns] [MONITOR] start asserted
[37308000 ns] [MONITOR] start asserted
[37313000 ns] [MONITOR] start asserted
[37318000 ns] [MONITOR] start asserted
[37323000 ns] [MONITOR] start asserted
[37328000 ns] [MONITOR] start asserted
[37333000 ns] [MONITOR] start asserted
[37338000 ns] [MONITOR] start asserted
[37343000 ns] [MONITOR] start asserted
[37348000 ns] [MONITOR] start asserted
[37353000 ns] [MONITOR] start asserted
[37358000 ns] [MONITOR] start asserted
[37363000 ns] [MONITOR] start asserted
[37368000 ns] [MONITOR] start asserted
[37373000 ns] [MONITOR] start asserted
[37378000 ns] [MONITOR] start asserted
[37383000 ns] [MONITOR] start asserted
[37388000 ns] [MONITOR] start asserted
[37393000 ns] [MONITOR] start asserted
[37398000 ns] [MONITOR] start asserted
[37403000 ns] [MONITOR] start asserted
[37408000 ns] [MONITOR] start asserted
[37413000 ns] [MONITOR] start asserted
[37418000 ns] [MONITOR] start asserted
[37423000 ns] [MONITOR] start asserted
[37428000 ns] [MONITOR] start asserted
[37433000 ns] [MONITOR] start asserted
[37438000 ns] [MONITOR] start asserted
[37443000 ns] [MONITOR] start asserted
[37448000 ns] [MONITOR] start asserted
[37453000 ns] [MONITOR] start asserted
[37458000 ns] [MONITOR] start asserted
[37463000 ns] [MONITOR] start asserted
[37468000 ns] [MONITOR] start asserted
[37473000 ns] [MONITOR] start asserted
[37478000 ns] [MONITOR] start asserted
[37483000 ns] [MONITOR] start asserted
[37488000 ns] [MONITOR] start asserted
[37493000 ns] [MONITOR] start asserted
[37498000 ns] [MONITOR] start asserted
[37503000 ns] [MONITOR] start asserted
[37508000 ns] [MONITOR] start asserted
[37513000 ns] [MONITOR] start asserted
[37518000 ns] [MONITOR] start asserted
[37523000 ns] [MONITOR] start asserted
[37528000 ns] [MONITOR] start asserted
[37533000 ns] [MONITOR] start asserted
[37538000 ns] [MONITOR] start asserted
[37543000 ns] [MONITOR] start asserted
[37548000 ns] [MONITOR] start asserted
[37553000 ns] [MONITOR] start asserted
[37558000 ns] [MONITOR] start asserted
[37563000 ns] [MONITOR] start asserted
[37568000 ns] [MONITOR] start asserted
[37573000 ns] [MONITOR] start asserted
[37578000 ns] [MONITOR] start asserted
[37583000 ns] [MONITOR] start asserted
[37588000 ns] [MONITOR] start asserted
[37593000 ns] [MONITOR] start asserted
[37598000 ns] [MONITOR] start asserted
[37603000 ns] [MONITOR] start asserted
[37608000 ns] [MONITOR] start asserted
[37613000 ns] [MONITOR] start asserted
[37618000 ns] [MONITOR] start asserted
[37623000 ns] [MONITOR] start asserted
[37628000 ns] [MONITOR] start asserted
[37633000 ns] [MONITOR] start asserted
[37638000 ns] [MONITOR] start asserted
[37643000 ns] [MONITOR] start asserted
[37648000 ns] [MONITOR] start asserted
[37653000 ns] [MONITOR] start asserted
[37658000 ns] [MONITOR] start asserted
[37663000 ns] [MONITOR] start asserted
[37668000 ns] [MONITOR] start asserted
[37673000 ns] [MONITOR] start asserted
[37678000 ns] [MONITOR] start asserted
[37683000 ns] [MONITOR] start asserted
[37688000 ns] [MONITOR] start asserted
[37693000 ns] [MONITOR] start asserted
[37698000 ns] [MONITOR] start asserted
[37703000 ns] [MONITOR] start asserted
[37708000 ns] [MONITOR] start asserted
[37713000 ns] [MONITOR] start asserted
[37718000 ns] [MONITOR] start asserted
[37723000 ns] [MONITOR] start asserted
[37728000 ns] [MONITOR] start asserted
[37733000 ns] [MONITOR] start asserted
[37738000 ns] [MONITOR] start asserted
[37743000 ns] [MONITOR] start asserted
[37748000 ns] [MONITOR] start asserted
[37753000 ns] Still waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[37753000 ns] [MONITOR] start asserted
[37758000 ns] [MONITOR] start asserted
[37763000 ns] [MONITOR] start asserted
[37768000 ns] [MONITOR] start asserted
[37773000 ns] [MONITOR] start asserted
[37778000 ns] [MONITOR] start asserted
[37783000 ns] [MONITOR] start asserted
[37788000 ns] [MONITOR] start asserted
[37793000 ns] [MONITOR] start asserted
[37798000 ns] [MONITOR] start asserted
[37803000 ns] [MONITOR] start asserted
[37808000 ns] [MONITOR] start asserted
[37813000 ns] [MONITOR] start asserted
[37818000 ns] [MONITOR] start asserted
[37823000 ns] [MONITOR] start asserted
[37828000 ns] [MONITOR] start asserted
[37833000 ns] [MONITOR] start asserted
[37838000 ns] [MONITOR] start asserted
[37843000 ns] [MONITOR] start asserted
[37848000 ns] [MONITOR] start asserted
[37853000 ns] [MONITOR] start asserted
[37858000 ns] [MONITOR] start asserted
[37863000 ns] [MONITOR] start asserted
[37868000 ns] [MONITOR] start asserted
[37873000 ns] [MONITOR] start asserted
[37878000 ns] [MONITOR] start asserted
[37883000 ns] [MONITOR] start asserted
[37888000 ns] [MONITOR] start asserted
[37893000 ns] [MONITOR] start asserted
[37898000 ns] [MONITOR] start asserted
[37903000 ns] [MONITOR] start asserted
[37908000 ns] [MONITOR] start asserted
[37913000 ns] [MONITOR] start asserted
[37918000 ns] [MONITOR] start asserted
[37923000 ns] [MONITOR] start asserted
[37928000 ns] [MONITOR] start asserted
[37933000 ns] [MONITOR] start asserted
[37938000 ns] [MONITOR] start asserted
[37943000 ns] [MONITOR] start asserted
[37948000 ns] [MONITOR] start asserted
[37953000 ns] [MONITOR] start asserted
[37958000 ns] [MONITOR] start asserted
[37963000 ns] [MONITOR] start asserted
[37968000 ns] [MONITOR] start asserted
[37973000 ns] [MONITOR] start asserted
[37978000 ns] [MONITOR] start asserted
[37983000 ns] [MONITOR] start asserted
[37988000 ns] [MONITOR] start asserted
[37993000 ns] [MONITOR] start asserted
[37998000 ns] [MONITOR] start asserted
[38003000 ns] [MONITOR] start asserted
[38008000 ns] [MONITOR] start asserted
[38013000 ns] [MONITOR] start asserted
[38018000 ns] [MONITOR] start asserted
[38023000 ns] [MONITOR] start asserted
[38028000 ns] [MONITOR] start asserted
[38033000 ns] [MONITOR] start asserted
[38038000 ns] [MONITOR] start asserted
[38043000 ns] [MONITOR] start asserted
[38048000 ns] [MONITOR] start asserted
[38053000 ns] [MONITOR] start asserted
[38058000 ns] [MONITOR] start asserted
[38063000 ns] [MONITOR] start asserted
[38068000 ns] [MONITOR] start asserted
[38073000 ns] [MONITOR] start asserted
[38078000 ns] [MONITOR] start asserted
[38083000 ns] [MONITOR] start asserted
[38088000 ns] [MONITOR] start asserted
[38093000 ns] [MONITOR] start asserted
[38098000 ns] [MONITOR] start asserted
[38103000 ns] [MONITOR] start asserted
[38108000 ns] [MONITOR] start asserted
[38113000 ns] [MONITOR] start asserted
[38118000 ns] [MONITOR] start asserted
[38123000 ns] [MONITOR] start asserted
[38128000 ns] [MONITOR] start asserted
[38133000 ns] [MONITOR] start asserted
[38138000 ns] [MONITOR] start asserted
[38143000 ns] [MONITOR] start asserted
[38148000 ns] [MONITOR] start asserted
[38153000 ns] [MONITOR] start asserted
[38158000 ns] [MONITOR] start asserted
[38163000 ns] [MONITOR] start asserted
[38168000 ns] [MONITOR] start asserted
[38173000 ns] [MONITOR] start asserted
[38178000 ns] [MONITOR] start asserted
[38183000 ns] [MONITOR] start asserted
[38188000 ns] [MONITOR] start asserted
[38193000 ns] [MONITOR] start asserted
[38198000 ns] [MONITOR] start asserted
[38203000 ns] [MONITOR] start asserted
[38208000 ns] [MONITOR] start asserted
[38213000 ns] [MONITOR] start asserted
[38218000 ns] [MONITOR] start asserted
[38223000 ns] [MONITOR] start asserted
[38228000 ns] [MONITOR] start asserted
[38233000 ns] [MONITOR] start asserted
[38238000 ns] [MONITOR] start asserted
[38243000 ns] [MONITOR] start asserted
[38248000 ns] [MONITOR] start asserted
[38253000 ns] [MONITOR] start asserted
[38258000 ns] [MONITOR] start asserted
[38263000 ns] [MONITOR] start asserted
[38268000 ns] [MONITOR] start asserted
[38273000 ns] [MONITOR] start asserted
[38278000 ns] [MONITOR] start asserted
[38283000 ns] [MONITOR] start asserted
[38288000 ns] [MONITOR] start asserted
[38293000 ns] [MONITOR] start asserted
[38298000 ns] [MONITOR] start asserted
[38303000 ns] [MONITOR] start asserted
[38308000 ns] [MONITOR] start asserted
[38313000 ns] [MONITOR] start asserted
[38318000 ns] [MONITOR] start asserted
[38323000 ns] [MONITOR] start asserted
[38328000 ns] [MONITOR] start asserted
[38333000 ns] [MONITOR] start asserted
[38338000 ns] [MONITOR] start asserted
[38343000 ns] [MONITOR] start asserted
[38348000 ns] [MONITOR] start asserted
[38353000 ns] [MONITOR] start asserted
[38358000 ns] [MONITOR] start asserted
[38363000 ns] [MONITOR] start asserted
[38368000 ns] [MONITOR] start asserted
[38373000 ns] [MONITOR] start asserted
[38378000 ns] [MONITOR] start asserted
[38383000 ns] [MONITOR] start asserted
[38388000 ns] [MONITOR] start asserted
[38393000 ns] [MONITOR] start asserted
[38398000 ns] [MONITOR] start asserted
[38403000 ns] [MONITOR] start asserted
[38408000 ns] [MONITOR] start asserted
[38413000 ns] [MONITOR] start asserted
[38418000 ns] [MONITOR] start asserted
[38423000 ns] [MONITOR] start asserted
[38428000 ns] [MONITOR] start asserted
[38433000 ns] [MONITOR] start asserted
[38438000 ns] [MONITOR] start asserted
[38443000 ns] [MONITOR] start asserted
[38448000 ns] [MONITOR] start asserted
[38453000 ns] [MONITOR] start asserted
[38458000 ns] [MONITOR] start asserted
[38463000 ns] [MONITOR] start asserted
[38468000 ns] [MONITOR] start asserted
[38473000 ns] [MONITOR] start asserted
[38478000 ns] [MONITOR] start asserted
[38483000 ns] [MONITOR] start asserted
[38488000 ns] [MONITOR] start asserted
[38493000 ns] [MONITOR] start asserted
[38498000 ns] [MONITOR] start asserted
[38503000 ns] [MONITOR] start asserted
[38508000 ns] [MONITOR] start asserted
[38513000 ns] [MONITOR] start asserted
[38518000 ns] [MONITOR] start asserted
[38523000 ns] [MONITOR] start asserted
[38528000 ns] [MONITOR] start asserted
[38533000 ns] [MONITOR] start asserted
[38538000 ns] [MONITOR] start asserted
[38543000 ns] [MONITOR] start asserted
[38548000 ns] [MONITOR] start asserted
[38553000 ns] [MONITOR] start asserted
[38558000 ns] [MONITOR] start asserted
[38563000 ns] [MONITOR] start asserted
[38568000 ns] [MONITOR] start asserted
[38573000 ns] [MONITOR] start asserted
[38578000 ns] [MONITOR] start asserted
[38583000 ns] [MONITOR] start asserted
[38588000 ns] [MONITOR] start asserted
[38593000 ns] [MONITOR] start asserted
[38598000 ns] [MONITOR] start asserted
[38603000 ns] [MONITOR] start asserted
[38608000 ns] [MONITOR] start asserted
[38613000 ns] [MONITOR] start asserted
[38618000 ns] [MONITOR] start asserted
[38623000 ns] [MONITOR] start asserted
[38628000 ns] [MONITOR] start asserted
[38633000 ns] [MONITOR] start asserted
[38638000 ns] [MONITOR] start asserted
[38643000 ns] [MONITOR] start asserted
[38648000 ns] [MONITOR] start asserted
[38653000 ns] [MONITOR] start asserted
[38658000 ns] [MONITOR] start asserted
[38663000 ns] [MONITOR] start asserted
[38668000 ns] [MONITOR] start asserted
[38673000 ns] [MONITOR] start asserted
[38678000 ns] [MONITOR] start asserted
[38683000 ns] [MONITOR] start asserted
[38688000 ns] [MONITOR] start asserted
[38693000 ns] [MONITOR] start asserted
[38698000 ns] [MONITOR] start asserted
[38703000 ns] [MONITOR] start asserted
[38708000 ns] [MONITOR] start asserted
[38713000 ns] [MONITOR] start asserted
[38718000 ns] [MONITOR] start asserted
[38723000 ns] [MONITOR] start asserted
[38728000 ns] [MONITOR] start asserted
[38733000 ns] [MONITOR] start asserted
[38738000 ns] [MONITOR] start asserted
[38743000 ns] [MONITOR] start asserted
[38748000 ns] [MONITOR] start asserted
[38753000 ns] Still waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[38753000 ns] [MONITOR] start asserted
[38758000 ns] [MONITOR] start asserted
[38763000 ns] [MONITOR] start asserted
[38768000 ns] [MONITOR] start asserted
[38773000 ns] [MONITOR] start asserted
[38778000 ns] [MONITOR] start asserted
[38783000 ns] [MONITOR] start asserted
[38788000 ns] [MONITOR] start asserted
[38793000 ns] [MONITOR] start asserted
[38798000 ns] [MONITOR] start asserted
[38803000 ns] [MONITOR] start asserted
[38808000 ns] [MONITOR] start asserted
[38813000 ns] [MONITOR] start asserted
[38818000 ns] [MONITOR] start asserted
[38823000 ns] [MONITOR] start asserted
[38828000 ns] [MONITOR] start asserted
[38833000 ns] [MONITOR] start asserted
[38838000 ns] [MONITOR] start asserted
[38843000 ns] [MONITOR] start asserted
[38848000 ns] [MONITOR] start asserted
[38853000 ns] [MONITOR] start asserted
[38858000 ns] [MONITOR] start asserted
[38863000 ns] [MONITOR] start asserted
[38868000 ns] [MONITOR] start asserted
[38873000 ns] [MONITOR] start asserted
[38878000 ns] [MONITOR] start asserted
[38883000 ns] [MONITOR] start asserted
[38888000 ns] [MONITOR] start asserted
[38893000 ns] [MONITOR] start asserted
[38898000 ns] [MONITOR] start asserted
[38903000 ns] [MONITOR] start asserted
[38908000 ns] [MONITOR] start asserted
[38913000 ns] [MONITOR] start asserted
[38918000 ns] [MONITOR] start asserted
[38923000 ns] [MONITOR] start asserted
[38928000 ns] [MONITOR] start asserted
[38933000 ns] [MONITOR] start asserted
[38938000 ns] [MONITOR] start asserted
[38943000 ns] [MONITOR] start asserted
[38948000 ns] [MONITOR] start asserted
[38953000 ns] [MONITOR] start asserted
[38958000 ns] [MONITOR] start asserted
[38963000 ns] [MONITOR] start asserted
[38968000 ns] [MONITOR] start asserted
[38973000 ns] [MONITOR] start asserted
[38978000 ns] [MONITOR] start asserted
[38983000 ns] [MONITOR] start asserted
[38988000 ns] [MONITOR] start asserted
[38993000 ns] [MONITOR] start asserted
[38998000 ns] [MONITOR] start asserted
[39003000 ns] [MONITOR] start asserted
[39008000 ns] [MONITOR] start asserted
[39013000 ns] [MONITOR] start asserted
[39018000 ns] [MONITOR] start asserted
[39023000 ns] [MONITOR] start asserted
[39028000 ns] [MONITOR] start asserted
[39033000 ns] [MONITOR] start asserted
[39038000 ns] [MONITOR] start asserted
[39043000 ns] [MONITOR] start asserted
[39048000 ns] [MONITOR] start asserted
[39053000 ns] [MONITOR] start asserted
[39058000 ns] [MONITOR] start asserted
[39063000 ns] [MONITOR] start asserted
[39068000 ns] [MONITOR] start asserted
[39073000 ns] [MONITOR] start asserted
[39078000 ns] [MONITOR] start asserted
[39083000 ns] [MONITOR] start asserted
[39088000 ns] [MONITOR] start asserted
[39093000 ns] [MONITOR] start asserted
[39098000 ns] [MONITOR] start asserted
[39103000 ns] [MONITOR] start asserted
[39108000 ns] [MONITOR] start asserted
[39113000 ns] [MONITOR] start asserted
[39118000 ns] [MONITOR] start asserted
[39123000 ns] [MONITOR] start asserted
[39128000 ns] [MONITOR] start asserted
[39133000 ns] [MONITOR] start asserted
[39138000 ns] [MONITOR] start asserted
[39143000 ns] [MONITOR] start asserted
[39148000 ns] [MONITOR] start asserted
[39153000 ns] [MONITOR] start asserted
[39158000 ns] [MONITOR] start asserted
[39163000 ns] [MONITOR] start asserted
[39168000 ns] [MONITOR] start asserted
[39173000 ns] [MONITOR] start asserted
[39178000 ns] [MONITOR] start asserted
[39183000 ns] [MONITOR] start asserted
[39188000 ns] [MONITOR] start asserted
[39193000 ns] [MONITOR] start asserted
[39198000 ns] [MONITOR] start asserted
[39203000 ns] [MONITOR] start asserted
[39208000 ns] [MONITOR] start asserted
[39213000 ns] [MONITOR] start asserted
[39218000 ns] [MONITOR] start asserted
[39223000 ns] [MONITOR] start asserted
[39228000 ns] [MONITOR] start asserted
[39233000 ns] [MONITOR] start asserted
[39238000 ns] [MONITOR] start asserted
[39243000 ns] [MONITOR] start asserted
[39248000 ns] [MONITOR] start asserted
[39253000 ns] [MONITOR] start asserted
[39258000 ns] [MONITOR] start asserted
[39263000 ns] [MONITOR] start asserted
[39268000 ns] [MONITOR] start asserted
[39273000 ns] [MONITOR] start asserted
[39278000 ns] [MONITOR] start asserted
[39283000 ns] [MONITOR] start asserted
[39288000 ns] [MONITOR] start asserted
[39293000 ns] [MONITOR] start asserted
[39298000 ns] [MONITOR] start asserted
[39303000 ns] [MONITOR] start asserted
[39308000 ns] [MONITOR] start asserted
[39313000 ns] [MONITOR] start asserted
[39318000 ns] [MONITOR] start asserted
[39323000 ns] [MONITOR] start asserted
[39328000 ns] [MONITOR] start asserted
[39333000 ns] [MONITOR] start asserted
[39338000 ns] [MONITOR] start asserted
[39343000 ns] [MONITOR] start asserted
[39348000 ns] [MONITOR] start asserted
[39353000 ns] [MONITOR] start asserted
[39358000 ns] [MONITOR] start asserted
[39363000 ns] [MONITOR] start asserted
[39368000 ns] [MONITOR] start asserted
[39373000 ns] [MONITOR] start asserted
[39378000 ns] [MONITOR] start asserted
[39383000 ns] [MONITOR] start asserted
[39388000 ns] [MONITOR] start asserted
[39393000 ns] [MONITOR] start asserted
[39398000 ns] [MONITOR] start asserted
[39403000 ns] [MONITOR] start asserted
[39408000 ns] [MONITOR] start asserted
[39413000 ns] [MONITOR] start asserted
[39418000 ns] [MONITOR] start asserted
[39423000 ns] [MONITOR] start asserted
[39428000 ns] [MONITOR] start asserted
[39433000 ns] [MONITOR] start asserted
[39438000 ns] [MONITOR] start asserted
[39443000 ns] [MONITOR] start asserted
[39448000 ns] [MONITOR] start asserted
[39453000 ns] [MONITOR] start asserted
[39458000 ns] [MONITOR] start asserted
[39463000 ns] [MONITOR] start asserted
[39468000 ns] [MONITOR] start asserted
[39473000 ns] [MONITOR] start asserted
[39478000 ns] [MONITOR] start asserted
[39483000 ns] [MONITOR] start asserted
[39488000 ns] [MONITOR] start asserted
[39493000 ns] [MONITOR] start asserted
[39498000 ns] [MONITOR] start asserted
[39503000 ns] [MONITOR] start asserted
[39508000 ns] [MONITOR] start asserted
[39513000 ns] [MONITOR] start asserted
[39518000 ns] [MONITOR] start asserted
[39523000 ns] [MONITOR] start asserted
[39528000 ns] [MONITOR] start asserted
[39533000 ns] [MONITOR] start asserted
[39538000 ns] [MONITOR] start asserted
[39543000 ns] [MONITOR] start asserted
[39548000 ns] [MONITOR] start asserted
[39553000 ns] [MONITOR] start asserted
[39558000 ns] [MONITOR] start asserted
[39563000 ns] [MONITOR] start asserted
[39568000 ns] [MONITOR] start asserted
[39573000 ns] [MONITOR] start asserted
[39578000 ns] [MONITOR] start asserted
[39583000 ns] [MONITOR] start asserted
[39588000 ns] [MONITOR] start asserted
[39593000 ns] [MONITOR] start asserted
[39598000 ns] [MONITOR] start asserted
[39603000 ns] [MONITOR] start asserted
[39608000 ns] [MONITOR] start asserted
[39613000 ns] [MONITOR] start asserted
[39618000 ns] [MONITOR] start asserted
[39623000 ns] [MONITOR] start asserted
[39628000 ns] [MONITOR] start asserted
[39633000 ns] [MONITOR] start asserted
[39638000 ns] [MONITOR] start asserted
[39643000 ns] [MONITOR] start asserted
[39648000 ns] [MONITOR] start asserted
[39653000 ns] [MONITOR] start asserted
[39658000 ns] [MONITOR] start asserted
[39663000 ns] [MONITOR] start asserted
[39668000 ns] [MONITOR] start asserted
[39673000 ns] [MONITOR] start asserted
[39678000 ns] [MONITOR] start asserted
[39683000 ns] [MONITOR] start asserted
[39688000 ns] [MONITOR] start asserted
[39693000 ns] [MONITOR] start asserted
[39698000 ns] [MONITOR] start asserted
[39703000 ns] [MONITOR] start asserted
[39708000 ns] [MONITOR] start asserted
[39713000 ns] [MONITOR] start asserted
[39718000 ns] [MONITOR] start asserted
[39723000 ns] [MONITOR] start asserted
[39728000 ns] [MONITOR] start asserted
[39733000 ns] [MONITOR] start asserted
[39738000 ns] [MONITOR] start asserted
[39743000 ns] [MONITOR] start asserted
[39748000 ns] [MONITOR] start asserted
[39753000 ns] Still waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[39753000 ns] [MONITOR] start asserted
[39758000 ns] [MONITOR] start asserted
[39763000 ns] [MONITOR] start asserted
[39768000 ns] [MONITOR] start asserted
[39773000 ns] [MONITOR] start asserted
[39778000 ns] [MONITOR] start asserted
[39783000 ns] [MONITOR] start asserted
[39788000 ns] [MONITOR] start asserted
[39793000 ns] [MONITOR] start asserted
[39798000 ns] [MONITOR] start asserted
[39803000 ns] [MONITOR] start asserted
[39808000 ns] [MONITOR] start asserted
[39813000 ns] [MONITOR] start asserted
[39818000 ns] [MONITOR] start asserted
[39823000 ns] [MONITOR] start asserted
[39828000 ns] [MONITOR] start asserted
[39833000 ns] [MONITOR] start asserted
[39838000 ns] [MONITOR] start asserted
[39843000 ns] [MONITOR] start asserted
[39848000 ns] [MONITOR] start asserted
[39853000 ns] [MONITOR] start asserted
[39858000 ns] [MONITOR] start asserted
[39863000 ns] [MONITOR] start asserted
[39868000 ns] [MONITOR] start asserted
[39873000 ns] [MONITOR] start asserted
[39878000 ns] [MONITOR] start asserted
[39883000 ns] [MONITOR] start asserted
[39888000 ns] [MONITOR] start asserted
[39893000 ns] [MONITOR] start asserted
[39898000 ns] [MONITOR] start asserted
[39903000 ns] [MONITOR] start asserted
[39908000 ns] [MONITOR] start asserted
[39913000 ns] [MONITOR] start asserted
[39918000 ns] [MONITOR] start asserted
[39923000 ns] [MONITOR] start asserted
[39928000 ns] [MONITOR] start asserted
[39933000 ns] [MONITOR] start asserted
[39938000 ns] [MONITOR] start asserted
[39943000 ns] [MONITOR] start asserted
[39948000 ns] [MONITOR] start asserted
[39953000 ns] [MONITOR] start asserted
[39958000 ns] [MONITOR] start asserted
[39963000 ns] [MONITOR] start asserted
[39968000 ns] [MONITOR] start asserted
[39973000 ns] [MONITOR] start asserted
[39978000 ns] [MONITOR] start asserted
[39983000 ns] [MONITOR] start asserted
[39988000 ns] [MONITOR] start asserted
[39993000 ns] [MONITOR] start asserted
[39998000 ns] [MONITOR] start asserted
[40003000 ns] [MONITOR] start asserted
[40008000 ns] [MONITOR] start asserted
[40013000 ns] [MONITOR] start asserted
[40018000 ns] [MONITOR] start asserted
[40023000 ns] [MONITOR] start asserted
[40028000 ns] [MONITOR] start asserted
[40033000 ns] [MONITOR] start asserted
[40038000 ns] [MONITOR] start asserted
[40043000 ns] [MONITOR] start asserted
[40048000 ns] [MONITOR] start asserted
[40053000 ns] [MONITOR] start asserted
[40058000 ns] [MONITOR] start asserted
[40063000 ns] [MONITOR] start asserted
[40068000 ns] [MONITOR] start asserted
[40073000 ns] [MONITOR] start asserted
[40078000 ns] [MONITOR] start asserted
[40083000 ns] [MONITOR] start asserted
[40088000 ns] [MONITOR] start asserted
[40093000 ns] [MONITOR] start asserted
[40098000 ns] [MONITOR] start asserted
[40103000 ns] [MONITOR] start asserted
[40108000 ns] [MONITOR] start asserted
[40113000 ns] [MONITOR] start asserted
[40118000 ns] [MONITOR] start asserted
[40123000 ns] [MONITOR] start asserted
[40128000 ns] [MONITOR] start asserted
[40133000 ns] [MONITOR] start asserted
[40138000 ns] [MONITOR] start asserted
[40143000 ns] [MONITOR] start asserted
[40148000 ns] [MONITOR] start asserted
[40153000 ns] [MONITOR] start asserted
[40158000 ns] [MONITOR] start asserted
[40163000 ns] [MONITOR] start asserted
[40168000 ns] [MONITOR] start asserted
[40173000 ns] [MONITOR] start asserted
[40178000 ns] [MONITOR] start asserted
[40183000 ns] [MONITOR] start asserted
[40188000 ns] [MONITOR] start asserted
[40193000 ns] [MONITOR] start asserted
[40198000 ns] [MONITOR] start asserted
[40203000 ns] [MONITOR] start asserted
[40208000 ns] [MONITOR] start asserted
[40213000 ns] [MONITOR] start asserted
[40218000 ns] [MONITOR] start asserted
[40223000 ns] [MONITOR] start asserted
[40228000 ns] [MONITOR] start asserted
[40233000 ns] [MONITOR] start asserted
[40238000 ns] [MONITOR] start asserted
[40243000 ns] [MONITOR] start asserted
[40248000 ns] [MONITOR] start asserted
[40253000 ns] [MONITOR] start asserted
[40258000 ns] [MONITOR] start asserted
[40263000 ns] [MONITOR] start asserted
[40268000 ns] [MONITOR] start asserted
[40273000 ns] [MONITOR] start asserted
[40278000 ns] [MONITOR] start asserted
[40283000 ns] [MONITOR] start asserted
[40288000 ns] [MONITOR] start asserted
[40293000 ns] [MONITOR] start asserted
[40298000 ns] [MONITOR] start asserted
[40303000 ns] [MONITOR] start asserted
[40308000 ns] [MONITOR] start asserted
[40313000 ns] [MONITOR] start asserted
[40318000 ns] [MONITOR] start asserted
[40323000 ns] [MONITOR] start asserted
[40328000 ns] [MONITOR] start asserted
[40333000 ns] [MONITOR] start asserted
[40338000 ns] [MONITOR] start asserted
[40343000 ns] [MONITOR] start asserted
[40348000 ns] [MONITOR] start asserted
[40353000 ns] [MONITOR] start asserted
[40358000 ns] [MONITOR] start asserted
[40363000 ns] [MONITOR] start asserted
[40368000 ns] [MONITOR] start asserted
[40373000 ns] [MONITOR] start asserted
[40378000 ns] [MONITOR] start asserted
[40383000 ns] [MONITOR] start asserted
[40388000 ns] [MONITOR] start asserted
[40393000 ns] [MONITOR] start asserted
[40398000 ns] [MONITOR] start asserted
[40403000 ns] [MONITOR] start asserted
[40408000 ns] [MONITOR] start asserted
[40413000 ns] [MONITOR] start asserted
[40418000 ns] [MONITOR] start asserted
[40423000 ns] [MONITOR] start asserted
[40428000 ns] [MONITOR] start asserted
[40433000 ns] [MONITOR] start asserted
[40438000 ns] [MONITOR] start asserted
[40443000 ns] [MONITOR] start asserted
[40448000 ns] [MONITOR] start asserted
[40453000 ns] [MONITOR] start asserted
[40458000 ns] [MONITOR] start asserted
[40463000 ns] [MONITOR] start asserted
[40468000 ns] [MONITOR] start asserted
[40473000 ns] [MONITOR] start asserted
[40478000 ns] [MONITOR] start asserted
[40483000 ns] [MONITOR] start asserted
[40488000 ns] [MONITOR] start asserted
[40493000 ns] [MONITOR] start asserted
[40498000 ns] [MONITOR] start asserted
[40503000 ns] [MONITOR] start asserted
[40508000 ns] [MONITOR] start asserted
[40513000 ns] [MONITOR] start asserted
[40518000 ns] [MONITOR] start asserted
[40523000 ns] [MONITOR] start asserted
[40528000 ns] [MONITOR] start asserted
[40533000 ns] [MONITOR] start asserted
[40538000 ns] [MONITOR] start asserted
[40543000 ns] [MONITOR] start asserted
[40548000 ns] [MONITOR] start asserted
[40553000 ns] [MONITOR] start asserted
[40558000 ns] [MONITOR] start asserted
[40563000 ns] [MONITOR] start asserted
[40568000 ns] [MONITOR] start asserted
[40573000 ns] [MONITOR] start asserted
[40578000 ns] [MONITOR] start asserted
[40583000 ns] [MONITOR] start asserted
[40588000 ns] [MONITOR] start asserted
[40593000 ns] [MONITOR] start asserted
[40598000 ns] [MONITOR] start asserted
[40603000 ns] [MONITOR] start asserted
[40608000 ns] [MONITOR] start asserted
[40613000 ns] [MONITOR] start asserted
[40618000 ns] [MONITOR] start asserted
[40623000 ns] [MONITOR] start asserted
[40628000 ns] [MONITOR] start asserted
[40633000 ns] [MONITOR] start asserted
[40638000 ns] [MONITOR] start asserted
[40643000 ns] [MONITOR] start asserted
[40648000 ns] [MONITOR] start asserted
[40653000 ns] [MONITOR] start asserted
[40658000 ns] [MONITOR] start asserted
[40663000 ns] [MONITOR] start asserted
[40668000 ns] [MONITOR] start asserted
[40673000 ns] [MONITOR] start asserted
[40678000 ns] [MONITOR] start asserted
[40683000 ns] [MONITOR] start asserted
[40688000 ns] [MONITOR] start asserted
[40693000 ns] [MONITOR] start asserted
[40698000 ns] [MONITOR] start asserted
[40703000 ns] [MONITOR] start asserted
[40708000 ns] [MONITOR] start asserted
[40713000 ns] [MONITOR] start asserted
[40718000 ns] [MONITOR] start asserted
[40723000 ns] [MONITOR] start asserted
[40728000 ns] [MONITOR] start asserted
[40733000 ns] [MONITOR] start asserted
[40738000 ns] [MONITOR] start asserted
[40743000 ns] [MONITOR] start asserted
[40748000 ns] [MONITOR] start asserted
[40753000 ns] Still waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[40753000 ns] [MONITOR] start asserted
[40758000 ns] [MONITOR] start asserted
[40763000 ns] [MONITOR] start asserted
[40768000 ns] [MONITOR] start asserted
[40773000 ns] [MONITOR] start asserted
[40778000 ns] [MONITOR] start asserted
[40783000 ns] [MONITOR] start asserted
[40788000 ns] [MONITOR] start asserted
[40793000 ns] [MONITOR] start asserted
[40798000 ns] [MONITOR] start asserted
[40803000 ns] [MONITOR] start asserted
[40808000 ns] [MONITOR] start asserted
[40813000 ns] [MONITOR] start asserted
[40818000 ns] [MONITOR] start asserted
[40823000 ns] [MONITOR] start asserted
[40828000 ns] [MONITOR] start asserted
[40833000 ns] [MONITOR] start asserted
[40838000 ns] [MONITOR] start asserted
[40843000 ns] [MONITOR] start asserted
[40848000 ns] [MONITOR] start asserted
[40853000 ns] [MONITOR] start asserted
[40858000 ns] [MONITOR] start asserted
[40863000 ns] [MONITOR] start asserted
[40868000 ns] [MONITOR] start asserted
[40873000 ns] [MONITOR] start asserted
[40878000 ns] [MONITOR] start asserted
[40883000 ns] [MONITOR] start asserted
[40888000 ns] [MONITOR] start asserted
[40893000 ns] [MONITOR] start asserted
[40898000 ns] [MONITOR] start asserted
[40903000 ns] [MONITOR] start asserted
[40908000 ns] [MONITOR] start asserted
[40913000 ns] [MONITOR] start asserted
[40918000 ns] [MONITOR] start asserted
[40923000 ns] [MONITOR] start asserted
[40928000 ns] [MONITOR] start asserted
[40933000 ns] [MONITOR] start asserted
[40938000 ns] [MONITOR] start asserted
[40943000 ns] [MONITOR] start asserted
[40948000 ns] [MONITOR] start asserted
[40953000 ns] [MONITOR] start asserted
[40958000 ns] [MONITOR] start asserted
[40963000 ns] [MONITOR] start asserted
[40968000 ns] [MONITOR] start asserted
[40973000 ns] [MONITOR] start asserted
[40978000 ns] [MONITOR] start asserted
[40983000 ns] [MONITOR] start asserted
[40988000 ns] [MONITOR] start asserted
[40993000 ns] [MONITOR] start asserted
[40998000 ns] [MONITOR] start asserted
[41003000 ns] [MONITOR] start asserted
[41008000 ns] [MONITOR] start asserted
[41013000 ns] [MONITOR] start asserted
[41018000 ns] [MONITOR] start asserted
[41023000 ns] [MONITOR] start asserted
[41028000 ns] [MONITOR] start asserted
[41033000 ns] [MONITOR] start asserted
[41038000 ns] [MONITOR] start asserted
[41043000 ns] [MONITOR] start asserted
[41048000 ns] [MONITOR] start asserted
[41053000 ns] [MONITOR] start asserted
[41058000 ns] [MONITOR] start asserted
[41063000 ns] [MONITOR] start asserted
[41068000 ns] [MONITOR] start asserted
[41073000 ns] [MONITOR] start asserted
[41078000 ns] [MONITOR] start asserted
[41083000 ns] [MONITOR] start asserted
[41088000 ns] [MONITOR] start asserted
[41093000 ns] [MONITOR] start asserted
[41098000 ns] [MONITOR] start asserted
[41103000 ns] [MONITOR] start asserted
[41108000 ns] [MONITOR] start asserted
[41113000 ns] [MONITOR] start asserted
[41118000 ns] [MONITOR] start asserted
[41123000 ns] [MONITOR] start asserted
[41128000 ns] [MONITOR] start asserted
[41133000 ns] [MONITOR] start asserted
[41138000 ns] [MONITOR] start asserted
[41143000 ns] [MONITOR] start asserted
[41148000 ns] [MONITOR] start asserted
[41153000 ns] [MONITOR] start asserted
[41158000 ns] [MONITOR] start asserted
[41163000 ns] [MONITOR] start asserted
[41168000 ns] [MONITOR] start asserted
[41173000 ns] [MONITOR] start asserted
[41178000 ns] [MONITOR] start asserted
[41183000 ns] [MONITOR] start asserted
[41188000 ns] [MONITOR] start asserted
[41193000 ns] [MONITOR] start asserted
[41198000 ns] [MONITOR] start asserted
[41203000 ns] [MONITOR] start asserted
[41208000 ns] [MONITOR] start asserted
[41213000 ns] [MONITOR] start asserted
[41218000 ns] [MONITOR] start asserted
[41223000 ns] [MONITOR] start asserted
[41228000 ns] [MONITOR] start asserted
[41233000 ns] [MONITOR] start asserted
[41238000 ns] [MONITOR] start asserted
[41243000 ns] [MONITOR] start asserted
[41248000 ns] [MONITOR] start asserted
[41253000 ns] [MONITOR] start asserted
[41258000 ns] [MONITOR] start asserted
[41263000 ns] [MONITOR] start asserted
[41268000 ns] [MONITOR] start asserted
[41273000 ns] [MONITOR] start asserted
[41278000 ns] [MONITOR] start asserted
[41283000 ns] [MONITOR] start asserted
[41288000 ns] [MONITOR] start asserted
[41293000 ns] [MONITOR] start asserted
[41298000 ns] [MONITOR] start asserted
[41303000 ns] [MONITOR] start asserted
[41308000 ns] [MONITOR] start asserted
[41313000 ns] [MONITOR] start asserted
[41318000 ns] [MONITOR] start asserted
[41323000 ns] [MONITOR] start asserted
[41328000 ns] [MONITOR] start asserted
[41333000 ns] [MONITOR] start asserted
[41338000 ns] [MONITOR] start asserted
[41343000 ns] [MONITOR] start asserted
[41348000 ns] [MONITOR] start asserted
[41353000 ns] [MONITOR] start asserted
[41358000 ns] [MONITOR] start asserted
[41363000 ns] [MONITOR] start asserted
[41368000 ns] [MONITOR] start asserted
[41373000 ns] [MONITOR] start asserted
[41378000 ns] [MONITOR] start asserted
[41383000 ns] [MONITOR] start asserted
[41388000 ns] [MONITOR] start asserted
[41393000 ns] [MONITOR] start asserted
[41398000 ns] [MONITOR] start asserted
[41403000 ns] [MONITOR] start asserted
[41408000 ns] [MONITOR] start asserted
[41413000 ns] [MONITOR] start asserted
[41418000 ns] [MONITOR] start asserted
[41423000 ns] [MONITOR] start asserted
[41428000 ns] [MONITOR] start asserted
[41433000 ns] [MONITOR] start asserted
[41438000 ns] [MONITOR] start asserted
[41443000 ns] [MONITOR] start asserted
[41448000 ns] [MONITOR] start asserted
[41453000 ns] [MONITOR] start asserted
[41458000 ns] [MONITOR] start asserted
[41463000 ns] [MONITOR] start asserted
[41468000 ns] [MONITOR] start asserted
[41473000 ns] [MONITOR] start asserted
[41478000 ns] [MONITOR] start asserted
[41483000 ns] [MONITOR] start asserted
[41488000 ns] [MONITOR] start asserted
[41493000 ns] [MONITOR] start asserted
[41498000 ns] [MONITOR] start asserted
[41503000 ns] [MONITOR] start asserted
[41508000 ns] [MONITOR] start asserted
[41513000 ns] [MONITOR] start asserted
[41518000 ns] [MONITOR] start asserted
[41523000 ns] [MONITOR] start asserted
[41528000 ns] [MONITOR] start asserted
[41533000 ns] [MONITOR] start asserted
[41538000 ns] [MONITOR] start asserted
[41543000 ns] [MONITOR] start asserted
[41548000 ns] [MONITOR] start asserted
[41553000 ns] [MONITOR] start asserted
[41558000 ns] [MONITOR] start asserted
[41563000 ns] [MONITOR] start asserted
[41568000 ns] [MONITOR] start asserted
[41573000 ns] [MONITOR] start asserted
[41578000 ns] [MONITOR] start asserted
[41583000 ns] [MONITOR] start asserted
[41588000 ns] [MONITOR] start asserted
[41593000 ns] [MONITOR] start asserted
[41598000 ns] [MONITOR] start asserted
[41603000 ns] [MONITOR] start asserted
[41608000 ns] [MONITOR] start asserted
[41613000 ns] [MONITOR] start asserted
[41618000 ns] [MONITOR] start asserted
[41623000 ns] [MONITOR] start asserted
[41628000 ns] [MONITOR] start asserted
[41633000 ns] [MONITOR] start asserted
[41638000 ns] [MONITOR] start asserted
[41643000 ns] [MONITOR] start asserted
[41648000 ns] [MONITOR] start asserted
[41653000 ns] [MONITOR] start asserted
[41658000 ns] [MONITOR] start asserted
[41663000 ns] [MONITOR] start asserted
[41668000 ns] [MONITOR] start asserted
[41673000 ns] [MONITOR] start asserted
[41678000 ns] [MONITOR] start asserted
[41683000 ns] [MONITOR] start asserted
[41688000 ns] [MONITOR] start asserted
[41693000 ns] [MONITOR] start asserted
[41698000 ns] [MONITOR] start asserted
[41703000 ns] [MONITOR] start asserted
[41708000 ns] [MONITOR] start asserted
[41713000 ns] [MONITOR] start asserted
[41718000 ns] [MONITOR] start asserted
[41723000 ns] [MONITOR] start asserted
[41728000 ns] [MONITOR] start asserted
[41733000 ns] [MONITOR] start asserted
[41738000 ns] [MONITOR] start asserted
[41743000 ns] [MONITOR] start asserted
[41748000 ns] [MONITOR] start asserted
[41753000 ns] Still waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[41753000 ns] [MONITOR] start asserted
[41758000 ns] [MONITOR] start asserted
[41763000 ns] [MONITOR] start asserted
[41768000 ns] [MONITOR] start asserted
[41773000 ns] [MONITOR] start asserted
[41778000 ns] [MONITOR] start asserted
[41783000 ns] [MONITOR] start asserted
[41788000 ns] [MONITOR] start asserted
[41793000 ns] [MONITOR] start asserted
[41798000 ns] [MONITOR] start asserted
[41803000 ns] [MONITOR] start asserted
[41808000 ns] [MONITOR] start asserted
[41813000 ns] [MONITOR] start asserted
[41818000 ns] [MONITOR] start asserted
[41823000 ns] [MONITOR] start asserted
[41828000 ns] [MONITOR] start asserted
[41833000 ns] [MONITOR] start asserted
[41838000 ns] [MONITOR] start asserted
[41843000 ns] [MONITOR] start asserted
[41848000 ns] [MONITOR] start asserted
[41853000 ns] [MONITOR] start asserted
[41858000 ns] [MONITOR] start asserted
[41863000 ns] [MONITOR] start asserted
[41868000 ns] [MONITOR] start asserted
[41873000 ns] [MONITOR] start asserted
[41878000 ns] [MONITOR] start asserted
[41883000 ns] [MONITOR] start asserted
[41888000 ns] [MONITOR] start asserted
[41893000 ns] [MONITOR] start asserted
[41898000 ns] [MONITOR] start asserted
[41903000 ns] [MONITOR] start asserted
[41908000 ns] [MONITOR] start asserted
[41913000 ns] [MONITOR] start asserted
[41918000 ns] [MONITOR] start asserted
[41923000 ns] [MONITOR] start asserted
[41928000 ns] [MONITOR] start asserted
[41933000 ns] [MONITOR] start asserted
[41938000 ns] [MONITOR] start asserted
[41943000 ns] [MONITOR] start asserted
[41948000 ns] [MONITOR] start asserted
[41953000 ns] [MONITOR] start asserted
[41958000 ns] [MONITOR] start asserted
[41963000 ns] [MONITOR] start asserted
[41968000 ns] [MONITOR] start asserted
[41973000 ns] [MONITOR] start asserted
[41978000 ns] [MONITOR] start asserted
[41983000 ns] [MONITOR] start asserted
[41988000 ns] [MONITOR] start asserted
[41993000 ns] [MONITOR] start asserted
[41998000 ns] [MONITOR] start asserted
[42003000 ns] [MONITOR] start asserted
[42008000 ns] [MONITOR] start asserted
[42013000 ns] [MONITOR] start asserted
[42018000 ns] [MONITOR] start asserted
[42023000 ns] [MONITOR] start asserted
[42028000 ns] [MONITOR] start asserted
[42033000 ns] [MONITOR] start asserted
[42038000 ns] [MONITOR] start asserted
[42043000 ns] [MONITOR] start asserted
[42048000 ns] [MONITOR] start asserted
[42053000 ns] [MONITOR] start asserted
[42058000 ns] [MONITOR] start asserted
[42063000 ns] [MONITOR] start asserted
[42068000 ns] [MONITOR] start asserted
[42073000 ns] [MONITOR] start asserted
[42078000 ns] [MONITOR] start asserted
[42083000 ns] [MONITOR] start asserted
[42088000 ns] [MONITOR] start asserted
[42093000 ns] [MONITOR] start asserted
[42098000 ns] [MONITOR] start asserted
[42103000 ns] [MONITOR] start asserted
[42108000 ns] [MONITOR] start asserted
[42113000 ns] [MONITOR] start asserted
[42118000 ns] [MONITOR] start asserted
[42123000 ns] [MONITOR] start asserted
[42128000 ns] [MONITOR] start asserted
[42133000 ns] [MONITOR] start asserted
[42138000 ns] [MONITOR] start asserted
[42143000 ns] [MONITOR] start asserted
[42148000 ns] [MONITOR] start asserted
[42153000 ns] [MONITOR] start asserted
[42158000 ns] [MONITOR] start asserted
[42163000 ns] [MONITOR] start asserted
[42168000 ns] [MONITOR] start asserted
[42173000 ns] [MONITOR] start asserted
[42178000 ns] [MONITOR] start asserted
[42183000 ns] [MONITOR] start asserted
[42188000 ns] [MONITOR] start asserted
[42193000 ns] [MONITOR] start asserted
[42198000 ns] [MONITOR] start asserted
[42203000 ns] [MONITOR] start asserted
[42208000 ns] [MONITOR] start asserted
[42213000 ns] [MONITOR] start asserted
[42218000 ns] [MONITOR] start asserted
[42223000 ns] [MONITOR] start asserted
[42228000 ns] [MONITOR] start asserted
[42233000 ns] [MONITOR] start asserted
[42238000 ns] [MONITOR] start asserted
[42243000 ns] [MONITOR] start asserted
[42248000 ns] [MONITOR] start asserted
[42253000 ns] [MONITOR] start asserted
[42258000 ns] [MONITOR] start asserted
[42263000 ns] [MONITOR] start asserted
[42268000 ns] [MONITOR] start asserted
[42273000 ns] [MONITOR] start asserted
[42278000 ns] [MONITOR] start asserted
[42283000 ns] [MONITOR] start asserted
[42288000 ns] [MONITOR] start asserted
[42293000 ns] [MONITOR] start asserted
[42298000 ns] [MONITOR] start asserted
[42303000 ns] [MONITOR] start asserted
[42308000 ns] [MONITOR] start asserted
[42313000 ns] [MONITOR] start asserted
[42318000 ns] [MONITOR] start asserted
[42323000 ns] [MONITOR] start asserted
[42328000 ns] [MONITOR] start asserted
[42333000 ns] [MONITOR] start asserted
[42338000 ns] [MONITOR] start asserted
[42343000 ns] [MONITOR] start asserted
[42348000 ns] [MONITOR] start asserted
[42353000 ns] [MONITOR] start asserted
[42358000 ns] [MONITOR] start asserted
[42363000 ns] [MONITOR] start asserted
[42368000 ns] [MONITOR] start asserted
[42373000 ns] [MONITOR] start asserted
[42378000 ns] [MONITOR] start asserted
[42383000 ns] [MONITOR] start asserted
[42388000 ns] [MONITOR] start asserted
[42393000 ns] [MONITOR] start asserted
[42398000 ns] [MONITOR] start asserted
[42403000 ns] [MONITOR] start asserted
[42408000 ns] [MONITOR] start asserted
[42413000 ns] [MONITOR] start asserted
[42418000 ns] [MONITOR] start asserted
[42423000 ns] [MONITOR] start asserted
[42428000 ns] [MONITOR] start asserted
[42433000 ns] [MONITOR] start asserted
[42438000 ns] [MONITOR] start asserted
[42443000 ns] [MONITOR] start asserted
[42448000 ns] [MONITOR] start asserted
[42453000 ns] [MONITOR] start asserted
[42458000 ns] [MONITOR] start asserted
[42463000 ns] [MONITOR] start asserted
[42468000 ns] [MONITOR] start asserted
[42473000 ns] [MONITOR] start asserted
[42478000 ns] [MONITOR] start asserted
[42483000 ns] [MONITOR] start asserted
[42488000 ns] [MONITOR] start asserted
[42493000 ns] [MONITOR] start asserted
[42498000 ns] [MONITOR] start asserted
[42503000 ns] [MONITOR] start asserted
[42508000 ns] [MONITOR] start asserted
[42513000 ns] [MONITOR] start asserted
[42518000 ns] [MONITOR] start asserted
[42523000 ns] [MONITOR] start asserted
[42528000 ns] [MONITOR] start asserted
[42533000 ns] [MONITOR] start asserted
[42538000 ns] [MONITOR] start asserted
[42543000 ns] [MONITOR] start asserted
[42548000 ns] [MONITOR] start asserted
[42553000 ns] [MONITOR] start asserted
[42558000 ns] [MONITOR] start asserted
[42563000 ns] [MONITOR] start asserted
[42568000 ns] [MONITOR] start asserted
[42573000 ns] [MONITOR] start asserted
[42578000 ns] [MONITOR] start asserted
[42583000 ns] [MONITOR] start asserted
[42588000 ns] [MONITOR] start asserted
[42593000 ns] [MONITOR] start asserted
[42598000 ns] [MONITOR] start asserted
[42603000 ns] [MONITOR] start asserted
[42608000 ns] [MONITOR] start asserted
[42613000 ns] [MONITOR] start asserted
[42618000 ns] [MONITOR] start asserted
[42623000 ns] [MONITOR] start asserted
[42628000 ns] [MONITOR] start asserted
[42633000 ns] [MONITOR] start asserted
[42638000 ns] [MONITOR] start asserted
[42643000 ns] [MONITOR] start asserted
[42648000 ns] [MONITOR] start asserted
[42653000 ns] [MONITOR] start asserted
[42658000 ns] [MONITOR] start asserted
[42663000 ns] [MONITOR] start asserted
[42668000 ns] [MONITOR] start asserted
[42673000 ns] [MONITOR] start asserted
[42678000 ns] [MONITOR] start asserted
[42683000 ns] [MONITOR] start asserted
[42688000 ns] [MONITOR] start asserted
[42693000 ns] [MONITOR] start asserted
[42698000 ns] [MONITOR] start asserted
[42703000 ns] [MONITOR] start asserted
[42708000 ns] [MONITOR] start asserted
[42713000 ns] [MONITOR] start asserted
[42718000 ns] [MONITOR] start asserted
[42723000 ns] [MONITOR] start asserted
[42728000 ns] [MONITOR] start asserted
[42733000 ns] [MONITOR] start asserted
[42738000 ns] [MONITOR] start asserted
[42743000 ns] [MONITOR] start asserted
[42748000 ns] [MONITOR] start asserted
[42753000 ns] Still waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[42753000 ns] [MONITOR] start asserted
[42758000 ns] [MONITOR] start asserted
[42763000 ns] [MONITOR] start asserted
[42768000 ns] [MONITOR] start asserted
[42773000 ns] [MONITOR] start asserted
[42778000 ns] [MONITOR] start asserted
[42783000 ns] [MONITOR] start asserted
[42788000 ns] [MONITOR] start asserted
[42793000 ns] [MONITOR] start asserted
[42798000 ns] [MONITOR] start asserted
[42803000 ns] [MONITOR] start asserted
[42808000 ns] [MONITOR] start asserted
[42813000 ns] [MONITOR] start asserted
[42818000 ns] [MONITOR] start asserted
[42823000 ns] [MONITOR] start asserted
[42828000 ns] [MONITOR] start asserted
[42833000 ns] [MONITOR] start asserted
[42838000 ns] [MONITOR] start asserted
[42843000 ns] [MONITOR] start asserted
[42848000 ns] [MONITOR] start asserted
[42853000 ns] [MONITOR] start asserted
[42858000 ns] [MONITOR] start asserted
[42863000 ns] [MONITOR] start asserted
[42868000 ns] [MONITOR] start asserted
[42873000 ns] [MONITOR] start asserted
[42878000 ns] [MONITOR] start asserted
[42883000 ns] [MONITOR] start asserted
[42888000 ns] [MONITOR] start asserted
[42893000 ns] [MONITOR] start asserted
[42898000 ns] [MONITOR] start asserted
[42903000 ns] [MONITOR] start asserted
[42908000 ns] [MONITOR] start asserted
[42913000 ns] [MONITOR] start asserted
[42918000 ns] [MONITOR] start asserted
[42923000 ns] [MONITOR] start asserted
[42928000 ns] [MONITOR] start asserted
[42933000 ns] [MONITOR] start asserted
[42938000 ns] [MONITOR] start asserted
[42943000 ns] [MONITOR] start asserted
[42948000 ns] [MONITOR] start asserted
[42953000 ns] [MONITOR] start asserted
[42958000 ns] [MONITOR] start asserted
[42963000 ns] [MONITOR] start asserted
[42968000 ns] [MONITOR] start asserted
[42973000 ns] [MONITOR] start asserted
[42978000 ns] [MONITOR] start asserted
[42983000 ns] [MONITOR] start asserted
[42988000 ns] [MONITOR] start asserted
[42993000 ns] [MONITOR] start asserted
[42998000 ns] [MONITOR] start asserted
[43003000 ns] [MONITOR] start asserted
[43008000 ns] [MONITOR] start asserted
[43013000 ns] [MONITOR] start asserted
[43018000 ns] [MONITOR] start asserted
[43023000 ns] [MONITOR] start asserted
[43028000 ns] [MONITOR] start asserted
[43033000 ns] [MONITOR] start asserted
[43038000 ns] [MONITOR] start asserted
[43043000 ns] [MONITOR] start asserted
[43048000 ns] [MONITOR] start asserted
[43053000 ns] [MONITOR] start asserted
[43058000 ns] [MONITOR] start asserted
[43063000 ns] [MONITOR] start asserted
[43068000 ns] [MONITOR] start asserted
[43073000 ns] [MONITOR] start asserted
[43078000 ns] [MONITOR] start asserted
[43083000 ns] [MONITOR] start asserted
[43088000 ns] [MONITOR] start asserted
[43093000 ns] [MONITOR] start asserted
[43098000 ns] [MONITOR] start asserted
[43103000 ns] [MONITOR] start asserted
[43108000 ns] [MONITOR] start asserted
[43113000 ns] [MONITOR] start asserted
[43118000 ns] [MONITOR] start asserted
[43123000 ns] [MONITOR] start asserted
[43128000 ns] [MONITOR] start asserted
[43133000 ns] [MONITOR] start asserted
[43138000 ns] [MONITOR] start asserted
[43143000 ns] [MONITOR] start asserted
[43148000 ns] [MONITOR] start asserted
[43153000 ns] [MONITOR] start asserted
[43158000 ns] [MONITOR] start asserted
[43163000 ns] [MONITOR] start asserted
[43168000 ns] [MONITOR] start asserted
[43173000 ns] [MONITOR] start asserted
[43178000 ns] [MONITOR] start asserted
[43183000 ns] [MONITOR] start asserted
[43188000 ns] [MONITOR] start asserted
[43193000 ns] [MONITOR] start asserted
[43198000 ns] [MONITOR] start asserted
[43203000 ns] [MONITOR] start asserted
[43208000 ns] [MONITOR] start asserted
[43213000 ns] [MONITOR] start asserted
[43218000 ns] [MONITOR] start asserted
[43223000 ns] [MONITOR] start asserted
[43228000 ns] [MONITOR] start asserted
[43233000 ns] [MONITOR] start asserted
[43238000 ns] [MONITOR] start asserted
[43243000 ns] [MONITOR] start asserted
[43248000 ns] [MONITOR] start asserted
[43253000 ns] [MONITOR] start asserted
[43258000 ns] [MONITOR] start asserted
[43263000 ns] [MONITOR] start asserted
[43268000 ns] [MONITOR] start asserted
[43273000 ns] [MONITOR] start asserted
[43278000 ns] [MONITOR] start asserted
[43283000 ns] [MONITOR] start asserted
[43288000 ns] [MONITOR] start asserted
[43293000 ns] [MONITOR] start asserted
[43298000 ns] [MONITOR] start asserted
[43303000 ns] [MONITOR] start asserted
[43308000 ns] [MONITOR] start asserted
[43313000 ns] [MONITOR] start asserted
[43318000 ns] [MONITOR] start asserted
[43323000 ns] [MONITOR] start asserted
[43328000 ns] [MONITOR] start asserted
[43333000 ns] [MONITOR] start asserted
[43338000 ns] [MONITOR] start asserted
[43343000 ns] [MONITOR] start asserted
[43348000 ns] [MONITOR] start asserted
[43353000 ns] [MONITOR] start asserted
[43358000 ns] [MONITOR] start asserted
[43363000 ns] [MONITOR] start asserted
[43368000 ns] [MONITOR] start asserted
[43373000 ns] [MONITOR] start asserted
[43378000 ns] [MONITOR] start asserted
[43383000 ns] [MONITOR] start asserted
[43388000 ns] [MONITOR] start asserted
[43393000 ns] [MONITOR] start asserted
[43398000 ns] [MONITOR] start asserted
[43403000 ns] [MONITOR] start asserted
[43408000 ns] [MONITOR] start asserted
[43413000 ns] [MONITOR] start asserted
[43418000 ns] [MONITOR] start asserted
[43423000 ns] [MONITOR] start asserted
[43428000 ns] [MONITOR] start asserted
[43433000 ns] [MONITOR] start asserted
[43438000 ns] [MONITOR] start asserted
[43443000 ns] [MONITOR] start asserted
[43448000 ns] [MONITOR] start asserted
[43453000 ns] [MONITOR] start asserted
[43458000 ns] [MONITOR] start asserted
[43463000 ns] [MONITOR] start asserted
[43468000 ns] [MONITOR] start asserted
[43473000 ns] [MONITOR] start asserted
[43478000 ns] [MONITOR] start asserted
[43483000 ns] [MONITOR] start asserted
[43488000 ns] [MONITOR] start asserted
[43493000 ns] [MONITOR] start asserted
[43498000 ns] [MONITOR] start asserted
[43503000 ns] [MONITOR] start asserted
[43508000 ns] [MONITOR] start asserted
[43513000 ns] [MONITOR] start asserted
[43518000 ns] [MONITOR] start asserted
[43523000 ns] [MONITOR] start asserted
[43528000 ns] [MONITOR] start asserted
[43533000 ns] [MONITOR] start asserted
[43538000 ns] [MONITOR] start asserted
[43543000 ns] [MONITOR] start asserted
[43548000 ns] [MONITOR] start asserted
[43553000 ns] [MONITOR] start asserted
[43558000 ns] [MONITOR] start asserted
[43563000 ns] [MONITOR] start asserted
[43568000 ns] [MONITOR] start asserted
[43573000 ns] [MONITOR] start asserted
[43578000 ns] [MONITOR] start asserted
[43583000 ns] [MONITOR] start asserted
[43588000 ns] [MONITOR] start asserted
[43593000 ns] [MONITOR] start asserted
[43598000 ns] [MONITOR] start asserted
[43603000 ns] [MONITOR] start asserted
[43608000 ns] [MONITOR] start asserted
[43613000 ns] [MONITOR] start asserted
[43618000 ns] [MONITOR] start asserted
[43623000 ns] [MONITOR] start asserted
[43628000 ns] [MONITOR] start asserted
[43633000 ns] [MONITOR] start asserted
[43638000 ns] [MONITOR] start asserted
[43643000 ns] [MONITOR] start asserted
[43648000 ns] [MONITOR] start asserted
[43653000 ns] [MONITOR] start asserted
[43658000 ns] [MONITOR] start asserted
[43663000 ns] [MONITOR] start asserted
[43668000 ns] [MONITOR] start asserted
[43673000 ns] [MONITOR] start asserted
[43678000 ns] [MONITOR] start asserted
[43683000 ns] [MONITOR] start asserted
[43688000 ns] [MONITOR] start asserted
[43693000 ns] [MONITOR] start asserted
[43698000 ns] [MONITOR] start asserted
[43703000 ns] [MONITOR] start asserted
[43708000 ns] [MONITOR] start asserted
[43713000 ns] [MONITOR] start asserted
[43718000 ns] [MONITOR] start asserted
[43723000 ns] [MONITOR] start asserted
[43728000 ns] [MONITOR] start asserted
[43733000 ns] [MONITOR] start asserted
[43738000 ns] [MONITOR] start asserted
[43743000 ns] [MONITOR] start asserted
[43748000 ns] [MONITOR] start asserted
[43753000 ns] Still waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[43753000 ns] [MONITOR] start asserted
[43758000 ns] [MONITOR] start asserted
[43763000 ns] [MONITOR] start asserted
[43768000 ns] [MONITOR] start asserted
[43773000 ns] [MONITOR] start asserted
[43778000 ns] [MONITOR] start asserted
[43783000 ns] [MONITOR] start asserted
[43788000 ns] [MONITOR] start asserted
[43793000 ns] [MONITOR] start asserted
[43798000 ns] [MONITOR] start asserted
[43803000 ns] [MONITOR] start asserted
[43808000 ns] [MONITOR] start asserted
[43813000 ns] [MONITOR] start asserted
[43818000 ns] [MONITOR] start asserted
[43823000 ns] [MONITOR] start asserted
[43828000 ns] [MONITOR] start asserted
[43833000 ns] [MONITOR] start asserted
[43838000 ns] [MONITOR] start asserted
[43843000 ns] [MONITOR] start asserted
[43848000 ns] [MONITOR] start asserted
[43853000 ns] [MONITOR] start asserted
[43858000 ns] [MONITOR] start asserted
[43863000 ns] [MONITOR] start asserted
[43868000 ns] [MONITOR] start asserted
[43873000 ns] [MONITOR] start asserted
[43878000 ns] [MONITOR] start asserted
[43883000 ns] [MONITOR] start asserted
[43888000 ns] [MONITOR] start asserted
[43893000 ns] [MONITOR] start asserted
[43898000 ns] [MONITOR] start asserted
[43903000 ns] [MONITOR] start asserted
[43908000 ns] [MONITOR] start asserted
[43913000 ns] [MONITOR] start asserted
[43918000 ns] [MONITOR] start asserted
[43923000 ns] [MONITOR] start asserted
[43928000 ns] [MONITOR] start asserted
[43933000 ns] [MONITOR] start asserted
[43938000 ns] [MONITOR] start asserted
[43943000 ns] [MONITOR] start asserted
[43948000 ns] [MONITOR] start asserted
[43953000 ns] [MONITOR] start asserted
[43958000 ns] [MONITOR] start asserted
[43963000 ns] [MONITOR] start asserted
[43968000 ns] [MONITOR] start asserted
[43973000 ns] [MONITOR] start asserted
[43978000 ns] [MONITOR] start asserted
[43983000 ns] [MONITOR] start asserted
[43988000 ns] [MONITOR] start asserted
[43993000 ns] [MONITOR] start asserted
[43998000 ns] [MONITOR] start asserted
[44003000 ns] [MONITOR] start asserted
[44008000 ns] [MONITOR] start asserted
[44013000 ns] [MONITOR] start asserted
[44018000 ns] [MONITOR] start asserted
[44023000 ns] [MONITOR] start asserted
[44028000 ns] [MONITOR] start asserted
[44033000 ns] [MONITOR] start asserted
[44038000 ns] [MONITOR] start asserted
[44043000 ns] [MONITOR] start asserted
[44048000 ns] [MONITOR] start asserted
[44053000 ns] [MONITOR] start asserted
[44058000 ns] [MONITOR] start asserted
[44063000 ns] [MONITOR] start asserted
[44068000 ns] [MONITOR] start asserted
[44073000 ns] [MONITOR] start asserted
[44078000 ns] [MONITOR] start asserted
[44083000 ns] [MONITOR] start asserted
[44088000 ns] [MONITOR] start asserted
[44093000 ns] [MONITOR] start asserted
[44098000 ns] [MONITOR] start asserted
[44103000 ns] [MONITOR] start asserted
[44108000 ns] [MONITOR] start asserted
[44113000 ns] [MONITOR] start asserted
[44118000 ns] [MONITOR] start asserted
[44123000 ns] [MONITOR] start asserted
[44128000 ns] [MONITOR] start asserted
[44133000 ns] [MONITOR] start asserted
[44138000 ns] [MONITOR] start asserted
[44143000 ns] [MONITOR] start asserted
[44148000 ns] [MONITOR] start asserted
[44153000 ns] [MONITOR] start asserted
[44158000 ns] [MONITOR] start asserted
[44163000 ns] [MONITOR] start asserted
[44168000 ns] [MONITOR] start asserted
[44173000 ns] [MONITOR] start asserted
[44178000 ns] [MONITOR] start asserted
[44183000 ns] [MONITOR] start asserted
[44188000 ns] [MONITOR] start asserted
[44193000 ns] [MONITOR] start asserted
[44198000 ns] [MONITOR] start asserted
[44203000 ns] [MONITOR] start asserted
[44208000 ns] [MONITOR] start asserted
[44213000 ns] [MONITOR] start asserted
[44218000 ns] [MONITOR] start asserted
[44223000 ns] [MONITOR] start asserted
[44228000 ns] [MONITOR] start asserted
[44233000 ns] [MONITOR] start asserted
[44238000 ns] [MONITOR] start asserted
[44243000 ns] [MONITOR] start asserted
[44248000 ns] [MONITOR] start asserted
[44253000 ns] [MONITOR] start asserted
[44258000 ns] [MONITOR] start asserted
[44263000 ns] [MONITOR] start asserted
[44268000 ns] [MONITOR] start asserted
[44273000 ns] [MONITOR] start asserted
[44278000 ns] [MONITOR] start asserted
[44283000 ns] [MONITOR] start asserted
[44288000 ns] [MONITOR] start asserted
[44293000 ns] [MONITOR] start asserted
[44298000 ns] [MONITOR] start asserted
[44303000 ns] [MONITOR] start asserted
[44308000 ns] [MONITOR] start asserted
[44313000 ns] [MONITOR] start asserted
[44318000 ns] [MONITOR] start asserted
[44323000 ns] [MONITOR] start asserted
[44328000 ns] [MONITOR] start asserted
[44333000 ns] [MONITOR] start asserted
[44338000 ns] [MONITOR] start asserted
[44343000 ns] [MONITOR] start asserted
[44348000 ns] [MONITOR] start asserted
[44353000 ns] [MONITOR] start asserted
[44358000 ns] [MONITOR] start asserted
[44363000 ns] [MONITOR] start asserted
[44368000 ns] [MONITOR] start asserted
[44373000 ns] [MONITOR] start asserted
[44378000 ns] [MONITOR] start asserted
[44383000 ns] [MONITOR] start asserted
[44388000 ns] [MONITOR] start asserted
[44393000 ns] [MONITOR] start asserted
[44398000 ns] [MONITOR] start asserted
[44403000 ns] [MONITOR] start asserted
[44408000 ns] [MONITOR] start asserted
[44413000 ns] [MONITOR] start asserted
[44418000 ns] [MONITOR] start asserted
[44423000 ns] [MONITOR] start asserted
[44428000 ns] [MONITOR] start asserted
[44433000 ns] [MONITOR] start asserted
[44438000 ns] [MONITOR] start asserted
[44443000 ns] [MONITOR] start asserted
[44448000 ns] [MONITOR] start asserted
[44453000 ns] [MONITOR] start asserted
[44458000 ns] [MONITOR] start asserted
[44463000 ns] [MONITOR] start asserted
[44468000 ns] [MONITOR] start asserted
[44473000 ns] [MONITOR] start asserted
[44478000 ns] [MONITOR] start asserted
[44483000 ns] [MONITOR] start asserted
[44488000 ns] [MONITOR] start asserted
[44493000 ns] [MONITOR] start asserted
[44498000 ns] [MONITOR] start asserted
[44503000 ns] [MONITOR] start asserted
[44508000 ns] [MONITOR] start asserted
[44513000 ns] [MONITOR] start asserted
[44518000 ns] [MONITOR] start asserted
[44523000 ns] [MONITOR] start asserted
[44528000 ns] [MONITOR] start asserted
[44533000 ns] [MONITOR] start asserted
[44538000 ns] [MONITOR] start asserted
[44543000 ns] [MONITOR] start asserted
[44548000 ns] [MONITOR] start asserted
[44553000 ns] [MONITOR] start asserted
[44558000 ns] [MONITOR] start asserted
[44563000 ns] [MONITOR] start asserted
[44568000 ns] [MONITOR] start asserted
[44573000 ns] [MONITOR] start asserted
[44578000 ns] [MONITOR] start asserted
[44583000 ns] [MONITOR] start asserted
[44588000 ns] [MONITOR] start asserted
[44593000 ns] [MONITOR] start asserted
[44598000 ns] [MONITOR] start asserted
[44603000 ns] [MONITOR] start asserted
[44608000 ns] [MONITOR] start asserted
[44613000 ns] [MONITOR] start asserted
[44618000 ns] [MONITOR] start asserted
[44623000 ns] [MONITOR] start asserted
[44628000 ns] [MONITOR] start asserted
[44633000 ns] [MONITOR] start asserted
[44638000 ns] [MONITOR] start asserted
[44643000 ns] [MONITOR] start asserted
[44648000 ns] [MONITOR] start asserted
[44653000 ns] [MONITOR] start asserted
[44658000 ns] [MONITOR] start asserted
[44663000 ns] [MONITOR] start asserted
[44668000 ns] [MONITOR] start asserted
[44673000 ns] [MONITOR] start asserted
[44678000 ns] [MONITOR] start asserted
[44683000 ns] [MONITOR] start asserted
[44688000 ns] [MONITOR] start asserted
[44693000 ns] [MONITOR] start asserted
[44698000 ns] [MONITOR] start asserted
[44703000 ns] [MONITOR] start asserted
[44708000 ns] [MONITOR] start asserted
[44713000 ns] [MONITOR] start asserted
[44718000 ns] [MONITOR] start asserted
[44723000 ns] [MONITOR] start asserted
[44728000 ns] [MONITOR] start asserted
[44733000 ns] [MONITOR] start asserted
[44738000 ns] [MONITOR] start asserted
[44743000 ns] [MONITOR] start asserted
[44748000 ns] [MONITOR] start asserted
[44753000 ns] Still waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[44753000 ns] [MONITOR] start asserted
[44758000 ns] [MONITOR] start asserted
[44763000 ns] [MONITOR] start asserted
[44768000 ns] [MONITOR] start asserted
[44773000 ns] [MONITOR] start asserted
[44778000 ns] [MONITOR] start asserted
[44783000 ns] [MONITOR] start asserted
[44788000 ns] [MONITOR] start asserted
[44793000 ns] [MONITOR] start asserted
[44798000 ns] [MONITOR] start asserted
[44803000 ns] [MONITOR] start asserted
[44808000 ns] [MONITOR] start asserted
[44813000 ns] [MONITOR] start asserted
[44818000 ns] [MONITOR] start asserted
[44823000 ns] [MONITOR] start asserted
[44828000 ns] [MONITOR] start asserted
[44833000 ns] [MONITOR] start asserted
[44838000 ns] [MONITOR] start asserted
[44843000 ns] [MONITOR] start asserted
[44848000 ns] [MONITOR] start asserted
[44853000 ns] [MONITOR] start asserted
[44858000 ns] [MONITOR] start asserted
[44863000 ns] [MONITOR] start asserted
[44868000 ns] [MONITOR] start asserted
[44873000 ns] [MONITOR] start asserted
[44878000 ns] [MONITOR] start asserted
[44883000 ns] [MONITOR] start asserted
[44888000 ns] [MONITOR] start asserted
[44893000 ns] [MONITOR] start asserted
[44898000 ns] [MONITOR] start asserted
[44903000 ns] [MONITOR] start asserted
[44908000 ns] [MONITOR] start asserted
[44913000 ns] [MONITOR] start asserted
[44918000 ns] [MONITOR] start asserted
[44923000 ns] [MONITOR] start asserted
[44928000 ns] [MONITOR] start asserted
[44933000 ns] [MONITOR] start asserted
[44938000 ns] [MONITOR] start asserted
[44943000 ns] [MONITOR] start asserted
[44948000 ns] [MONITOR] start asserted
[44953000 ns] [MONITOR] start asserted
[44958000 ns] [MONITOR] start asserted
[44963000 ns] [MONITOR] start asserted
[44968000 ns] [MONITOR] start asserted
[44973000 ns] [MONITOR] start asserted
[44978000 ns] [MONITOR] start asserted
[44983000 ns] [MONITOR] start asserted
[44988000 ns] [MONITOR] start asserted
[44993000 ns] [MONITOR] start asserted
[44998000 ns] [MONITOR] start asserted
[45003000 ns] [MONITOR] start asserted
[45008000 ns] [MONITOR] start asserted
[45013000 ns] [MONITOR] start asserted
[45018000 ns] [MONITOR] start asserted
[45023000 ns] [MONITOR] start asserted
[45028000 ns] [MONITOR] start asserted
[45033000 ns] [MONITOR] start asserted
[45038000 ns] [MONITOR] start asserted
[45043000 ns] [MONITOR] start asserted
[45048000 ns] [MONITOR] start asserted
[45053000 ns] [MONITOR] start asserted
[45058000 ns] [MONITOR] start asserted
[45063000 ns] [MONITOR] start asserted
[45068000 ns] [MONITOR] start asserted
[45073000 ns] [MONITOR] start asserted
[45078000 ns] [MONITOR] start asserted
[45083000 ns] [MONITOR] start asserted
[45088000 ns] [MONITOR] start asserted
[45093000 ns] [MONITOR] start asserted
[45098000 ns] [MONITOR] start asserted
[45103000 ns] [MONITOR] start asserted
[45108000 ns] [MONITOR] start asserted
[45113000 ns] [MONITOR] start asserted
[45118000 ns] [MONITOR] start asserted
[45123000 ns] [MONITOR] start asserted
[45128000 ns] [MONITOR] start asserted
[45133000 ns] [MONITOR] start asserted
[45138000 ns] [MONITOR] start asserted
[45143000 ns] [MONITOR] start asserted
[45148000 ns] [MONITOR] start asserted
[45153000 ns] [MONITOR] start asserted
[45158000 ns] [MONITOR] start asserted
[45163000 ns] [MONITOR] start asserted
[45168000 ns] [MONITOR] start asserted
[45173000 ns] [MONITOR] start asserted
[45178000 ns] [MONITOR] start asserted
[45183000 ns] [MONITOR] start asserted
[45188000 ns] [MONITOR] start asserted
[45193000 ns] [MONITOR] start asserted
[45198000 ns] [MONITOR] start asserted
[45203000 ns] [MONITOR] start asserted
[45208000 ns] [MONITOR] start asserted
[45213000 ns] [MONITOR] start asserted
[45218000 ns] [MONITOR] start asserted
[45223000 ns] [MONITOR] start asserted
[45228000 ns] [MONITOR] start asserted
[45233000 ns] [MONITOR] start asserted
[45238000 ns] [MONITOR] start asserted
[45243000 ns] [MONITOR] start asserted
[45248000 ns] [MONITOR] start asserted
[45253000 ns] [MONITOR] start asserted
[45258000 ns] [MONITOR] start asserted
[45263000 ns] [MONITOR] start asserted
[45268000 ns] [MONITOR] start asserted
[45273000 ns] [MONITOR] start asserted
[45278000 ns] [MONITOR] start asserted
[45283000 ns] [MONITOR] start asserted
[45288000 ns] [MONITOR] start asserted
[45293000 ns] [MONITOR] start asserted
[45298000 ns] [MONITOR] start asserted
[45303000 ns] [MONITOR] start asserted
[45308000 ns] [MONITOR] start asserted
[45313000 ns] [MONITOR] start asserted
[45318000 ns] [MONITOR] start asserted
[45323000 ns] [MONITOR] start asserted
[45328000 ns] [MONITOR] start asserted
[45333000 ns] [MONITOR] start asserted
[45338000 ns] [MONITOR] start asserted
[45343000 ns] [MONITOR] start asserted
[45348000 ns] [MONITOR] start asserted
[45353000 ns] [MONITOR] start asserted
[45358000 ns] [MONITOR] start asserted
[45363000 ns] [MONITOR] start asserted
[45368000 ns] [MONITOR] start asserted
[45373000 ns] [MONITOR] start asserted
[45378000 ns] [MONITOR] start asserted
[45383000 ns] [MONITOR] start asserted
[45388000 ns] [MONITOR] start asserted
[45393000 ns] [MONITOR] start asserted
[45398000 ns] [MONITOR] start asserted
[45403000 ns] [MONITOR] start asserted
[45408000 ns] [MONITOR] start asserted
[45413000 ns] [MONITOR] start asserted
[45418000 ns] [MONITOR] start asserted
[45423000 ns] [MONITOR] start asserted
[45428000 ns] [MONITOR] start asserted
[45433000 ns] [MONITOR] start asserted
[45438000 ns] [MONITOR] start asserted
[45443000 ns] [MONITOR] start asserted
[45448000 ns] [MONITOR] start asserted
[45453000 ns] [MONITOR] start asserted
[45458000 ns] [MONITOR] start asserted
[45463000 ns] [MONITOR] start asserted
[45468000 ns] [MONITOR] start asserted
[45473000 ns] [MONITOR] start asserted
[45478000 ns] [MONITOR] start asserted
[45483000 ns] [MONITOR] start asserted
[45488000 ns] [MONITOR] start asserted
[45493000 ns] [MONITOR] start asserted
[45498000 ns] [MONITOR] start asserted
[45503000 ns] [MONITOR] start asserted
[45508000 ns] [MONITOR] start asserted
[45513000 ns] [MONITOR] start asserted
[45518000 ns] [MONITOR] start asserted
[45523000 ns] [MONITOR] start asserted
[45528000 ns] [MONITOR] start asserted
[45533000 ns] [MONITOR] start asserted
[45538000 ns] [MONITOR] start asserted
[45543000 ns] [MONITOR] start asserted
[45548000 ns] [MONITOR] start asserted
[45553000 ns] [MONITOR] start asserted
[45558000 ns] [MONITOR] start asserted
[45563000 ns] [MONITOR] start asserted
[45568000 ns] [MONITOR] start asserted
[45573000 ns] [MONITOR] start asserted
[45578000 ns] [MONITOR] start asserted
[45583000 ns] [MONITOR] start asserted
[45588000 ns] [MONITOR] start asserted
[45593000 ns] [MONITOR] start asserted
[45598000 ns] [MONITOR] start asserted
[45603000 ns] [MONITOR] start asserted
[45608000 ns] [MONITOR] start asserted
[45613000 ns] [MONITOR] start asserted
[45618000 ns] [MONITOR] start asserted
[45623000 ns] [MONITOR] start asserted
[45628000 ns] [MONITOR] start asserted
[45633000 ns] [MONITOR] start asserted
[45638000 ns] [MONITOR] start asserted
[45643000 ns] [MONITOR] start asserted
[45648000 ns] [MONITOR] start asserted
[45653000 ns] [MONITOR] start asserted
[45658000 ns] [MONITOR] start asserted
[45663000 ns] [MONITOR] start asserted
[45668000 ns] [MONITOR] start asserted
[45673000 ns] [MONITOR] start asserted
[45678000 ns] [MONITOR] start asserted
[45683000 ns] [MONITOR] start asserted
[45688000 ns] [MONITOR] start asserted
[45693000 ns] [MONITOR] start asserted
[45698000 ns] [MONITOR] start asserted
[45703000 ns] [MONITOR] start asserted
[45708000 ns] [MONITOR] start asserted
[45713000 ns] [MONITOR] start asserted
[45718000 ns] [MONITOR] start asserted
[45723000 ns] [MONITOR] start asserted
[45728000 ns] [MONITOR] start asserted
[45733000 ns] [MONITOR] start asserted
[45738000 ns] [MONITOR] start asserted
[45743000 ns] [MONITOR] start asserted
[45748000 ns] [MONITOR] start asserted
[45753000 ns] Still waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45753000 ns] [MONITOR] start asserted
[45758000 ns] [MONITOR] start asserted
[45763000 ns] [MONITOR] start asserted
[45768000 ns] [MONITOR] start asserted
[45773000 ns] [MONITOR] start asserted
[45778000 ns] [MONITOR] start asserted
[45783000 ns] [MONITOR] start asserted
[45788000 ns] [MONITOR] start asserted
[45793000 ns] [MONITOR] start asserted
[45798000 ns] [MONITOR] start asserted
[45803000 ns] [MONITOR] start asserted
[45808000 ns] [MONITOR] start asserted
[45813000 ns] [MONITOR] start asserted
[45818000 ns] [MONITOR] start asserted
[45823000 ns] [MONITOR] start asserted
[45828000 ns] [MONITOR] start asserted
[45833000 ns] [MONITOR] start asserted
[45838000 ns] [MONITOR] start asserted
[45843000 ns] [MONITOR] start asserted
[45848000 ns] [MONITOR] start asserted
[45853000 ns] [MONITOR] start asserted
[45858000 ns] [MONITOR] start asserted
[45863000 ns] [MONITOR] start asserted
[45868000 ns] [MONITOR] start asserted
[45873000 ns] [MONITOR] start asserted
[45878000 ns] [MONITOR] start asserted
[45883000 ns] [MONITOR] start asserted
[45888000 ns] [MONITOR] start asserted
[45893000 ns] [MONITOR] start asserted
[45898000 ns] [MONITOR] start asserted
[45903000 ns] [MONITOR] start asserted
[45908000 ns] [MONITOR] start asserted
[45913000 ns] [MONITOR] start asserted
[45918000 ns] [MONITOR] start asserted
[45923000 ns] [MONITOR] start asserted
[45928000 ns] [MONITOR] start asserted
[45933000 ns] [MONITOR] start asserted
[45938000 ns] [MONITOR] start asserted
[45943000 ns] [MONITOR] start asserted
[45948000 ns] [MONITOR] start asserted
[45953000 ns] [MONITOR] start asserted
[45958000 ns] [MONITOR] start asserted
[45963000 ns] [MONITOR] start asserted
[45968000 ns] [MONITOR] start asserted
[45973000 ns] Done or output detected, deasserting start

[45973000 ns] ========== OUTPUT RECEIVED ==========
[45973000 ns] Output is valid!
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45973000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9177
  Total Time       : 45.88 μs
================================================================================

[45973000 ns] [MONITOR] ap_done changed: 0 -> 1
[45973000 ns] [MONITOR] output_valid changed: 0 -> 1
[45973000 ns] [MONITOR] OUTPUT READY! data=0x3ff0
[45978000 ns] [MONITOR] ap_done changed: 1 -> 0
[45978000 ns] [MONITOR] output_valid changed: 1 -> 0
$finish called at time : 46022500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 272
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8369.598 ; gain = 0.000 ; free physical = 891 ; free virtual = 7375
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[88000 ns] Starting inference...
[88000 ns] [MONITOR] start asserted
[93000 ns] [MONITOR] start asserted
[93000 ns] [MONITOR] ap_idle: 1 -> 0
[98000 ns] [MONITOR] start asserted
[103000 ns] START asserted, transmitting data...

[103000 ns] ========== INPUT DATA TRANSMISSION ==========
[103000 ns] Transmitting 1024 pixels via AXI Stream...
[103000 ns] [MONITOR] start asserted
[103000 ns] [MONITOR] Input handshake: data=0x0002 (pixel #0)
[108000 ns] First pixel accepted, continuing...
[108000 ns] [MONITOR] start asserted
[108000 ns] [MONITOR] Input handshake: data=0xfff1 (pixel #1)
[113000 ns] [MONITOR] start asserted
[113000 ns] [MONITOR] Input handshake: data=0x0157 (pixel #2)
[118000 ns] [MONITOR] start asserted
[118000 ns] [MONITOR] Input handshake: data=0xfe55 (pixel #3)
[123000 ns] [MONITOR] start asserted
[128000 ns] [MONITOR] start asserted
[133000 ns] [MONITOR] start asserted
[138000 ns] [MONITOR] start asserted
[143000 ns] [MONITOR] start asserted
[148000 ns] [MONITOR] start asserted
[148000 ns] [MONITOR] Input handshake: data=0xfd46 (pixel #4)
[153000 ns] [MONITOR] start asserted
[158000 ns] [MONITOR] start asserted
[163000 ns] [MONITOR] start asserted
[168000 ns] [MONITOR] start asserted
[173000 ns] [MONITOR] start asserted
[178000 ns] [MONITOR] start asserted
[178000 ns] [MONITOR] Input handshake: data=0xfe44 (pixel #5)
[183000 ns] [MONITOR] start asserted
[188000 ns] [MONITOR] start asserted
[193000 ns] [MONITOR] start asserted
[198000 ns] [MONITOR] start asserted
[203000 ns] [MONITOR] start asserted
[208000 ns] [MONITOR] start asserted
[208000 ns] [MONITOR] Input handshake: data=0x016a (pixel #6)
[213000 ns] [MONITOR] start asserted
[218000 ns] [MONITOR] start asserted
[223000 ns] [MONITOR] start asserted
[228000 ns] [MONITOR] start asserted
[233000 ns] [MONITOR] start asserted
[238000 ns] [MONITOR] start asserted
[238000 ns] [MONITOR] Input handshake: data=0x02ff (pixel #7)
[243000 ns] [MONITOR] start asserted
[248000 ns] [MONITOR] start asserted
[253000 ns] [MONITOR] start asserted
[258000 ns] [MONITOR] start asserted
[263000 ns] [MONITOR] start asserted
[268000 ns] [MONITOR] start asserted
[268000 ns] [MONITOR] Input handshake: data=0x0087 (pixel #8)
[273000 ns] [MONITOR] start asserted
[278000 ns] [MONITOR] start asserted
[283000 ns] [MONITOR] start asserted
[288000 ns] [MONITOR] start asserted
[293000 ns] [MONITOR] start asserted
[298000 ns] [MONITOR] start asserted
[298000 ns] [MONITOR] Input handshake: data=0x00ca (pixel #9)
[303000 ns] [MONITOR] start asserted
[308000 ns] [MONITOR] start asserted
[313000 ns] [MONITOR] start asserted
[318000 ns] [MONITOR] start asserted
[323000 ns] [MONITOR] start asserted
[328000 ns] [MONITOR] start asserted
[328000 ns] [MONITOR] Input handshake: data=0x00b8 (pixel #10)
[333000 ns] [MONITOR] start asserted
[338000 ns] [MONITOR] start asserted
[343000 ns] [MONITOR] start asserted
[348000 ns] [MONITOR] start asserted
[353000 ns] [MONITOR] start asserted
[358000 ns] [MONITOR] start asserted
[358000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #11)
[363000 ns] [MONITOR] start asserted
[368000 ns] [MONITOR] start asserted
[373000 ns] [MONITOR] start asserted
[378000 ns] [MONITOR] start asserted
[383000 ns] [MONITOR] start asserted
[388000 ns] [MONITOR] start asserted
[388000 ns] [MONITOR] Input handshake: data=0xfdf9 (pixel #12)
[393000 ns] [MONITOR] start asserted
[398000 ns] [MONITOR] start asserted
[403000 ns] [MONITOR] start asserted
[408000 ns] [MONITOR] start asserted
[413000 ns] [MONITOR] start asserted
[418000 ns] [MONITOR] start asserted
[418000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #13)
[423000 ns] [MONITOR] start asserted
[428000 ns] [MONITOR] start asserted
[433000 ns] [MONITOR] start asserted
[438000 ns] [MONITOR] start asserted
[443000 ns] [MONITOR] start asserted
[448000 ns] [MONITOR] start asserted
[448000 ns] [MONITOR] Input handshake: data=0x0159 (pixel #14)
[453000 ns] [MONITOR] start asserted
[458000 ns] [MONITOR] start asserted
[463000 ns] [MONITOR] start asserted
[468000 ns] [MONITOR] start asserted
[473000 ns] [MONITOR] start asserted
[478000 ns] [MONITOR] start asserted
[478000 ns] [MONITOR] Input handshake: data=0x009a (pixel #15)
[483000 ns] [MONITOR] start asserted
[488000 ns] [MONITOR] start asserted
[493000 ns] [MONITOR] start asserted
[498000 ns] [MONITOR] start asserted
[503000 ns] [MONITOR] start asserted
[508000 ns] [MONITOR] start asserted
[508000 ns] [MONITOR] Input handshake: data=0xff84 (pixel #16)
[513000 ns] [MONITOR] start asserted
[518000 ns] [MONITOR] start asserted
[523000 ns] [MONITOR] start asserted
[528000 ns] [MONITOR] start asserted
[533000 ns] [MONITOR] start asserted
[538000 ns] [MONITOR] start asserted
[538000 ns] [MONITOR] Input handshake: data=0x017d (pixel #17)
[543000 ns] [MONITOR] start asserted
[548000 ns] [MONITOR] start asserted
[553000 ns] [MONITOR] start asserted
[558000 ns] [MONITOR] start asserted
[563000 ns] [MONITOR] start asserted
[568000 ns] [MONITOR] start asserted
[568000 ns] [MONITOR] Input handshake: data=0x026a (pixel #18)
[573000 ns] [MONITOR] start asserted
[578000 ns] [MONITOR] start asserted
[583000 ns] [MONITOR] start asserted
[588000 ns] [MONITOR] start asserted
[593000 ns] [MONITOR] start asserted
[598000 ns] [MONITOR] start asserted
[598000 ns] [MONITOR] Input handshake: data=0xff74 (pixel #19)
[603000 ns] [MONITOR] start asserted
[608000 ns] [MONITOR] start asserted
[613000 ns] [MONITOR] start asserted
[618000 ns] [MONITOR] start asserted
[623000 ns] [MONITOR] start asserted
[628000 ns] [MONITOR] start asserted
[628000 ns] [MONITOR] Input handshake: data=0xfdc0 (pixel #20)
[633000 ns] [MONITOR] start asserted
[638000 ns] [MONITOR] start asserted
[643000 ns] [MONITOR] start asserted
[648000 ns] [MONITOR] start asserted
[653000 ns] [MONITOR] start asserted
[658000 ns] [MONITOR] start asserted
[658000 ns] [MONITOR] Input handshake: data=0xfd75 (pixel #21)
[663000 ns] [MONITOR] start asserted
[668000 ns] [MONITOR] start asserted
[673000 ns] [MONITOR] start asserted
[678000 ns] [MONITOR] start asserted
[683000 ns] [MONITOR] start asserted
[688000 ns] [MONITOR] start asserted
[688000 ns] [MONITOR] Input handshake: data=0xfee9 (pixel #22)
[693000 ns] [MONITOR] start asserted
[698000 ns] [MONITOR] start asserted
[703000 ns] [MONITOR] start asserted
[708000 ns] [MONITOR] start asserted
[713000 ns] [MONITOR] start asserted
[718000 ns] [MONITOR] start asserted
[718000 ns] [MONITOR] Input handshake: data=0x02e6 (pixel #23)
[723000 ns] [MONITOR] start asserted
[728000 ns] [MONITOR] start asserted
[733000 ns] [MONITOR] start asserted
[738000 ns] [MONITOR] start asserted
[743000 ns] [MONITOR] start asserted
[748000 ns] [MONITOR] start asserted
[748000 ns] [MONITOR] Input handshake: data=0x04a3 (pixel #24)
[753000 ns] [MONITOR] start asserted
[758000 ns] [MONITOR] start asserted
[763000 ns] [MONITOR] start asserted
[768000 ns] [MONITOR] start asserted
[773000 ns] [MONITOR] start asserted
[778000 ns] [MONITOR] start asserted
[778000 ns] [MONITOR] Input handshake: data=0x0137 (pixel #25)
[783000 ns] [MONITOR] start asserted
[788000 ns] [MONITOR] start asserted
[793000 ns] [MONITOR] start asserted
[798000 ns] [MONITOR] start asserted
[803000 ns] [MONITOR] start asserted
[808000 ns] [MONITOR] start asserted
[808000 ns] [MONITOR] Input handshake: data=0xfd31 (pixel #26)
[813000 ns] [MONITOR] start asserted
[818000 ns] [MONITOR] start asserted
[823000 ns] [MONITOR] start asserted
[828000 ns] [MONITOR] start asserted
[833000 ns] [MONITOR] start asserted
[838000 ns] [MONITOR] start asserted
[838000 ns] [MONITOR] Input handshake: data=0xfe5f (pixel #27)
[843000 ns] [MONITOR] start asserted
[848000 ns] [MONITOR] start asserted
[853000 ns] [MONITOR] start asserted
[858000 ns] [MONITOR] start asserted
[863000 ns] [MONITOR] start asserted
[868000 ns] [MONITOR] start asserted
[868000 ns] [MONITOR] Input handshake: data=0xfe7c (pixel #28)
[873000 ns] [MONITOR] start asserted
[878000 ns] [MONITOR] start asserted
[883000 ns] [MONITOR] start asserted
[888000 ns] [MONITOR] start asserted
[893000 ns] [MONITOR] start asserted
[898000 ns] [MONITOR] start asserted
[898000 ns] [MONITOR] Input handshake: data=0xfed7 (pixel #29)
[903000 ns] [MONITOR] start asserted
[908000 ns] [MONITOR] start asserted
[913000 ns] [MONITOR] start asserted
[918000 ns] [MONITOR] start asserted
[923000 ns] [MONITOR] start asserted
[928000 ns] [MONITOR] start asserted
[928000 ns] [MONITOR] Input handshake: data=0xff3c (pixel #30)
[933000 ns] [MONITOR] start asserted
[938000 ns] [MONITOR] start asserted
[943000 ns] [MONITOR] start asserted
[948000 ns] [MONITOR] start asserted
[953000 ns] [MONITOR] start asserted
[958000 ns] [MONITOR] start asserted
[958000 ns] [MONITOR] Input handshake: data=0xffeb (pixel #31)
[963000 ns] [MONITOR] start asserted
[968000 ns] [MONITOR] start asserted
[973000 ns] [MONITOR] start asserted
[978000 ns] [MONITOR] start asserted
[983000 ns] [MONITOR] start asserted
[988000 ns] [MONITOR] start asserted
[988000 ns] [MONITOR] Input handshake: data=0x01ad (pixel #32)
[993000 ns] [MONITOR] start asserted
[998000 ns] [MONITOR] start asserted
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8396.598 ; gain = 27.000 ; free physical = 822 ; free virtual = 7359
run 50us
[1003000 ns] [MONITOR] start asserted
[1008000 ns] [MONITOR] start asserted
[1013000 ns] [MONITOR] start asserted
[1018000 ns] [MONITOR] start asserted
[1018000 ns] [MONITOR] Input handshake: data=0x00da (pixel #33)
[1023000 ns] [MONITOR] start asserted
[1028000 ns] [MONITOR] start asserted
[1033000 ns] [MONITOR] start asserted
[1038000 ns] [MONITOR] start asserted
[1043000 ns] [MONITOR] start asserted
[1048000 ns] [MONITOR] start asserted
[1048000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #34)
[1053000 ns] [MONITOR] start asserted
[1058000 ns] [MONITOR] start asserted
[1063000 ns] [MONITOR] start asserted
[1068000 ns] [MONITOR] start asserted
[1073000 ns] [MONITOR] start asserted
[1078000 ns] [MONITOR] start asserted
[1078000 ns] [MONITOR] Input handshake: data=0x0075 (pixel #35)
[1083000 ns] [MONITOR] start asserted
[1088000 ns] [MONITOR] start asserted
[1093000 ns] [MONITOR] start asserted
[1098000 ns] [MONITOR] start asserted
[1103000 ns] [MONITOR] start asserted
[1108000 ns] [MONITOR] start asserted
[1108000 ns] [MONITOR] Input handshake: data=0x01c5 (pixel #36)
[1113000 ns] [MONITOR] start asserted
[1118000 ns] [MONITOR] start asserted
[1123000 ns] [MONITOR] start asserted
[1128000 ns] [MONITOR] start asserted
[1133000 ns] [MONITOR] start asserted
[1138000 ns] [MONITOR] start asserted
[1138000 ns] [MONITOR] Input handshake: data=0x00f7 (pixel #37)
[1143000 ns] [MONITOR] start asserted
[1148000 ns] [MONITOR] start asserted
[1153000 ns] [MONITOR] start asserted
[1158000 ns] [MONITOR] start asserted
[1163000 ns] [MONITOR] start asserted
[1168000 ns] [MONITOR] start asserted
[1168000 ns] [MONITOR] Input handshake: data=0xff10 (pixel #38)
[1173000 ns] [MONITOR] start asserted
[1178000 ns] [MONITOR] start asserted
[1183000 ns] [MONITOR] start asserted
[1188000 ns] [MONITOR] start asserted
[1193000 ns] [MONITOR] start asserted
[1198000 ns] [MONITOR] start asserted
[1198000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #39)
[1203000 ns] [MONITOR] start asserted
[1208000 ns] [MONITOR] start asserted
[1213000 ns] [MONITOR] start asserted
[1218000 ns] [MONITOR] start asserted
[1223000 ns] [MONITOR] start asserted
[1228000 ns] [MONITOR] start asserted
[1228000 ns] [MONITOR] Input handshake: data=0x00b3 (pixel #40)
[1233000 ns] [MONITOR] start asserted
[1238000 ns] [MONITOR] start asserted
[1243000 ns] [MONITOR] start asserted
[1248000 ns] [MONITOR] start asserted
[1253000 ns] [MONITOR] start asserted
[1258000 ns] [MONITOR] start asserted
[1258000 ns] [MONITOR] Input handshake: data=0xff4e (pixel #41)
[1263000 ns] [MONITOR] start asserted
[1268000 ns] [MONITOR] start asserted
[1273000 ns] [MONITOR] start asserted
[1278000 ns] [MONITOR] start asserted
[1283000 ns] [MONITOR] start asserted
[1288000 ns] [MONITOR] start asserted
[1288000 ns] [MONITOR] Input handshake: data=0xff9b (pixel #42)
[1293000 ns] [MONITOR] start asserted
[1298000 ns] [MONITOR] start asserted
[1303000 ns] [MONITOR] start asserted
[1308000 ns] [MONITOR] start asserted
[1313000 ns] [MONITOR] start asserted
[1318000 ns] [MONITOR] start asserted
[1318000 ns] [MONITOR] Input handshake: data=0x0073 (pixel #43)
[1323000 ns] [MONITOR] start asserted
[1328000 ns] [MONITOR] start asserted
[1333000 ns] [MONITOR] start asserted
[1338000 ns] [MONITOR] start asserted
[1343000 ns] [MONITOR] start asserted
[1348000 ns] [MONITOR] start asserted
[1348000 ns] [MONITOR] Input handshake: data=0xfdbd (pixel #44)
[1353000 ns] [MONITOR] start asserted
[1358000 ns] [MONITOR] start asserted
[1363000 ns] [MONITOR] start asserted
[1368000 ns] [MONITOR] start asserted
[1373000 ns] [MONITOR] start asserted
[1378000 ns] [MONITOR] start asserted
[1378000 ns] [MONITOR] Input handshake: data=0xfd27 (pixel #45)
[1383000 ns] [MONITOR] start asserted
[1388000 ns] [MONITOR] start asserted
[1393000 ns] [MONITOR] start asserted
[1398000 ns] [MONITOR] start asserted
[1403000 ns] [MONITOR] start asserted
[1408000 ns] [MONITOR] start asserted
[1408000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #46)
[1413000 ns] [MONITOR] start asserted
[1418000 ns] [MONITOR] start asserted
[1423000 ns] [MONITOR] start asserted
[1428000 ns] [MONITOR] start asserted
[1433000 ns] [MONITOR] start asserted
[1438000 ns] [MONITOR] start asserted
[1438000 ns] [MONITOR] Input handshake: data=0x021d (pixel #47)
[1443000 ns] [MONITOR] start asserted
[1448000 ns] [MONITOR] start asserted
[1453000 ns] [MONITOR] start asserted
[1458000 ns] [MONITOR] start asserted
[1463000 ns] [MONITOR] start asserted
[1468000 ns] [MONITOR] start asserted
[1468000 ns] [MONITOR] Input handshake: data=0x00f5 (pixel #48)
[1473000 ns] [MONITOR] start asserted
[1478000 ns] [MONITOR] start asserted
[1483000 ns] [MONITOR] start asserted
[1488000 ns] [MONITOR] start asserted
[1493000 ns] [MONITOR] start asserted
[1498000 ns] [MONITOR] start asserted
[1498000 ns] [MONITOR] Input handshake: data=0x0137 (pixel #49)
[1503000 ns] [MONITOR] start asserted
[1508000 ns] [MONITOR] start asserted
[1513000 ns] [MONITOR] start asserted
[1518000 ns] [MONITOR] start asserted
[1523000 ns] [MONITOR] start asserted
[1528000 ns] [MONITOR] start asserted
[1528000 ns] [MONITOR] Input handshake: data=0x01ec (pixel #50)
[1533000 ns] [MONITOR] start asserted
[1538000 ns] [MONITOR] start asserted
[1543000 ns] [MONITOR] start asserted
[1548000 ns] [MONITOR] start asserted
[1553000 ns] [MONITOR] start asserted
[1558000 ns] [MONITOR] start asserted
[1558000 ns] [MONITOR] Input handshake: data=0xffb0 (pixel #51)
[1563000 ns] [MONITOR] start asserted
[1568000 ns] [MONITOR] start asserted
[1573000 ns] [MONITOR] start asserted
[1578000 ns] [MONITOR] start asserted
[1583000 ns] [MONITOR] start asserted
[1588000 ns] [MONITOR] start asserted
[1588000 ns] [MONITOR] Input handshake: data=0xff2a (pixel #52)
[1593000 ns] [MONITOR] start asserted
[1598000 ns] [MONITOR] start asserted
[1603000 ns] [MONITOR] start asserted
[1608000 ns] [MONITOR] start asserted
[1613000 ns] [MONITOR] start asserted
[1618000 ns] [MONITOR] start asserted
[1618000 ns] [MONITOR] Input handshake: data=0xff68 (pixel #53)
[1623000 ns] [MONITOR] start asserted
[1628000 ns] [MONITOR] start asserted
[1633000 ns] [MONITOR] start asserted
[1638000 ns] [MONITOR] start asserted
[1643000 ns] [MONITOR] start asserted
[1648000 ns] [MONITOR] start asserted
[1648000 ns] [MONITOR] Input handshake: data=0xfc9b (pixel #54)
[1653000 ns] [MONITOR] start asserted
[1658000 ns] [MONITOR] start asserted
[1663000 ns] [MONITOR] start asserted
[1668000 ns] [MONITOR] start asserted
[1673000 ns] [MONITOR] start asserted
[1678000 ns] [MONITOR] start asserted
[1678000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #55)
[1683000 ns] [MONITOR] start asserted
[1688000 ns] [MONITOR] start asserted
[1693000 ns] [MONITOR] start asserted
[1698000 ns] [MONITOR] start asserted
[1703000 ns] [MONITOR] start asserted
[1708000 ns] [MONITOR] start asserted
[1708000 ns] [MONITOR] Input handshake: data=0x02fd (pixel #56)
[1713000 ns] [MONITOR] start asserted
[1718000 ns] [MONITOR] start asserted
[1723000 ns] [MONITOR] start asserted
[1728000 ns] [MONITOR] start asserted
[1733000 ns] [MONITOR] start asserted
[1738000 ns] [MONITOR] start asserted
[1738000 ns] [MONITOR] Input handshake: data=0x00cc (pixel #57)
[1743000 ns] [MONITOR] start asserted
[1748000 ns] [MONITOR] start asserted
[1753000 ns] [MONITOR] start asserted
[1758000 ns] [MONITOR] start asserted
[1763000 ns] [MONITOR] start asserted
[1768000 ns] [MONITOR] start asserted
[1768000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #58)
[1773000 ns] [MONITOR] start asserted
[1778000 ns] [MONITOR] start asserted
[1783000 ns] [MONITOR] start asserted
[1788000 ns] [MONITOR] start asserted
[1793000 ns] [MONITOR] start asserted
[1798000 ns] [MONITOR] start asserted
[1798000 ns] [MONITOR] Input handshake: data=0x0128 (pixel #59)
[1803000 ns] [MONITOR] start asserted
[1808000 ns] [MONITOR] start asserted
[1813000 ns] [MONITOR] start asserted
[1818000 ns] [MONITOR] start asserted
[1823000 ns] [MONITOR] start asserted
[1828000 ns] [MONITOR] start asserted
[1828000 ns] [MONITOR] Input handshake: data=0xfe26 (pixel #60)
[1833000 ns] [MONITOR] start asserted
[1838000 ns] [MONITOR] start asserted
[1843000 ns] [MONITOR] start asserted
[1848000 ns] [MONITOR] start asserted
[1853000 ns] [MONITOR] start asserted
[1858000 ns] [MONITOR] start asserted
[1858000 ns] [MONITOR] Input handshake: data=0xfcf1 (pixel #61)
[1863000 ns] [MONITOR] start asserted
[1868000 ns] [MONITOR] start asserted
[1873000 ns] [MONITOR] start asserted
[1878000 ns] [MONITOR] start asserted
[1883000 ns] [MONITOR] start asserted
[1888000 ns] [MONITOR] start asserted
[1888000 ns] [MONITOR] Input handshake: data=0xfd37 (pixel #62)
[1893000 ns] [MONITOR] start asserted
[1898000 ns] [MONITOR] start asserted
[1903000 ns] [MONITOR] start asserted
[1908000 ns] [MONITOR] start asserted
[1913000 ns] [MONITOR] start asserted
[1918000 ns] [MONITOR] start asserted
[1918000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #63)
[1923000 ns] [MONITOR] start asserted
[1928000 ns] [MONITOR] start asserted
[1933000 ns] [MONITOR] start asserted
[1938000 ns] [MONITOR] start asserted
[1943000 ns] [MONITOR] start asserted
[1948000 ns] [MONITOR] start asserted
[1948000 ns] [MONITOR] Input handshake: data=0x02fc (pixel #64)
[1953000 ns] [MONITOR] start asserted
[1958000 ns] [MONITOR] start asserted
[1963000 ns] [MONITOR] start asserted
[1968000 ns] [MONITOR] start asserted
[1973000 ns] [MONITOR] start asserted
[1978000 ns] [MONITOR] start asserted
[1978000 ns] [MONITOR] Input handshake: data=0x0059 (pixel #65)
[1983000 ns] [MONITOR] start asserted
[1988000 ns] [MONITOR] start asserted
[1993000 ns] [MONITOR] start asserted
[1998000 ns] [MONITOR] start asserted
[2003000 ns] [MONITOR] start asserted
[2008000 ns] [MONITOR] start asserted
[2008000 ns] [MONITOR] Input handshake: data=0xff5d (pixel #66)
[2013000 ns] [MONITOR] start asserted
[2018000 ns] [MONITOR] start asserted
[2023000 ns] [MONITOR] start asserted
[2028000 ns] [MONITOR] start asserted
[2033000 ns] [MONITOR] start asserted
[2038000 ns] [MONITOR] start asserted
[2038000 ns] [MONITOR] Input handshake: data=0x003c (pixel #67)
[2043000 ns] [MONITOR] start asserted
[2048000 ns] [MONITOR] start asserted
[2053000 ns] [MONITOR] start asserted
[2058000 ns] [MONITOR] start asserted
[2063000 ns] [MONITOR] start asserted
[2068000 ns] [MONITOR] start asserted
[2068000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #68)
[2073000 ns] [MONITOR] start asserted
[2078000 ns] [MONITOR] start asserted
[2083000 ns] [MONITOR] start asserted
[2088000 ns] [MONITOR] start asserted
[2093000 ns] [MONITOR] start asserted
[2098000 ns] [MONITOR] start asserted
[2098000 ns] [MONITOR] Input handshake: data=0x010b (pixel #69)
[2103000 ns] [MONITOR] start asserted
[2108000 ns] [MONITOR] start asserted
[2113000 ns] [MONITOR] start asserted
[2118000 ns] [MONITOR] start asserted
[2123000 ns] [MONITOR] start asserted
[2128000 ns] [MONITOR] start asserted
[2128000 ns] [MONITOR] Input handshake: data=0xff66 (pixel #70)
[2133000 ns] [MONITOR] start asserted
[2138000 ns] [MONITOR] start asserted
[2143000 ns] [MONITOR] start asserted
[2148000 ns] [MONITOR] start asserted
[2153000 ns] [MONITOR] start asserted
[2158000 ns] [MONITOR] start asserted
[2158000 ns] [MONITOR] Input handshake: data=0xffb7 (pixel #71)
[2163000 ns] [MONITOR] start asserted
[2168000 ns] [MONITOR] start asserted
[2173000 ns] [MONITOR] start asserted
[2178000 ns] [MONITOR] start asserted
[2183000 ns] [MONITOR] start asserted
[2188000 ns] [MONITOR] start asserted
[2188000 ns] [MONITOR] Input handshake: data=0x0149 (pixel #72)
[2193000 ns] [MONITOR] start asserted
[2198000 ns] [MONITOR] start asserted
[2203000 ns] [MONITOR] start asserted
[2208000 ns] [MONITOR] start asserted
[2213000 ns] [MONITOR] start asserted
[2218000 ns] [MONITOR] start asserted
[2218000 ns] [MONITOR] Input handshake: data=0x0171 (pixel #73)
[2223000 ns] [MONITOR] start asserted
[2228000 ns] [MONITOR] start asserted
[2233000 ns] [MONITOR] start asserted
[2238000 ns] [MONITOR] start asserted
[2243000 ns] [MONITOR] start asserted
[2248000 ns] [MONITOR] start asserted
[2248000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #74)
[2253000 ns] [MONITOR] start asserted
[2258000 ns] [MONITOR] start asserted
[2263000 ns] [MONITOR] start asserted
[2268000 ns] [MONITOR] start asserted
[2273000 ns] [MONITOR] start asserted
[2278000 ns] [MONITOR] start asserted
[2278000 ns] [MONITOR] Input handshake: data=0xff3b (pixel #75)
[2283000 ns] [MONITOR] start asserted
[2288000 ns] [MONITOR] start asserted
[2293000 ns] [MONITOR] start asserted
[2298000 ns] [MONITOR] start asserted
[2303000 ns] [MONITOR] start asserted
[2308000 ns] [MONITOR] start asserted
[2308000 ns] [MONITOR] Input handshake: data=0xfde9 (pixel #76)
[2313000 ns] [MONITOR] start asserted
[2318000 ns] [MONITOR] start asserted
[2323000 ns] [MONITOR] start asserted
[2328000 ns] [MONITOR] start asserted
[2333000 ns] [MONITOR] start asserted
[2338000 ns] [MONITOR] start asserted
[2338000 ns] [MONITOR] Input handshake: data=0xfdd5 (pixel #77)
[2343000 ns] [MONITOR] start asserted
[2348000 ns] [MONITOR] start asserted
[2353000 ns] [MONITOR] start asserted
[2358000 ns] [MONITOR] start asserted
[2363000 ns] [MONITOR] start asserted
[2368000 ns] [MONITOR] start asserted
[2368000 ns] [MONITOR] Input handshake: data=0xfe39 (pixel #78)
[2373000 ns] [MONITOR] start asserted
[2378000 ns] [MONITOR] start asserted
[2383000 ns] [MONITOR] start asserted
[2388000 ns] [MONITOR] start asserted
[2393000 ns] [MONITOR] start asserted
[2398000 ns] [MONITOR] start asserted
[2398000 ns] [MONITOR] Input handshake: data=0xffab (pixel #79)
[2403000 ns] [MONITOR] start asserted
[2408000 ns] [MONITOR] start asserted
[2413000 ns] [MONITOR] start asserted
[2418000 ns] [MONITOR] start asserted
[2423000 ns] [MONITOR] start asserted
[2428000 ns] [MONITOR] start asserted
[2428000 ns] [MONITOR] Input handshake: data=0x02a2 (pixel #80)
[2433000 ns] [MONITOR] start asserted
[2438000 ns] [MONITOR] start asserted
[2443000 ns] [MONITOR] start asserted
[2448000 ns] [MONITOR] start asserted
[2453000 ns] [MONITOR] start asserted
[2458000 ns] [MONITOR] start asserted
[2458000 ns] [MONITOR] Input handshake: data=0x025c (pixel #81)
[2463000 ns] [MONITOR] start asserted
[2468000 ns] [MONITOR] start asserted
[2473000 ns] [MONITOR] start asserted
[2478000 ns] [MONITOR] start asserted
[2483000 ns] [MONITOR] start asserted
[2488000 ns] [MONITOR] start asserted
[2488000 ns] [MONITOR] Input handshake: data=0x0099 (pixel #82)
[2493000 ns] [MONITOR] start asserted
[2498000 ns] [MONITOR] start asserted
[2503000 ns] [MONITOR] start asserted
[2508000 ns] [MONITOR] start asserted
[2513000 ns] [MONITOR] start asserted
[2518000 ns] [MONITOR] start asserted
[2518000 ns] [MONITOR] Input handshake: data=0xffad (pixel #83)
[2523000 ns] [MONITOR] start asserted
[2528000 ns] [MONITOR] start asserted
[2533000 ns] [MONITOR] start asserted
[2538000 ns] [MONITOR] start asserted
[2543000 ns] [MONITOR] start asserted
[2548000 ns] [MONITOR] start asserted
[2548000 ns] [MONITOR] Input handshake: data=0xfd0e (pixel #84)
[2553000 ns] [MONITOR] start asserted
[2558000 ns] [MONITOR] start asserted
[2563000 ns] [MONITOR] start asserted
[2568000 ns] [MONITOR] start asserted
[2573000 ns] [MONITOR] start asserted
[2578000 ns] [MONITOR] start asserted
[2578000 ns] [MONITOR] Input handshake: data=0xfe55 (pixel #85)
[2583000 ns] [MONITOR] start asserted
[2588000 ns] [MONITOR] start asserted
[2593000 ns] [MONITOR] start asserted
[2598000 ns] [MONITOR] start asserted
[2603000 ns] [MONITOR] start asserted
[2608000 ns] [MONITOR] start asserted
[2608000 ns] [MONITOR] Input handshake: data=0x019d (pixel #86)
[2613000 ns] [MONITOR] start asserted
[2618000 ns] [MONITOR] start asserted
[2623000 ns] [MONITOR] start asserted
[2628000 ns] [MONITOR] start asserted
[2633000 ns] [MONITOR] start asserted
[2638000 ns] [MONITOR] start asserted
[2638000 ns] [MONITOR] Input handshake: data=0x0128 (pixel #87)
[2643000 ns] [MONITOR] start asserted
[2648000 ns] [MONITOR] start asserted
[2653000 ns] [MONITOR] start asserted
[2658000 ns] [MONITOR] start asserted
[2663000 ns] [MONITOR] start asserted
[2668000 ns] [MONITOR] start asserted
[2668000 ns] [MONITOR] Input handshake: data=0x0095 (pixel #88)
[2673000 ns] [MONITOR] start asserted
[2678000 ns] [MONITOR] start asserted
[2683000 ns] [MONITOR] start asserted
[2688000 ns] [MONITOR] start asserted
[2693000 ns] [MONITOR] start asserted
[2698000 ns] [MONITOR] start asserted
[2698000 ns] [MONITOR] Input handshake: data=0x009c (pixel #89)
[2703000 ns] [MONITOR] start asserted
[2708000 ns] [MONITOR] start asserted
[2713000 ns] [MONITOR] start asserted
[2718000 ns] [MONITOR] start asserted
[2723000 ns] [MONITOR] start asserted
[2728000 ns] [MONITOR] start asserted
[2728000 ns] [MONITOR] Input handshake: data=0xffc5 (pixel #90)
[2733000 ns] [MONITOR] start asserted
[2738000 ns] [MONITOR] start asserted
[2743000 ns] [MONITOR] start asserted
[2748000 ns] [MONITOR] start asserted
[2753000 ns] [MONITOR] start asserted
[2758000 ns] [MONITOR] start asserted
[2758000 ns] [MONITOR] Input handshake: data=0xfffb (pixel #91)
[2763000 ns] [MONITOR] start asserted
[2768000 ns] [MONITOR] start asserted
[2773000 ns] [MONITOR] start asserted
[2778000 ns] [MONITOR] start asserted
[2783000 ns] [MONITOR] start asserted
[2788000 ns] [MONITOR] start asserted
[2788000 ns] [MONITOR] Input handshake: data=0xff3b (pixel #92)
[2793000 ns] [MONITOR] start asserted
[2798000 ns] [MONITOR] start asserted
[2803000 ns] [MONITOR] start asserted
[2808000 ns] [MONITOR] start asserted
[2813000 ns] [MONITOR] start asserted
[2818000 ns] [MONITOR] start asserted
[2818000 ns] [MONITOR] Input handshake: data=0x00cc (pixel #93)
[2823000 ns] [MONITOR] start asserted
[2828000 ns] [MONITOR] start asserted
[2833000 ns] [MONITOR] start asserted
[2838000 ns] [MONITOR] start asserted
[2843000 ns] [MONITOR] start asserted
[2848000 ns] [MONITOR] start asserted
[2848000 ns] [MONITOR] Input handshake: data=0x001a (pixel #94)
[2853000 ns] [MONITOR] start asserted
[2858000 ns] [MONITOR] start asserted
[2863000 ns] [MONITOR] start asserted
[2868000 ns] [MONITOR] start asserted
[2873000 ns] [MONITOR] start asserted
[2878000 ns] [MONITOR] start asserted
[2878000 ns] [MONITOR] Input handshake: data=0xfdc7 (pixel #95)
[2883000 ns] [MONITOR] start asserted
[2888000 ns] [MONITOR] start asserted
[2893000 ns] [MONITOR] start asserted
[2898000 ns] [MONITOR] start asserted
[2903000 ns] [MONITOR] start asserted
[2908000 ns] [MONITOR] start asserted
[2908000 ns] [MONITOR] Input handshake: data=0xffff (pixel #96)
[2913000 ns] [MONITOR] start asserted
[2918000 ns] [MONITOR] start asserted
[2923000 ns] [MONITOR] start asserted
[2928000 ns] [MONITOR] start asserted
[2933000 ns] [MONITOR] start asserted
[2938000 ns] [MONITOR] start asserted
[2938000 ns] [MONITOR] Input handshake: data=0x007c (pixel #97)
[2943000 ns] [MONITOR] start asserted
[2948000 ns] [MONITOR] start asserted
[2953000 ns] [MONITOR] start asserted
[2958000 ns] [MONITOR] start asserted
[2963000 ns] [MONITOR] start asserted
[2968000 ns] [MONITOR] start asserted
[2968000 ns] [MONITOR] Input handshake: data=0x0267 (pixel #98)
[2973000 ns] [MONITOR] start asserted
[2978000 ns] [MONITOR] start asserted
[2983000 ns] [MONITOR] start asserted
[2988000 ns] [MONITOR] start asserted
[2993000 ns] [MONITOR] start asserted
[2998000 ns] [MONITOR] start asserted
[2998000 ns] [MONITOR] Input handshake: data=0x01de (pixel #99)
[3003000 ns] [MONITOR] start asserted
[3008000 ns] [MONITOR] start asserted
[3013000 ns] [MONITOR] start asserted
[3018000 ns] [MONITOR] start asserted
[3023000 ns] [MONITOR] start asserted
[3028000 ns] [MONITOR] start asserted
[3028000 ns] [MONITOR] Input handshake: data=0xfe7d (pixel #100)
[3033000 ns] [MONITOR] start asserted
[3038000 ns] [MONITOR] start asserted
[3043000 ns] [MONITOR] start asserted
[3048000 ns] [MONITOR] start asserted
[3053000 ns] [MONITOR] start asserted
[3058000 ns] [MONITOR] start asserted
[3058000 ns] [MONITOR] Input handshake: data=0xfca4 (pixel #101)
[3063000 ns] [MONITOR] start asserted
[3068000 ns] [MONITOR] start asserted
[3073000 ns] [MONITOR] start asserted
[3078000 ns] [MONITOR] start asserted
[3083000 ns] [MONITOR] start asserted
[3088000 ns] [MONITOR] start asserted
[3088000 ns] [MONITOR] Input handshake: data=0xfc89 (pixel #102)
[3093000 ns] [MONITOR] start asserted
[3098000 ns] [MONITOR] start asserted
[3103000 ns] [MONITOR] start asserted
[3108000 ns] [MONITOR] start asserted
[3113000 ns] [MONITOR] start asserted
[3118000 ns] [MONITOR] start asserted
[3118000 ns] [MONITOR] Input handshake: data=0xff88 (pixel #103)
[3123000 ns] [MONITOR] start asserted
[3128000 ns] [MONITOR] start asserted
[3133000 ns] [MONITOR] start asserted
[3138000 ns] [MONITOR] start asserted
[3143000 ns] [MONITOR] start asserted
[3148000 ns] [MONITOR] start asserted
[3148000 ns] [MONITOR] Input handshake: data=0x0391 (pixel #104)
[3153000 ns] [MONITOR] start asserted
[3158000 ns] [MONITOR] start asserted
[3163000 ns] [MONITOR] start asserted
[3168000 ns] [MONITOR] start asserted
[3173000 ns] [MONITOR] start asserted
[3178000 ns] [MONITOR] start asserted
[3178000 ns] [MONITOR] Input handshake: data=0x05c0 (pixel #105)
[3183000 ns] [MONITOR] start asserted
[3188000 ns] [MONITOR] start asserted
[3193000 ns] [MONITOR] start asserted
[3198000 ns] [MONITOR] start asserted
[3203000 ns] [MONITOR] start asserted
[3208000 ns] [MONITOR] start asserted
[3208000 ns] [MONITOR] Input handshake: data=0x033e (pixel #106)
[3213000 ns] [MONITOR] start asserted
[3218000 ns] [MONITOR] start asserted
[3223000 ns] [MONITOR] start asserted
[3228000 ns] [MONITOR] start asserted
[3233000 ns] [MONITOR] start asserted
[3238000 ns] [MONITOR] start asserted
[3238000 ns] [MONITOR] Input handshake: data=0xfc29 (pixel #107)
[3243000 ns] [MONITOR] start asserted
[3248000 ns] [MONITOR] start asserted
[3253000 ns] [MONITOR] start asserted
[3258000 ns] [MONITOR] start asserted
[3263000 ns] [MONITOR] start asserted
[3268000 ns] [MONITOR] start asserted
[3268000 ns] [MONITOR] Input handshake: data=0xfa19 (pixel #108)
[3273000 ns] [MONITOR] start asserted
[3278000 ns] [MONITOR] start asserted
[3283000 ns] [MONITOR] start asserted
[3288000 ns] [MONITOR] start asserted
[3293000 ns] [MONITOR] start asserted
[3298000 ns] [MONITOR] start asserted
[3298000 ns] [MONITOR] Input handshake: data=0xfef9 (pixel #109)
[3303000 ns] [MONITOR] start asserted
[3308000 ns] [MONITOR] start asserted
[3313000 ns] [MONITOR] start asserted
[3318000 ns] [MONITOR] start asserted
[3323000 ns] [MONITOR] start asserted
[3328000 ns] [MONITOR] start asserted
[3328000 ns] [MONITOR] Input handshake: data=0x011b (pixel #110)
[3333000 ns] [MONITOR] start asserted
[3338000 ns] [MONITOR] start asserted
[3343000 ns] [MONITOR] start asserted
[3348000 ns] [MONITOR] start asserted
[3353000 ns] [MONITOR] start asserted
[3358000 ns] [MONITOR] start asserted
[3358000 ns] [MONITOR] Input handshake: data=0xffc2 (pixel #111)
[3363000 ns] [MONITOR] start asserted
[3368000 ns] [MONITOR] start asserted
[3373000 ns] [MONITOR] start asserted
[3378000 ns] [MONITOR] start asserted
[3383000 ns] [MONITOR] start asserted
[3388000 ns] [MONITOR] start asserted
[3388000 ns] [MONITOR] Input handshake: data=0x0122 (pixel #112)
[3393000 ns] [MONITOR] start asserted
[3398000 ns] [MONITOR] start asserted
[3403000 ns] [MONITOR] start asserted
[3408000 ns] [MONITOR] start asserted
[3413000 ns] [MONITOR] start asserted
[3418000 ns] [MONITOR] start asserted
[3418000 ns] [MONITOR] Input handshake: data=0x0211 (pixel #113)
[3423000 ns] [MONITOR] start asserted
[3428000 ns] [MONITOR] start asserted
[3433000 ns] [MONITOR] start asserted
[3438000 ns] [MONITOR] start asserted
[3443000 ns] [MONITOR] start asserted
[3448000 ns] [MONITOR] start asserted
[3448000 ns] [MONITOR] Input handshake: data=0x00f4 (pixel #114)
[3453000 ns] [MONITOR] start asserted
[3458000 ns] [MONITOR] start asserted
[3463000 ns] [MONITOR] start asserted
[3468000 ns] [MONITOR] start asserted
[3473000 ns] [MONITOR] start asserted
[3478000 ns] [MONITOR] start asserted
[3478000 ns] [MONITOR] Input handshake: data=0xffe1 (pixel #115)
[3483000 ns] [MONITOR] start asserted
[3488000 ns] [MONITOR] start asserted
[3493000 ns] [MONITOR] start asserted
[3498000 ns] [MONITOR] start asserted
[3503000 ns] [MONITOR] start asserted
[3508000 ns] [MONITOR] start asserted
[3508000 ns] [MONITOR] Input handshake: data=0xfecf (pixel #116)
[3513000 ns] [MONITOR] start asserted
[3518000 ns] [MONITOR] start asserted
[3523000 ns] [MONITOR] start asserted
[3528000 ns] [MONITOR] start asserted
[3533000 ns] [MONITOR] start asserted
[3538000 ns] [MONITOR] start asserted
[3538000 ns] [MONITOR] Input handshake: data=0x00be (pixel #117)
[3543000 ns] [MONITOR] start asserted
[3548000 ns] [MONITOR] start asserted
[3553000 ns] [MONITOR] start asserted
[3558000 ns] [MONITOR] start asserted
[3563000 ns] [MONITOR] start asserted
[3568000 ns] [MONITOR] start asserted
[3568000 ns] [MONITOR] Input handshake: data=0xffc9 (pixel #118)
[3573000 ns] [MONITOR] start asserted
[3578000 ns] [MONITOR] start asserted
[3583000 ns] [MONITOR] start asserted
[3588000 ns] [MONITOR] start asserted
[3593000 ns] [MONITOR] start asserted
[3598000 ns] [MONITOR] start asserted
[3598000 ns] [MONITOR] Input handshake: data=0xfe84 (pixel #119)
[3603000 ns] [MONITOR] start asserted
[3608000 ns] [MONITOR] start asserted
[3613000 ns] [MONITOR] start asserted
[3618000 ns] [MONITOR] start asserted
[3623000 ns] [MONITOR] start asserted
[3628000 ns] [MONITOR] start asserted
[3628000 ns] [MONITOR] Input handshake: data=0xff22 (pixel #120)
[3633000 ns] [MONITOR] start asserted
[3638000 ns] [MONITOR] start asserted
[3643000 ns] [MONITOR] start asserted
[3648000 ns] [MONITOR] start asserted
[3653000 ns] [MONITOR] start asserted
[3658000 ns] [MONITOR] start asserted
[3658000 ns] [MONITOR] Input handshake: data=0x0191 (pixel #121)
[3663000 ns] [MONITOR] start asserted
[3668000 ns] [MONITOR] start asserted
[3673000 ns] [MONITOR] start asserted
[3678000 ns] [MONITOR] start asserted
[3683000 ns] [MONITOR] start asserted
[3688000 ns] [MONITOR] start asserted
[3688000 ns] [MONITOR] Input handshake: data=0x015b (pixel #122)
[3693000 ns] [MONITOR] start asserted
[3698000 ns] [MONITOR] start asserted
[3703000 ns] [MONITOR] start asserted
[3708000 ns] [MONITOR] start asserted
[3713000 ns] [MONITOR] start asserted
[3718000 ns] [MONITOR] start asserted
[3718000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #123)
[3723000 ns] [MONITOR] start asserted
[3728000 ns] [MONITOR] start asserted
[3733000 ns] [MONITOR] start asserted
[3738000 ns] [MONITOR] start asserted
[3743000 ns] [MONITOR] start asserted
[3748000 ns] [MONITOR] start asserted
[3748000 ns] [MONITOR] Input handshake: data=0x000c (pixel #124)
[3753000 ns] [MONITOR] start asserted
[3758000 ns] [MONITOR] start asserted
[3763000 ns] [MONITOR] start asserted
[3768000 ns] [MONITOR] start asserted
[3773000 ns] [MONITOR] start asserted
[3778000 ns] [MONITOR] start asserted
[3778000 ns] [MONITOR] Input handshake: data=0xfe1e (pixel #125)
[3783000 ns] [MONITOR] start asserted
[3788000 ns] [MONITOR] start asserted
[3793000 ns] [MONITOR] start asserted
[3798000 ns] [MONITOR] start asserted
[3803000 ns] [MONITOR] start asserted
[3808000 ns] [MONITOR] start asserted
[3808000 ns] [MONITOR] Input handshake: data=0xfef6 (pixel #126)
[3813000 ns] [MONITOR] start asserted
[3818000 ns] [MONITOR] start asserted
[3823000 ns] [MONITOR] start asserted
[3828000 ns] [MONITOR] start asserted
[3833000 ns] [MONITOR] start asserted
[3838000 ns] [MONITOR] start asserted
[3838000 ns] [MONITOR] Input handshake: data=0x0153 (pixel #127)
[3843000 ns] [MONITOR] start asserted
[3848000 ns] [MONITOR] start asserted
[3853000 ns] [MONITOR] start asserted
[3858000 ns] [MONITOR] start asserted
[3863000 ns] [MONITOR] start asserted
[3868000 ns] [MONITOR] start asserted
[3868000 ns] [MONITOR] Input handshake: data=0xff0c (pixel #128)
[3873000 ns] [MONITOR] start asserted
[3878000 ns] [MONITOR] start asserted
[3883000 ns] [MONITOR] start asserted
[3888000 ns] [MONITOR] start asserted
[3893000 ns] [MONITOR] start asserted
[3898000 ns] [MONITOR] start asserted
[3898000 ns] [MONITOR] Input handshake: data=0x015a (pixel #129)
[3903000 ns] [MONITOR] start asserted
[3908000 ns] [MONITOR] start asserted
[3913000 ns] [MONITOR] start asserted
[3918000 ns] [MONITOR] start asserted
[3923000 ns] [MONITOR] start asserted
[3928000 ns] [MONITOR] start asserted
[3928000 ns] [MONITOR] Input handshake: data=0x01a3 (pixel #130)
[3933000 ns] [MONITOR] start asserted
[3938000 ns] [MONITOR] start asserted
[3943000 ns] [MONITOR] start asserted
[3948000 ns] [MONITOR] start asserted
[3953000 ns] [MONITOR] start asserted
[3958000 ns] [MONITOR] start asserted
[3958000 ns] [MONITOR] Input handshake: data=0xfe1b (pixel #131)
[3963000 ns] [MONITOR] start asserted
[3968000 ns] [MONITOR] start asserted
[3973000 ns] [MONITOR] start asserted
[3978000 ns] [MONITOR] start asserted
[3983000 ns] [MONITOR] start asserted
[3988000 ns] [MONITOR] start asserted
[3988000 ns] [MONITOR] Input handshake: data=0xff18 (pixel #132)
[3993000 ns] [MONITOR] start asserted
[3998000 ns] [MONITOR] start asserted
[4003000 ns] [MONITOR] start asserted
[4008000 ns] [MONITOR] start asserted
[4013000 ns] [MONITOR] start asserted
[4018000 ns] [MONITOR] start asserted
[4018000 ns] [MONITOR] Input handshake: data=0xfde4 (pixel #133)
[4023000 ns] [MONITOR] start asserted
[4028000 ns] [MONITOR] start asserted
[4033000 ns] [MONITOR] start asserted
[4038000 ns] [MONITOR] start asserted
[4043000 ns] [MONITOR] start asserted
[4048000 ns] [MONITOR] start asserted
[4048000 ns] [MONITOR] Input handshake: data=0xfe27 (pixel #134)
[4053000 ns] [MONITOR] start asserted
[4058000 ns] [MONITOR] start asserted
[4063000 ns] [MONITOR] start asserted
[4068000 ns] [MONITOR] start asserted
[4073000 ns] [MONITOR] start asserted
[4078000 ns] [MONITOR] start asserted
[4078000 ns] [MONITOR] Input handshake: data=0x007c (pixel #135)
[4083000 ns] [MONITOR] start asserted
[4088000 ns] [MONITOR] start asserted
[4093000 ns] [MONITOR] start asserted
[4098000 ns] [MONITOR] start asserted
[4103000 ns] [MONITOR] start asserted
[4108000 ns] [MONITOR] start asserted
[4108000 ns] [MONITOR] Input handshake: data=0x0275 (pixel #136)
[4113000 ns] [MONITOR] start asserted
[4118000 ns] [MONITOR] start asserted
[4123000 ns] [MONITOR] start asserted
[4128000 ns] [MONITOR] start asserted
[4133000 ns] [MONITOR] start asserted
[4138000 ns] [MONITOR] start asserted
[4138000 ns] [MONITOR] Input handshake: data=0x02e2 (pixel #137)
[4143000 ns] [MONITOR] start asserted
[4148000 ns] [MONITOR] start asserted
[4153000 ns] [MONITOR] start asserted
[4158000 ns] [MONITOR] start asserted
[4163000 ns] [MONITOR] start asserted
[4168000 ns] [MONITOR] start asserted
[4168000 ns] [MONITOR] Input handshake: data=0x017f (pixel #138)
[4173000 ns] [MONITOR] start asserted
[4178000 ns] [MONITOR] start asserted
[4183000 ns] [MONITOR] start asserted
[4188000 ns] [MONITOR] start asserted
[4193000 ns] [MONITOR] start asserted
[4198000 ns] [MONITOR] start asserted
[4198000 ns] [MONITOR] Input handshake: data=0xff5c (pixel #139)
[4203000 ns] [MONITOR] start asserted
[4208000 ns] [MONITOR] start asserted
[4213000 ns] [MONITOR] start asserted
[4218000 ns] [MONITOR] start asserted
[4223000 ns] [MONITOR] start asserted
[4228000 ns] [MONITOR] start asserted
[4228000 ns] [MONITOR] Input handshake: data=0x0101 (pixel #140)
[4233000 ns] [MONITOR] start asserted
[4238000 ns] [MONITOR] start asserted
[4243000 ns] [MONITOR] start asserted
[4248000 ns] [MONITOR] start asserted
[4253000 ns] [MONITOR] start asserted
[4258000 ns] [MONITOR] start asserted
[4258000 ns] [MONITOR] Input handshake: data=0x00b6 (pixel #141)
[4263000 ns] [MONITOR] start asserted
[4268000 ns] [MONITOR] start asserted
[4273000 ns] [MONITOR] start asserted
[4278000 ns] [MONITOR] start asserted
[4283000 ns] [MONITOR] start asserted
[4288000 ns] [MONITOR] start asserted
[4288000 ns] [MONITOR] Input handshake: data=0xfc68 (pixel #142)
[4293000 ns] [MONITOR] start asserted
[4298000 ns] [MONITOR] start asserted
[4303000 ns] [MONITOR] start asserted
[4308000 ns] [MONITOR] start asserted
[4313000 ns] [MONITOR] start asserted
[4318000 ns] [MONITOR] start asserted
[4318000 ns] [MONITOR] Input handshake: data=0xfe9d (pixel #143)
[4323000 ns] [MONITOR] start asserted
[4328000 ns] [MONITOR] start asserted
[4333000 ns] [MONITOR] start asserted
[4338000 ns] [MONITOR] start asserted
[4343000 ns] [MONITOR] start asserted
[4348000 ns] [MONITOR] start asserted
[4348000 ns] [MONITOR] Input handshake: data=0x01ad (pixel #144)
[4353000 ns] [MONITOR] start asserted
[4358000 ns] [MONITOR] start asserted
[4363000 ns] [MONITOR] start asserted
[4368000 ns] [MONITOR] start asserted
[4373000 ns] [MONITOR] start asserted
[4378000 ns] [MONITOR] start asserted
[4378000 ns] [MONITOR] Input handshake: data=0x0092 (pixel #145)
[4383000 ns] [MONITOR] start asserted
[4388000 ns] [MONITOR] start asserted
[4393000 ns] [MONITOR] start asserted
[4398000 ns] [MONITOR] start asserted
[4403000 ns] [MONITOR] start asserted
[4408000 ns] [MONITOR] start asserted
[4408000 ns] [MONITOR] Input handshake: data=0x0018 (pixel #146)
[4413000 ns] [MONITOR] start asserted
[4418000 ns] [MONITOR] start asserted
[4423000 ns] [MONITOR] start asserted
[4428000 ns] [MONITOR] start asserted
[4433000 ns] [MONITOR] start asserted
[4438000 ns] [MONITOR] start asserted
[4438000 ns] [MONITOR] Input handshake: data=0xff38 (pixel #147)
[4443000 ns] [MONITOR] start asserted
[4448000 ns] [MONITOR] start asserted
[4453000 ns] [MONITOR] start asserted
[4458000 ns] [MONITOR] start asserted
[4463000 ns] [MONITOR] start asserted
[4468000 ns] [MONITOR] start asserted
[4468000 ns] [MONITOR] Input handshake: data=0xfecd (pixel #148)
[4473000 ns] [MONITOR] start asserted
[4478000 ns] [MONITOR] start asserted
[4483000 ns] [MONITOR] start asserted
[4488000 ns] [MONITOR] start asserted
[4493000 ns] [MONITOR] start asserted
[4498000 ns] [MONITOR] start asserted
[4498000 ns] [MONITOR] Input handshake: data=0xfe52 (pixel #149)
[4503000 ns] [MONITOR] start asserted
[4508000 ns] [MONITOR] start asserted
[4513000 ns] [MONITOR] start asserted
[4518000 ns] [MONITOR] start asserted
[4523000 ns] [MONITOR] start asserted
[4528000 ns] [MONITOR] start asserted
[4528000 ns] [MONITOR] Input handshake: data=0x0111 (pixel #150)
[4533000 ns] [MONITOR] start asserted
[4538000 ns] [MONITOR] start asserted
[4543000 ns] [MONITOR] start asserted
[4548000 ns] [MONITOR] start asserted
[4553000 ns] [MONITOR] start asserted
[4558000 ns] [MONITOR] start asserted
[4558000 ns] [MONITOR] Input handshake: data=0x019f (pixel #151)
[4563000 ns] [MONITOR] start asserted
[4568000 ns] [MONITOR] start asserted
[4573000 ns] [MONITOR] start asserted
[4578000 ns] [MONITOR] start asserted
[4583000 ns] [MONITOR] start asserted
[4588000 ns] [MONITOR] start asserted
[4588000 ns] [MONITOR] Input handshake: data=0xff76 (pixel #152)
[4593000 ns] [MONITOR] start asserted
[4598000 ns] [MONITOR] start asserted
[4603000 ns] [MONITOR] start asserted
[4608000 ns] [MONITOR] start asserted
[4613000 ns] [MONITOR] start asserted
[4618000 ns] [MONITOR] start asserted
[4618000 ns] [MONITOR] Input handshake: data=0xffa9 (pixel #153)
[4623000 ns] [MONITOR] start asserted
[4628000 ns] [MONITOR] start asserted
[4633000 ns] [MONITOR] start asserted
[4638000 ns] [MONITOR] start asserted
[4643000 ns] [MONITOR] start asserted
[4648000 ns] [MONITOR] start asserted
[4648000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #154)
[4653000 ns] [MONITOR] start asserted
[4658000 ns] [MONITOR] start asserted
[4663000 ns] [MONITOR] start asserted
[4668000 ns] [MONITOR] start asserted
[4673000 ns] [MONITOR] start asserted
[4678000 ns] [MONITOR] start asserted
[4678000 ns] [MONITOR] Input handshake: data=0xff9d (pixel #155)
[4683000 ns] [MONITOR] start asserted
[4688000 ns] [MONITOR] start asserted
[4693000 ns] [MONITOR] start asserted
[4698000 ns] [MONITOR] start asserted
[4703000 ns] [MONITOR] start asserted
[4708000 ns] [MONITOR] start asserted
[4708000 ns] [MONITOR] Input handshake: data=0xffe3 (pixel #156)
[4713000 ns] [MONITOR] start asserted
[4718000 ns] [MONITOR] start asserted
[4723000 ns] [MONITOR] start asserted
[4728000 ns] [MONITOR] start asserted
[4733000 ns] [MONITOR] start asserted
[4738000 ns] [MONITOR] start asserted
[4738000 ns] [MONITOR] Input handshake: data=0xffda (pixel #157)
[4743000 ns] [MONITOR] start asserted
[4748000 ns] [MONITOR] start asserted
[4753000 ns] [MONITOR] start asserted
[4758000 ns] [MONITOR] start asserted
[4763000 ns] [MONITOR] start asserted
[4768000 ns] [MONITOR] start asserted
[4768000 ns] [MONITOR] Input handshake: data=0xfe95 (pixel #158)
[4773000 ns] [MONITOR] start asserted
[4778000 ns] [MONITOR] start asserted
[4783000 ns] [MONITOR] start asserted
[4788000 ns] [MONITOR] start asserted
[4793000 ns] [MONITOR] start asserted
[4798000 ns] [MONITOR] start asserted
[4798000 ns] [MONITOR] Input handshake: data=0x0052 (pixel #159)
[4803000 ns] [MONITOR] start asserted
[4808000 ns] [MONITOR] start asserted
[4813000 ns] [MONITOR] start asserted
[4818000 ns] [MONITOR] start asserted
[4823000 ns] [MONITOR] start asserted
[4828000 ns] [MONITOR] start asserted
[4828000 ns] [MONITOR] Input handshake: data=0x01a0 (pixel #160)
[4833000 ns] [MONITOR] start asserted
[4838000 ns] [MONITOR] start asserted
[4843000 ns] [MONITOR] start asserted
[4848000 ns] [MONITOR] start asserted
[4853000 ns] [MONITOR] start asserted
[4858000 ns] [MONITOR] start asserted
[4858000 ns] [MONITOR] Input handshake: data=0x011a (pixel #161)
[4863000 ns] [MONITOR] start asserted
[4868000 ns] [MONITOR] start asserted
[4873000 ns] [MONITOR] start asserted
[4878000 ns] [MONITOR] start asserted
[4883000 ns] [MONITOR] start asserted
[4888000 ns] [MONITOR] start asserted
[4888000 ns] [MONITOR] Input handshake: data=0x004d (pixel #162)
[4893000 ns] [MONITOR] start asserted
[4898000 ns] [MONITOR] start asserted
[4903000 ns] [MONITOR] start asserted
[4908000 ns] [MONITOR] start asserted
[4913000 ns] [MONITOR] start asserted
[4918000 ns] [MONITOR] start asserted
[4918000 ns] [MONITOR] Input handshake: data=0xffea (pixel #163)
[4923000 ns] [MONITOR] start asserted
[4928000 ns] [MONITOR] start asserted
[4933000 ns] [MONITOR] start asserted
[4938000 ns] [MONITOR] start asserted
[4943000 ns] [MONITOR] start asserted
[4948000 ns] [MONITOR] start asserted
[4948000 ns] [MONITOR] Input handshake: data=0xff81 (pixel #164)
[4953000 ns] [MONITOR] start asserted
[4958000 ns] [MONITOR] start asserted
[4963000 ns] [MONITOR] start asserted
[4968000 ns] [MONITOR] start asserted
[4973000 ns] [MONITOR] start asserted
[4978000 ns] [MONITOR] start asserted
[4978000 ns] [MONITOR] Input handshake: data=0xffff (pixel #165)
[4983000 ns] [MONITOR] start asserted
[4988000 ns] [MONITOR] start asserted
[4993000 ns] [MONITOR] start asserted
[4998000 ns] [MONITOR] start asserted
[5003000 ns] [MONITOR] start asserted
[5008000 ns] [MONITOR] start asserted
[5008000 ns] [MONITOR] Input handshake: data=0x005a (pixel #166)
[5013000 ns] [MONITOR] start asserted
[5018000 ns] [MONITOR] start asserted
[5023000 ns] [MONITOR] start asserted
[5028000 ns] [MONITOR] start asserted
[5033000 ns] [MONITOR] start asserted
[5038000 ns] [MONITOR] start asserted
[5038000 ns] [MONITOR] Input handshake: data=0xfe87 (pixel #167)
[5043000 ns] [MONITOR] start asserted
[5048000 ns] [MONITOR] start asserted
[5053000 ns] [MONITOR] start asserted
[5058000 ns] [MONITOR] start asserted
[5063000 ns] [MONITOR] start asserted
[5068000 ns] [MONITOR] start asserted
[5068000 ns] [MONITOR] Input handshake: data=0xff65 (pixel #168)
[5073000 ns] [MONITOR] start asserted
[5078000 ns] [MONITOR] start asserted
[5083000 ns] [MONITOR] start asserted
[5088000 ns] [MONITOR] start asserted
[5093000 ns] [MONITOR] start asserted
[5098000 ns] [MONITOR] start asserted
[5098000 ns] [MONITOR] Input handshake: data=0x01af (pixel #169)
[5103000 ns] [MONITOR] start asserted
[5108000 ns] [MONITOR] start asserted
[5113000 ns] [MONITOR] start asserted
[5118000 ns] [MONITOR] start asserted
[5123000 ns] [MONITOR] start asserted
[5128000 ns] [MONITOR] start asserted
[5128000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #170)
[5133000 ns] [MONITOR] start asserted
[5138000 ns] [MONITOR] start asserted
[5143000 ns] [MONITOR] start asserted
[5148000 ns] [MONITOR] start asserted
[5153000 ns] [MONITOR] start asserted
[5158000 ns] [MONITOR] start asserted
[5158000 ns] [MONITOR] Input handshake: data=0xff93 (pixel #171)
[5163000 ns] [MONITOR] start asserted
[5168000 ns] [MONITOR] start asserted
[5173000 ns] [MONITOR] start asserted
[5178000 ns] [MONITOR] start asserted
[5183000 ns] [MONITOR] start asserted
[5188000 ns] [MONITOR] start asserted
[5188000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #172)
[5193000 ns] [MONITOR] start asserted
[5198000 ns] [MONITOR] start asserted
[5203000 ns] [MONITOR] start asserted
[5208000 ns] [MONITOR] start asserted
[5213000 ns] [MONITOR] start asserted
[5218000 ns] [MONITOR] start asserted
[5218000 ns] [MONITOR] Input handshake: data=0xfe0e (pixel #173)
[5223000 ns] [MONITOR] start asserted
[5228000 ns] [MONITOR] start asserted
[5233000 ns] [MONITOR] start asserted
[5238000 ns] [MONITOR] start asserted
[5243000 ns] [MONITOR] start asserted
[5248000 ns] [MONITOR] start asserted
[5248000 ns] [MONITOR] Input handshake: data=0xfee6 (pixel #174)
[5253000 ns] [MONITOR] start asserted
[5258000 ns] [MONITOR] start asserted
[5263000 ns] [MONITOR] start asserted
[5268000 ns] [MONITOR] start asserted
[5273000 ns] [MONITOR] start asserted
[5278000 ns] [MONITOR] start asserted
[5278000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #175)
[5283000 ns] [MONITOR] start asserted
[5288000 ns] [MONITOR] start asserted
[5293000 ns] [MONITOR] start asserted
[5298000 ns] [MONITOR] start asserted
[5303000 ns] [MONITOR] start asserted
[5308000 ns] [MONITOR] start asserted
[5308000 ns] [MONITOR] Input handshake: data=0x0134 (pixel #176)
[5313000 ns] [MONITOR] start asserted
[5318000 ns] [MONITOR] start asserted
[5323000 ns] [MONITOR] start asserted
[5328000 ns] [MONITOR] start asserted
[5333000 ns] [MONITOR] start asserted
[5338000 ns] [MONITOR] start asserted
[5338000 ns] [MONITOR] Input handshake: data=0x01cb (pixel #177)
[5343000 ns] [MONITOR] start asserted
[5348000 ns] [MONITOR] start asserted
[5353000 ns] [MONITOR] start asserted
[5358000 ns] [MONITOR] start asserted
[5363000 ns] [MONITOR] start asserted
[5368000 ns] [MONITOR] start asserted
[5368000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #178)
[5373000 ns] [MONITOR] start asserted
[5378000 ns] [MONITOR] start asserted
[5383000 ns] [MONITOR] start asserted
[5388000 ns] [MONITOR] start asserted
[5393000 ns] [MONITOR] start asserted
[5398000 ns] [MONITOR] start asserted
[5398000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #179)
[5403000 ns] [MONITOR] start asserted
[5408000 ns] [MONITOR] start asserted
[5413000 ns] [MONITOR] start asserted
[5418000 ns] [MONITOR] start asserted
[5423000 ns] [MONITOR] start asserted
[5428000 ns] [MONITOR] start asserted
[5428000 ns] [MONITOR] Input handshake: data=0xfff4 (pixel #180)
[5433000 ns] [MONITOR] start asserted
[5438000 ns] [MONITOR] start asserted
[5443000 ns] [MONITOR] start asserted
[5448000 ns] [MONITOR] start asserted
[5453000 ns] [MONITOR] start asserted
[5458000 ns] [MONITOR] start asserted
[5458000 ns] [MONITOR] Input handshake: data=0x0083 (pixel #181)
[5463000 ns] [MONITOR] start asserted
[5468000 ns] [MONITOR] start asserted
[5473000 ns] [MONITOR] start asserted
[5478000 ns] [MONITOR] start asserted
[5483000 ns] [MONITOR] start asserted
[5488000 ns] [MONITOR] start asserted
[5488000 ns] [MONITOR] Input handshake: data=0x001c (pixel #182)
[5493000 ns] [MONITOR] start asserted
[5498000 ns] [MONITOR] start asserted
[5503000 ns] [MONITOR] start asserted
[5508000 ns] [MONITOR] start asserted
[5513000 ns] [MONITOR] start asserted
[5518000 ns] [MONITOR] start asserted
[5518000 ns] [MONITOR] Input handshake: data=0x0075 (pixel #183)
[5523000 ns] [MONITOR] start asserted
[5528000 ns] [MONITOR] start asserted
[5533000 ns] [MONITOR] start asserted
[5538000 ns] [MONITOR] start asserted
[5543000 ns] [MONITOR] start asserted
[5548000 ns] [MONITOR] start asserted
[5548000 ns] [MONITOR] Input handshake: data=0x0087 (pixel #184)
[5553000 ns] [MONITOR] start asserted
[5558000 ns] [MONITOR] start asserted
[5563000 ns] [MONITOR] start asserted
[5568000 ns] [MONITOR] start asserted
[5573000 ns] [MONITOR] start asserted
[5578000 ns] [MONITOR] start asserted
[5578000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #185)
[5583000 ns] [MONITOR] start asserted
[5588000 ns] [MONITOR] start asserted
[5593000 ns] [MONITOR] start asserted
[5598000 ns] [MONITOR] start asserted
[5603000 ns] [MONITOR] start asserted
[5608000 ns] [MONITOR] start asserted
[5608000 ns] [MONITOR] Input handshake: data=0xffde (pixel #186)
[5613000 ns] [MONITOR] start asserted
[5618000 ns] [MONITOR] start asserted
[5623000 ns] [MONITOR] start asserted
[5628000 ns] [MONITOR] start asserted
[5633000 ns] [MONITOR] start asserted
[5638000 ns] [MONITOR] start asserted
[5638000 ns] [MONITOR] Input handshake: data=0xfd0d (pixel #187)
[5643000 ns] [MONITOR] start asserted
[5648000 ns] [MONITOR] start asserted
[5653000 ns] [MONITOR] start asserted
[5658000 ns] [MONITOR] start asserted
[5663000 ns] [MONITOR] start asserted
[5668000 ns] [MONITOR] start asserted
[5668000 ns] [MONITOR] Input handshake: data=0xfe26 (pixel #188)
[5673000 ns] [MONITOR] start asserted
[5678000 ns] [MONITOR] start asserted
[5683000 ns] [MONITOR] start asserted
[5688000 ns] [MONITOR] start asserted
[5693000 ns] [MONITOR] start asserted
[5698000 ns] [MONITOR] start asserted
[5698000 ns] [MONITOR] Input handshake: data=0xff36 (pixel #189)
[5703000 ns] [MONITOR] start asserted
[5708000 ns] [MONITOR] start asserted
[5713000 ns] [MONITOR] start asserted
[5718000 ns] [MONITOR] start asserted
[5723000 ns] [MONITOR] start asserted
[5728000 ns] [MONITOR] start asserted
[5728000 ns] [MONITOR] Input handshake: data=0xff00 (pixel #190)
[5733000 ns] [MONITOR] start asserted
[5738000 ns] [MONITOR] start asserted
[5743000 ns] [MONITOR] start asserted
[5748000 ns] [MONITOR] start asserted
[5753000 ns] [MONITOR] start asserted
[5758000 ns] [MONITOR] start asserted
[5758000 ns] [MONITOR] Input handshake: data=0x01a2 (pixel #191)
[5763000 ns] [MONITOR] start asserted
[5768000 ns] [MONITOR] start asserted
[5773000 ns] [MONITOR] start asserted
[5778000 ns] [MONITOR] start asserted
[5783000 ns] [MONITOR] start asserted
[5788000 ns] [MONITOR] start asserted
[5788000 ns] [MONITOR] Input handshake: data=0x02d4 (pixel #192)
[5793000 ns] [MONITOR] start asserted
[5798000 ns] [MONITOR] start asserted
[5803000 ns] [MONITOR] start asserted
[5808000 ns] [MONITOR] start asserted
[5813000 ns] [MONITOR] start asserted
[5818000 ns] [MONITOR] start asserted
[5818000 ns] [MONITOR] Input handshake: data=0xff92 (pixel #193)
[5823000 ns] [MONITOR] start asserted
[5828000 ns] [MONITOR] start asserted
[5833000 ns] [MONITOR] start asserted
[5838000 ns] [MONITOR] start asserted
[5843000 ns] [MONITOR] start asserted
[5848000 ns] [MONITOR] start asserted
[5848000 ns] [MONITOR] Input handshake: data=0x00c7 (pixel #194)
[5853000 ns] [MONITOR] start asserted
[5858000 ns] [MONITOR] start asserted
[5863000 ns] [MONITOR] start asserted
[5868000 ns] [MONITOR] start asserted
[5873000 ns] [MONITOR] start asserted
[5878000 ns] [MONITOR] start asserted
[5878000 ns] [MONITOR] Input handshake: data=0x0181 (pixel #195)
[5883000 ns] [MONITOR] start asserted
[5888000 ns] [MONITOR] start asserted
[5893000 ns] [MONITOR] start asserted
[5898000 ns] [MONITOR] start asserted
[5903000 ns] [MONITOR] start asserted
[5908000 ns] [MONITOR] start asserted
[5908000 ns] [MONITOR] Input handshake: data=0xfd3e (pixel #196)
[5913000 ns] [MONITOR] start asserted
[5918000 ns] [MONITOR] start asserted
[5923000 ns] [MONITOR] start asserted
[5928000 ns] [MONITOR] start asserted
[5933000 ns] [MONITOR] start asserted
[5938000 ns] [MONITOR] start asserted
[5938000 ns] [MONITOR] Input handshake: data=0xfdda (pixel #197)
[5943000 ns] [MONITOR] start asserted
[5948000 ns] [MONITOR] start asserted
[5953000 ns] [MONITOR] start asserted
[5958000 ns] [MONITOR] start asserted
[5963000 ns] [MONITOR] start asserted
[5968000 ns] [MONITOR] start asserted
[5968000 ns] [MONITOR] Input handshake: data=0x015e (pixel #198)
[5973000 ns] [MONITOR] start asserted
[5978000 ns] [MONITOR] start asserted
[5983000 ns] [MONITOR] start asserted
[5988000 ns] [MONITOR] start asserted
[5993000 ns] [MONITOR] start asserted
[5998000 ns] [MONITOR] start asserted
[5998000 ns] [MONITOR] Input handshake: data=0x0161 (pixel #199)
[6003000 ns] [MONITOR] start asserted
[6008000 ns] [MONITOR] start asserted
[6013000 ns] [MONITOR] start asserted
[6018000 ns] [MONITOR] start asserted
[6023000 ns] [MONITOR] start asserted
[6028000 ns] [MONITOR] start asserted
[6028000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #200)
[6033000 ns] [MONITOR] start asserted
[6038000 ns] [MONITOR] start asserted
[6043000 ns] [MONITOR] start asserted
[6048000 ns] [MONITOR] start asserted
[6053000 ns] [MONITOR] start asserted
[6058000 ns] [MONITOR] start asserted
[6058000 ns] [MONITOR] Input handshake: data=0x013f (pixel #201)
[6063000 ns] [MONITOR] start asserted
[6068000 ns] [MONITOR] start asserted
[6073000 ns] [MONITOR] start asserted
[6078000 ns] [MONITOR] start asserted
[6083000 ns] [MONITOR] start asserted
[6088000 ns] [MONITOR] start asserted
[6088000 ns] [MONITOR] Input handshake: data=0xff0f (pixel #202)
[6093000 ns] [MONITOR] start asserted
[6098000 ns] [MONITOR] start asserted
[6103000 ns] [MONITOR] start asserted
[6108000 ns] [MONITOR] start asserted
[6113000 ns] [MONITOR] start asserted
[6118000 ns] [MONITOR] start asserted
[6118000 ns] [MONITOR] Input handshake: data=0xffaf (pixel #203)
[6123000 ns] [MONITOR] start asserted
[6128000 ns] [MONITOR] start asserted
[6133000 ns] [MONITOR] start asserted
[6138000 ns] [MONITOR] start asserted
[6143000 ns] [MONITOR] start asserted
[6148000 ns] [MONITOR] start asserted
[6148000 ns] [MONITOR] Input handshake: data=0x017d (pixel #204)
[6153000 ns] [MONITOR] start asserted
[6158000 ns] [MONITOR] start asserted
[6163000 ns] [MONITOR] start asserted
[6168000 ns] [MONITOR] start asserted
[6173000 ns] [MONITOR] start asserted
[6178000 ns] [MONITOR] start asserted
[6178000 ns] [MONITOR] Input handshake: data=0xfe00 (pixel #205)
[6183000 ns] [MONITOR] start asserted
[6188000 ns] [MONITOR] start asserted
[6193000 ns] [MONITOR] start asserted
[6198000 ns] [MONITOR] start asserted
[6203000 ns] [MONITOR] start asserted
[6208000 ns] [MONITOR] start asserted
[6208000 ns] [MONITOR] Input handshake: data=0x0001 (pixel #206)
[6213000 ns] [MONITOR] start asserted
[6218000 ns] [MONITOR] start asserted
[6223000 ns] [MONITOR] start asserted
[6228000 ns] [MONITOR] start asserted
[6233000 ns] [MONITOR] start asserted
[6238000 ns] [MONITOR] start asserted
[6238000 ns] [MONITOR] Input handshake: data=0xffed (pixel #207)
[6243000 ns] [MONITOR] start asserted
[6248000 ns] [MONITOR] start asserted
[6253000 ns] [MONITOR] start asserted
[6258000 ns] [MONITOR] start asserted
[6263000 ns] [MONITOR] start asserted
[6268000 ns] [MONITOR] start asserted
[6268000 ns] [MONITOR] Input handshake: data=0xfe8f (pixel #208)
[6273000 ns] [MONITOR] start asserted
[6278000 ns] [MONITOR] start asserted
[6283000 ns] [MONITOR] start asserted
[6288000 ns] [MONITOR] start asserted
[6293000 ns] [MONITOR] start asserted
[6298000 ns] [MONITOR] start asserted
[6298000 ns] [MONITOR] Input handshake: data=0x0208 (pixel #209)
[6303000 ns] [MONITOR] start asserted
[6308000 ns] [MONITOR] start asserted
[6313000 ns] [MONITOR] start asserted
[6318000 ns] [MONITOR] start asserted
[6323000 ns] [MONITOR] start asserted
[6328000 ns] [MONITOR] start asserted
[6328000 ns] [MONITOR] Input handshake: data=0x00ed (pixel #210)
[6333000 ns] [MONITOR] start asserted
[6338000 ns] [MONITOR] start asserted
[6343000 ns] [MONITOR] start asserted
[6348000 ns] [MONITOR] start asserted
[6353000 ns] [MONITOR] start asserted
[6358000 ns] [MONITOR] start asserted
[6358000 ns] [MONITOR] Input handshake: data=0xfeac (pixel #211)
[6363000 ns] [MONITOR] start asserted
[6368000 ns] [MONITOR] start asserted
[6373000 ns] [MONITOR] start asserted
[6378000 ns] [MONITOR] start asserted
[6383000 ns] [MONITOR] start asserted
[6388000 ns] [MONITOR] start asserted
[6388000 ns] [MONITOR] Input handshake: data=0xfe3a (pixel #212)
[6393000 ns] [MONITOR] start asserted
[6398000 ns] [MONITOR] start asserted
[6403000 ns] [MONITOR] start asserted
[6408000 ns] [MONITOR] start asserted
[6413000 ns] [MONITOR] start asserted
[6418000 ns] [MONITOR] start asserted
[6418000 ns] [MONITOR] Input handshake: data=0xfe37 (pixel #213)
[6423000 ns] [MONITOR] start asserted
[6428000 ns] [MONITOR] start asserted
[6433000 ns] [MONITOR] start asserted
[6438000 ns] [MONITOR] start asserted
[6443000 ns] [MONITOR] start asserted
[6448000 ns] [MONITOR] start asserted
[6448000 ns] [MONITOR] Input handshake: data=0x0179 (pixel #214)
[6453000 ns] [MONITOR] start asserted
[6458000 ns] [MONITOR] start asserted
[6463000 ns] [MONITOR] start asserted
[6468000 ns] [MONITOR] start asserted
[6473000 ns] [MONITOR] start asserted
[6478000 ns] [MONITOR] start asserted
[6478000 ns] [MONITOR] Input handshake: data=0x01e9 (pixel #215)
[6483000 ns] [MONITOR] start asserted
[6488000 ns] [MONITOR] start asserted
[6493000 ns] [MONITOR] start asserted
[6498000 ns] [MONITOR] start asserted
[6503000 ns] [MONITOR] start asserted
[6508000 ns] [MONITOR] start asserted
[6508000 ns] [MONITOR] Input handshake: data=0x008b (pixel #216)
[6513000 ns] [MONITOR] start asserted
[6518000 ns] [MONITOR] start asserted
[6523000 ns] [MONITOR] start asserted
[6528000 ns] [MONITOR] start asserted
[6533000 ns] [MONITOR] start asserted
[6538000 ns] [MONITOR] start asserted
[6538000 ns] [MONITOR] Input handshake: data=0x00e3 (pixel #217)
[6543000 ns] [MONITOR] start asserted
[6548000 ns] [MONITOR] start asserted
[6553000 ns] [MONITOR] start asserted
[6558000 ns] [MONITOR] start asserted
[6563000 ns] [MONITOR] start asserted
[6568000 ns] [MONITOR] start asserted
[6568000 ns] [MONITOR] Input handshake: data=0x00fe (pixel #218)
[6573000 ns] [MONITOR] start asserted
[6578000 ns] [MONITOR] start asserted
[6583000 ns] [MONITOR] start asserted
[6588000 ns] [MONITOR] start asserted
[6593000 ns] [MONITOR] start asserted
[6598000 ns] [MONITOR] start asserted
[6598000 ns] [MONITOR] Input handshake: data=0x00f6 (pixel #219)
[6603000 ns] [MONITOR] start asserted
[6608000 ns] [MONITOR] start asserted
[6613000 ns] [MONITOR] start asserted
[6618000 ns] [MONITOR] start asserted
[6623000 ns] [MONITOR] start asserted
[6628000 ns] [MONITOR] start asserted
[6628000 ns] [MONITOR] Input handshake: data=0xfe41 (pixel #220)
[6633000 ns] [MONITOR] start asserted
[6638000 ns] [MONITOR] start asserted
[6643000 ns] [MONITOR] start asserted
[6648000 ns] [MONITOR] start asserted
[6653000 ns] [MONITOR] start asserted
[6658000 ns] [MONITOR] start asserted
[6658000 ns] [MONITOR] Input handshake: data=0xff87 (pixel #221)
[6663000 ns] [MONITOR] start asserted
[6668000 ns] [MONITOR] start asserted
[6673000 ns] [MONITOR] start asserted
[6678000 ns] [MONITOR] start asserted
[6683000 ns] [MONITOR] start asserted
[6688000 ns] [MONITOR] start asserted
[6688000 ns] [MONITOR] Input handshake: data=0xfed8 (pixel #222)
[6693000 ns] [MONITOR] start asserted
[6698000 ns] [MONITOR] start asserted
[6703000 ns] [MONITOR] start asserted
[6708000 ns] [MONITOR] start asserted
[6713000 ns] [MONITOR] start asserted
[6718000 ns] [MONITOR] start asserted
[6718000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #223)
[6723000 ns] [MONITOR] start asserted
[6728000 ns] [MONITOR] start asserted
[6733000 ns] [MONITOR] start asserted
[6738000 ns] [MONITOR] start asserted
[6743000 ns] [MONITOR] start asserted
[6748000 ns] [MONITOR] start asserted
[6748000 ns] [MONITOR] Input handshake: data=0x015e (pixel #224)
[6753000 ns] [MONITOR] start asserted
[6758000 ns] [MONITOR] start asserted
[6763000 ns] [MONITOR] start asserted
[6768000 ns] [MONITOR] start asserted
[6773000 ns] [MONITOR] start asserted
[6778000 ns] [MONITOR] start asserted
[6778000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #225)
[6783000 ns] [MONITOR] start asserted
[6788000 ns] [MONITOR] start asserted
[6793000 ns] [MONITOR] start asserted
[6798000 ns] [MONITOR] start asserted
[6803000 ns] [MONITOR] start asserted
[6808000 ns] [MONITOR] start asserted
[6808000 ns] [MONITOR] Input handshake: data=0xff5e (pixel #226)
[6813000 ns] [MONITOR] start asserted
[6818000 ns] [MONITOR] start asserted
[6823000 ns] [MONITOR] start asserted
[6828000 ns] [MONITOR] start asserted
[6833000 ns] [MONITOR] start asserted
[6838000 ns] [MONITOR] start asserted
[6838000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #227)
[6843000 ns] [MONITOR] start asserted
[6848000 ns] [MONITOR] start asserted
[6853000 ns] [MONITOR] start asserted
[6858000 ns] [MONITOR] start asserted
[6863000 ns] [MONITOR] start asserted
[6868000 ns] [MONITOR] start asserted
[6868000 ns] [MONITOR] Input handshake: data=0xfec4 (pixel #228)
[6873000 ns] [MONITOR] start asserted
[6878000 ns] [MONITOR] start asserted
[6883000 ns] [MONITOR] start asserted
[6888000 ns] [MONITOR] start asserted
[6893000 ns] [MONITOR] start asserted
[6898000 ns] [MONITOR] start asserted
[6898000 ns] [MONITOR] Input handshake: data=0xff7b (pixel #229)
[6903000 ns] [MONITOR] start asserted
[6908000 ns] [MONITOR] start asserted
[6913000 ns] [MONITOR] start asserted
[6918000 ns] [MONITOR] start asserted
[6923000 ns] [MONITOR] start asserted
[6928000 ns] [MONITOR] start asserted
[6928000 ns] [MONITOR] Input handshake: data=0xffb5 (pixel #230)
[6933000 ns] [MONITOR] start asserted
[6938000 ns] [MONITOR] start asserted
[6943000 ns] [MONITOR] start asserted
[6948000 ns] [MONITOR] start asserted
[6953000 ns] [MONITOR] start asserted
[6958000 ns] [MONITOR] start asserted
[6958000 ns] [MONITOR] Input handshake: data=0x01fd (pixel #231)
[6963000 ns] [MONITOR] start asserted
[6968000 ns] [MONITOR] start asserted
[6973000 ns] [MONITOR] start asserted
[6978000 ns] [MONITOR] start asserted
[6983000 ns] [MONITOR] start asserted
[6988000 ns] [MONITOR] start asserted
[6988000 ns] [MONITOR] Input handshake: data=0x025c (pixel #232)
[6993000 ns] [MONITOR] start asserted
[6998000 ns] [MONITOR] start asserted
[7003000 ns] [MONITOR] start asserted
[7008000 ns] [MONITOR] start asserted
[7013000 ns] [MONITOR] start asserted
[7018000 ns] [MONITOR] start asserted
[7018000 ns] [MONITOR] Input handshake: data=0x0106 (pixel #233)
[7023000 ns] [MONITOR] start asserted
[7028000 ns] [MONITOR] start asserted
[7033000 ns] [MONITOR] start asserted
[7038000 ns] [MONITOR] start asserted
[7043000 ns] [MONITOR] start asserted
[7048000 ns] [MONITOR] start asserted
[7048000 ns] [MONITOR] Input handshake: data=0xff20 (pixel #234)
[7053000 ns] [MONITOR] start asserted
[7058000 ns] [MONITOR] start asserted
[7063000 ns] [MONITOR] start asserted
[7068000 ns] [MONITOR] start asserted
[7073000 ns] [MONITOR] start asserted
[7078000 ns] [MONITOR] start asserted
[7078000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #235)
[7083000 ns] [MONITOR] start asserted
[7088000 ns] [MONITOR] start asserted
[7093000 ns] [MONITOR] start asserted
[7098000 ns] [MONITOR] start asserted
[7103000 ns] [MONITOR] start asserted
[7108000 ns] [MONITOR] start asserted
[7108000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #236)
[7113000 ns] [MONITOR] start asserted
[7118000 ns] [MONITOR] start asserted
[7123000 ns] [MONITOR] start asserted
[7128000 ns] [MONITOR] start asserted
[7133000 ns] [MONITOR] start asserted
[7138000 ns] [MONITOR] start asserted
[7138000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #237)
[7143000 ns] [MONITOR] start asserted
[7148000 ns] [MONITOR] start asserted
[7153000 ns] [MONITOR] start asserted
[7158000 ns] [MONITOR] start asserted
[7163000 ns] [MONITOR] start asserted
[7168000 ns] [MONITOR] start asserted
[7168000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #238)
[7173000 ns] [MONITOR] start asserted
[7178000 ns] [MONITOR] start asserted
[7183000 ns] [MONITOR] start asserted
[7188000 ns] [MONITOR] start asserted
[7193000 ns] [MONITOR] start asserted
[7198000 ns] [MONITOR] start asserted
[7198000 ns] [MONITOR] Input handshake: data=0x0297 (pixel #239)
[7203000 ns] [MONITOR] start asserted
[7208000 ns] [MONITOR] start asserted
[7213000 ns] [MONITOR] start asserted
[7218000 ns] [MONITOR] start asserted
[7223000 ns] [MONITOR] start asserted
[7228000 ns] [MONITOR] start asserted
[7228000 ns] [MONITOR] Input handshake: data=0x0086 (pixel #240)
[7233000 ns] [MONITOR] start asserted
[7238000 ns] [MONITOR] start asserted
[7243000 ns] [MONITOR] start asserted
[7248000 ns] [MONITOR] start asserted
[7253000 ns] [MONITOR] start asserted
[7258000 ns] [MONITOR] start asserted
[7258000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #241)
[7263000 ns] [MONITOR] start asserted
[7268000 ns] [MONITOR] start asserted
[7273000 ns] [MONITOR] start asserted
[7278000 ns] [MONITOR] start asserted
[7283000 ns] [MONITOR] start asserted
[7288000 ns] [MONITOR] start asserted
[7288000 ns] [MONITOR] Input handshake: data=0xffa0 (pixel #242)
[7293000 ns] [MONITOR] start asserted
[7298000 ns] [MONITOR] start asserted
[7303000 ns] [MONITOR] start asserted
[7308000 ns] [MONITOR] start asserted
[7313000 ns] [MONITOR] start asserted
[7318000 ns] [MONITOR] start asserted
[7318000 ns] [MONITOR] Input handshake: data=0xfec1 (pixel #243)
[7323000 ns] [MONITOR] start asserted
[7328000 ns] [MONITOR] start asserted
[7333000 ns] [MONITOR] start asserted
[7338000 ns] [MONITOR] start asserted
[7343000 ns] [MONITOR] start asserted
[7348000 ns] [MONITOR] start asserted
[7348000 ns] [MONITOR] Input handshake: data=0xff56 (pixel #244)
[7353000 ns] [MONITOR] start asserted
[7358000 ns] [MONITOR] start asserted
[7363000 ns] [MONITOR] start asserted
[7368000 ns] [MONITOR] start asserted
[7373000 ns] [MONITOR] start asserted
[7378000 ns] [MONITOR] start asserted
[7378000 ns] [MONITOR] Input handshake: data=0x0032 (pixel #245)
[7383000 ns] [MONITOR] start asserted
[7388000 ns] [MONITOR] start asserted
[7393000 ns] [MONITOR] start asserted
[7398000 ns] [MONITOR] start asserted
[7403000 ns] [MONITOR] start asserted
[7408000 ns] [MONITOR] start asserted
[7408000 ns] [MONITOR] Input handshake: data=0x021c (pixel #246)
[7413000 ns] [MONITOR] start asserted
[7418000 ns] [MONITOR] start asserted
[7423000 ns] [MONITOR] start asserted
[7428000 ns] [MONITOR] start asserted
[7433000 ns] [MONITOR] start asserted
[7438000 ns] [MONITOR] start asserted
[7438000 ns] [MONITOR] Input handshake: data=0xffed (pixel #247)
[7443000 ns] [MONITOR] start asserted
[7448000 ns] [MONITOR] start asserted
[7453000 ns] [MONITOR] start asserted
[7458000 ns] [MONITOR] start asserted
[7463000 ns] [MONITOR] start asserted
[7468000 ns] [MONITOR] start asserted
[7468000 ns] [MONITOR] Input handshake: data=0xfcab (pixel #248)
[7473000 ns] [MONITOR] start asserted
[7478000 ns] [MONITOR] start asserted
[7483000 ns] [MONITOR] start asserted
[7488000 ns] [MONITOR] start asserted
[7493000 ns] [MONITOR] start asserted
[7498000 ns] [MONITOR] start asserted
[7498000 ns] [MONITOR] Input handshake: data=0x0011 (pixel #249)
[7503000 ns] [MONITOR] start asserted
[7508000 ns] [MONITOR] start asserted
[7513000 ns] [MONITOR] start asserted
[7518000 ns] [MONITOR] start asserted
[7523000 ns] [MONITOR] start asserted
[7528000 ns] [MONITOR] start asserted
[7528000 ns] [MONITOR] Input handshake: data=0x0281 (pixel #250)
[7533000 ns] [MONITOR] start asserted
[7538000 ns] [MONITOR] start asserted
[7543000 ns] [MONITOR] start asserted
[7548000 ns] [MONITOR] start asserted
[7553000 ns] [MONITOR] start asserted
[7558000 ns] [MONITOR] start asserted
[7558000 ns] [MONITOR] Input handshake: data=0x0263 (pixel #251)
[7563000 ns] [MONITOR] start asserted
[7568000 ns] [MONITOR] start asserted
[7573000 ns] [MONITOR] start asserted
[7578000 ns] [MONITOR] start asserted
[7583000 ns] [MONITOR] start asserted
[7588000 ns] [MONITOR] start asserted
[7588000 ns] [MONITOR] Input handshake: data=0x0100 (pixel #252)
[7593000 ns] [MONITOR] start asserted
[7598000 ns] [MONITOR] start asserted
[7603000 ns] [MONITOR] start asserted
[7608000 ns] [MONITOR] start asserted
[7613000 ns] [MONITOR] start asserted
[7618000 ns] [MONITOR] start asserted
[7618000 ns] [MONITOR] Input handshake: data=0xfdb8 (pixel #253)
[7623000 ns] [MONITOR] start asserted
[7628000 ns] [MONITOR] start asserted
[7633000 ns] [MONITOR] start asserted
[7638000 ns] [MONITOR] start asserted
[7643000 ns] [MONITOR] start asserted
[7648000 ns] [MONITOR] start asserted
[7648000 ns] [MONITOR] Input handshake: data=0xff1a (pixel #254)
[7653000 ns] [MONITOR] start asserted
[7658000 ns] [MONITOR] start asserted
[7663000 ns] [MONITOR] start asserted
[7668000 ns] [MONITOR] start asserted
[7673000 ns] [MONITOR] start asserted
[7678000 ns] [MONITOR] start asserted
[7678000 ns] [MONITOR] Input handshake: data=0x0086 (pixel #255)
[7683000 ns] [MONITOR] start asserted
[7688000 ns] [MONITOR] start asserted
[7693000 ns] [MONITOR] start asserted
[7698000 ns] [MONITOR] start asserted
[7703000 ns] [MONITOR] start asserted
[7708000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[7708000 ns] [MONITOR] start asserted
[7708000 ns] [MONITOR] Input handshake: data=0xffb2 (pixel #256)
[7713000 ns] [MONITOR] start asserted
[7718000 ns] [MONITOR] start asserted
[7723000 ns] [MONITOR] start asserted
[7728000 ns] [MONITOR] start asserted
[7733000 ns] [MONITOR] start asserted
[7738000 ns] [MONITOR] start asserted
[7738000 ns] [MONITOR] Input handshake: data=0xffad (pixel #257)
[7743000 ns] [MONITOR] start asserted
[7748000 ns] [MONITOR] start asserted
[7753000 ns] [MONITOR] start asserted
[7758000 ns] [MONITOR] start asserted
[7763000 ns] [MONITOR] start asserted
[7768000 ns] [MONITOR] start asserted
[7768000 ns] [MONITOR] Input handshake: data=0x014a (pixel #258)
[7773000 ns] [MONITOR] start asserted
[7778000 ns] [MONITOR] start asserted
[7783000 ns] [MONITOR] start asserted
[7788000 ns] [MONITOR] start asserted
[7793000 ns] [MONITOR] start asserted
[7798000 ns] [MONITOR] start asserted
[7798000 ns] [MONITOR] Input handshake: data=0xfe32 (pixel #259)
[7803000 ns] [MONITOR] start asserted
[7808000 ns] [MONITOR] start asserted
[7813000 ns] [MONITOR] start asserted
[7818000 ns] [MONITOR] start asserted
[7823000 ns] [MONITOR] start asserted
[7828000 ns] [MONITOR] start asserted
[7828000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #260)
[7833000 ns] [MONITOR] start asserted
[7838000 ns] [MONITOR] start asserted
[7843000 ns] [MONITOR] start asserted
[7848000 ns] [MONITOR] start asserted
[7853000 ns] [MONITOR] start asserted
[7858000 ns] [MONITOR] start asserted
[7858000 ns] [MONITOR] Input handshake: data=0x0047 (pixel #261)
[7863000 ns] [MONITOR] start asserted
[7868000 ns] [MONITOR] start asserted
[7873000 ns] [MONITOR] start asserted
[7878000 ns] [MONITOR] start asserted
[7883000 ns] [MONITOR] start asserted
[7888000 ns] [MONITOR] start asserted
[7888000 ns] [MONITOR] Input handshake: data=0xfebb (pixel #262)
[7893000 ns] [MONITOR] start asserted
[7898000 ns] [MONITOR] start asserted
[7903000 ns] [MONITOR] start asserted
[7908000 ns] [MONITOR] start asserted
[7913000 ns] [MONITOR] start asserted
[7918000 ns] [MONITOR] start asserted
[7918000 ns] [MONITOR] Input handshake: data=0x001f (pixel #263)
[7923000 ns] [MONITOR] start asserted
[7928000 ns] [MONITOR] start asserted
[7933000 ns] [MONITOR] start asserted
[7938000 ns] [MONITOR] start asserted
[7943000 ns] [MONITOR] start asserted
[7948000 ns] [MONITOR] start asserted
[7948000 ns] [MONITOR] Input handshake: data=0x00c6 (pixel #264)
[7953000 ns] [MONITOR] start asserted
[7958000 ns] [MONITOR] start asserted
[7963000 ns] [MONITOR] start asserted
[7968000 ns] [MONITOR] start asserted
[7973000 ns] [MONITOR] start asserted
[7978000 ns] [MONITOR] start asserted
[7978000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #265)
[7983000 ns] [MONITOR] start asserted
[7988000 ns] [MONITOR] start asserted
[7993000 ns] [MONITOR] start asserted
[7998000 ns] [MONITOR] start asserted
[8003000 ns] [MONITOR] start asserted
[8008000 ns] [MONITOR] start asserted
[8008000 ns] [MONITOR] Input handshake: data=0x00e7 (pixel #266)
[8013000 ns] [MONITOR] start asserted
[8018000 ns] [MONITOR] start asserted
[8023000 ns] [MONITOR] start asserted
[8028000 ns] [MONITOR] start asserted
[8033000 ns] [MONITOR] start asserted
[8038000 ns] [MONITOR] start asserted
[8038000 ns] [MONITOR] Input handshake: data=0xff3f (pixel #267)
[8043000 ns] [MONITOR] start asserted
[8048000 ns] [MONITOR] start asserted
[8053000 ns] [MONITOR] start asserted
[8058000 ns] [MONITOR] start asserted
[8063000 ns] [MONITOR] start asserted
[8068000 ns] [MONITOR] start asserted
[8068000 ns] [MONITOR] Input handshake: data=0xff6e (pixel #268)
[8073000 ns] [MONITOR] start asserted
[8078000 ns] [MONITOR] start asserted
[8083000 ns] [MONITOR] start asserted
[8088000 ns] [MONITOR] start asserted
[8093000 ns] [MONITOR] start asserted
[8098000 ns] [MONITOR] start asserted
[8098000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #269)
[8103000 ns] [MONITOR] start asserted
[8108000 ns] [MONITOR] start asserted
[8113000 ns] [MONITOR] start asserted
[8118000 ns] [MONITOR] start asserted
[8123000 ns] [MONITOR] start asserted
[8128000 ns] [MONITOR] start asserted
[8128000 ns] [MONITOR] Input handshake: data=0xfe62 (pixel #270)
[8133000 ns] [MONITOR] start asserted
[8138000 ns] [MONITOR] start asserted
[8143000 ns] [MONITOR] start asserted
[8148000 ns] [MONITOR] start asserted
[8153000 ns] [MONITOR] start asserted
[8158000 ns] [MONITOR] start asserted
[8158000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #271)
[8163000 ns] [MONITOR] start asserted
[8168000 ns] [MONITOR] start asserted
[8173000 ns] [MONITOR] start asserted
[8178000 ns] [MONITOR] start asserted
[8183000 ns] [MONITOR] start asserted
[8188000 ns] [MONITOR] start asserted
[8188000 ns] [MONITOR] Input handshake: data=0x00d9 (pixel #272)
[8193000 ns] [MONITOR] start asserted
[8198000 ns] [MONITOR] start asserted
[8203000 ns] [MONITOR] start asserted
[8208000 ns] [MONITOR] start asserted
[8213000 ns] [MONITOR] start asserted
[8218000 ns] [MONITOR] start asserted
[8218000 ns] [MONITOR] Input handshake: data=0x0284 (pixel #273)
[8223000 ns] [MONITOR] start asserted
[8228000 ns] [MONITOR] start asserted
[8233000 ns] [MONITOR] start asserted
[8238000 ns] [MONITOR] start asserted
[8243000 ns] [MONITOR] start asserted
[8248000 ns] [MONITOR] start asserted
[8248000 ns] [MONITOR] Input handshake: data=0x0068 (pixel #274)
[8253000 ns] [MONITOR] start asserted
[8258000 ns] [MONITOR] start asserted
[8263000 ns] [MONITOR] start asserted
[8268000 ns] [MONITOR] start asserted
[8273000 ns] [MONITOR] start asserted
[8278000 ns] [MONITOR] start asserted
[8278000 ns] [MONITOR] Input handshake: data=0xfed0 (pixel #275)
[8283000 ns] [MONITOR] start asserted
[8288000 ns] [MONITOR] start asserted
[8293000 ns] [MONITOR] start asserted
[8298000 ns] [MONITOR] start asserted
[8303000 ns] [MONITOR] start asserted
[8308000 ns] [MONITOR] start asserted
[8308000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #276)
[8313000 ns] [MONITOR] start asserted
[8318000 ns] [MONITOR] start asserted
[8323000 ns] [MONITOR] start asserted
[8328000 ns] [MONITOR] start asserted
[8333000 ns] [MONITOR] start asserted
[8338000 ns] [MONITOR] start asserted
[8338000 ns] [MONITOR] Input handshake: data=0x005f (pixel #277)
[8343000 ns] [MONITOR] start asserted
[8348000 ns] [MONITOR] start asserted
[8353000 ns] [MONITOR] start asserted
[8358000 ns] [MONITOR] start asserted
[8363000 ns] [MONITOR] start asserted
[8368000 ns] [MONITOR] start asserted
[8368000 ns] [MONITOR] Input handshake: data=0x00d6 (pixel #278)
[8373000 ns] [MONITOR] start asserted
[8378000 ns] [MONITOR] start asserted
[8383000 ns] [MONITOR] start asserted
[8388000 ns] [MONITOR] start asserted
[8393000 ns] [MONITOR] start asserted
[8398000 ns] [MONITOR] start asserted
[8398000 ns] [MONITOR] Input handshake: data=0x0407 (pixel #279)
[8403000 ns] [MONITOR] start asserted
[8408000 ns] [MONITOR] start asserted
[8413000 ns] [MONITOR] start asserted
[8418000 ns] [MONITOR] start asserted
[8423000 ns] [MONITOR] start asserted
[8428000 ns] [MONITOR] start asserted
[8428000 ns] [MONITOR] Input handshake: data=0x01a2 (pixel #280)
[8433000 ns] [MONITOR] start asserted
[8438000 ns] [MONITOR] start asserted
[8443000 ns] [MONITOR] start asserted
[8448000 ns] [MONITOR] start asserted
[8453000 ns] [MONITOR] start asserted
[8458000 ns] [MONITOR] start asserted
[8458000 ns] [MONITOR] Input handshake: data=0xfefa (pixel #281)
[8463000 ns] [MONITOR] start asserted
[8468000 ns] [MONITOR] start asserted
[8473000 ns] [MONITOR] start asserted
[8478000 ns] [MONITOR] start asserted
[8483000 ns] [MONITOR] start asserted
[8488000 ns] [MONITOR] start asserted
[8488000 ns] [MONITOR] Input handshake: data=0xfd6f (pixel #282)
[8493000 ns] [MONITOR] start asserted
[8498000 ns] [MONITOR] start asserted
[8503000 ns] [MONITOR] start asserted
[8508000 ns] [MONITOR] start asserted
[8513000 ns] [MONITOR] start asserted
[8518000 ns] [MONITOR] start asserted
[8518000 ns] [MONITOR] Input handshake: data=0xfb52 (pixel #283)
[8523000 ns] [MONITOR] start asserted
[8528000 ns] [MONITOR] start asserted
[8533000 ns] [MONITOR] start asserted
[8538000 ns] [MONITOR] start asserted
[8543000 ns] [MONITOR] start asserted
[8548000 ns] [MONITOR] start asserted
[8548000 ns] [MONITOR] Input handshake: data=0xfdcf (pixel #284)
[8553000 ns] [MONITOR] start asserted
[8558000 ns] [MONITOR] start asserted
[8563000 ns] [MONITOR] start asserted
[8568000 ns] [MONITOR] start asserted
[8573000 ns] [MONITOR] start asserted
[8578000 ns] [MONITOR] start asserted
[8578000 ns] [MONITOR] Input handshake: data=0xff80 (pixel #285)
[8583000 ns] [MONITOR] start asserted
[8588000 ns] [MONITOR] start asserted
[8593000 ns] [MONITOR] start asserted
[8598000 ns] [MONITOR] start asserted
[8603000 ns] [MONITOR] start asserted
[8608000 ns] [MONITOR] start asserted
[8608000 ns] [MONITOR] Input handshake: data=0x0019 (pixel #286)
[8613000 ns] [MONITOR] start asserted
[8618000 ns] [MONITOR] start asserted
[8623000 ns] [MONITOR] start asserted
[8628000 ns] [MONITOR] start asserted
[8633000 ns] [MONITOR] start asserted
[8638000 ns] [MONITOR] start asserted
[8638000 ns] [MONITOR] Input handshake: data=0x0131 (pixel #287)
[8643000 ns] [MONITOR] start asserted
[8648000 ns] [MONITOR] start asserted
[8653000 ns] [MONITOR] start asserted
[8658000 ns] [MONITOR] start asserted
[8663000 ns] [MONITOR] start asserted
[8668000 ns] [MONITOR] start asserted
[8668000 ns] [MONITOR] Input handshake: data=0x013c (pixel #288)
[8673000 ns] [MONITOR] start asserted
[8678000 ns] [MONITOR] start asserted
[8683000 ns] [MONITOR] start asserted
[8688000 ns] [MONITOR] start asserted
[8693000 ns] [MONITOR] start asserted
[8698000 ns] [MONITOR] start asserted
[8698000 ns] [MONITOR] Input handshake: data=0x0107 (pixel #289)
[8703000 ns] [MONITOR] start asserted
[8708000 ns] [MONITOR] start asserted
[8713000 ns] [MONITOR] start asserted
[8718000 ns] [MONITOR] start asserted
[8723000 ns] [MONITOR] start asserted
[8728000 ns] [MONITOR] start asserted
[8728000 ns] [MONITOR] Input handshake: data=0x00fa (pixel #290)
[8733000 ns] [MONITOR] start asserted
[8738000 ns] [MONITOR] start asserted
[8743000 ns] [MONITOR] start asserted
[8748000 ns] [MONITOR] start asserted
[8753000 ns] [MONITOR] start asserted
[8758000 ns] [MONITOR] start asserted
[8758000 ns] [MONITOR] Input handshake: data=0x00c0 (pixel #291)
[8763000 ns] [MONITOR] start asserted
[8768000 ns] [MONITOR] start asserted
[8773000 ns] [MONITOR] start asserted
[8778000 ns] [MONITOR] start asserted
[8783000 ns] [MONITOR] start asserted
[8788000 ns] [MONITOR] start asserted
[8788000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #292)
[8793000 ns] [MONITOR] start asserted
[8798000 ns] [MONITOR] start asserted
[8803000 ns] [MONITOR] start asserted
[8808000 ns] [MONITOR] start asserted
[8813000 ns] [MONITOR] start asserted
[8818000 ns] [MONITOR] start asserted
[8818000 ns] [MONITOR] Input handshake: data=0x0109 (pixel #293)
[8823000 ns] [MONITOR] start asserted
[8828000 ns] [MONITOR] start asserted
[8833000 ns] [MONITOR] start asserted
[8838000 ns] [MONITOR] start asserted
[8843000 ns] [MONITOR] start asserted
[8848000 ns] [MONITOR] start asserted
[8848000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #294)
[8853000 ns] [MONITOR] start asserted
[8858000 ns] [MONITOR] start asserted
[8863000 ns] [MONITOR] start asserted
[8868000 ns] [MONITOR] start asserted
[8873000 ns] [MONITOR] start asserted
[8878000 ns] [MONITOR] start asserted
[8878000 ns] [MONITOR] Input handshake: data=0xff44 (pixel #295)
[8883000 ns] [MONITOR] start asserted
[8888000 ns] [MONITOR] start asserted
[8893000 ns] [MONITOR] start asserted
[8898000 ns] [MONITOR] start asserted
[8903000 ns] [MONITOR] start asserted
[8908000 ns] [MONITOR] start asserted
[8908000 ns] [MONITOR] Input handshake: data=0x0121 (pixel #296)
[8913000 ns] [MONITOR] start asserted
[8918000 ns] [MONITOR] start asserted
[8923000 ns] [MONITOR] start asserted
[8928000 ns] [MONITOR] start asserted
[8933000 ns] [MONITOR] start asserted
[8938000 ns] [MONITOR] start asserted
[8938000 ns] [MONITOR] Input handshake: data=0x000f (pixel #297)
[8943000 ns] [MONITOR] start asserted
[8948000 ns] [MONITOR] start asserted
[8953000 ns] [MONITOR] start asserted
[8958000 ns] [MONITOR] start asserted
[8963000 ns] [MONITOR] start asserted
[8968000 ns] [MONITOR] start asserted
[8968000 ns] [MONITOR] Input handshake: data=0xfe63 (pixel #298)
[8973000 ns] [MONITOR] start asserted
[8978000 ns] [MONITOR] start asserted
[8983000 ns] [MONITOR] start asserted
[8988000 ns] [MONITOR] start asserted
[8993000 ns] [MONITOR] start asserted
[8998000 ns] [MONITOR] start asserted
[8998000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #299)
[9003000 ns] [MONITOR] start asserted
[9008000 ns] [MONITOR] start asserted
[9013000 ns] [MONITOR] start asserted
[9018000 ns] [MONITOR] start asserted
[9023000 ns] [MONITOR] start asserted
[9028000 ns] [MONITOR] start asserted
[9028000 ns] [MONITOR] Input handshake: data=0xff8b (pixel #300)
[9033000 ns] [MONITOR] start asserted
[9038000 ns] [MONITOR] start asserted
[9043000 ns] [MONITOR] start asserted
[9048000 ns] [MONITOR] start asserted
[9053000 ns] [MONITOR] start asserted
[9058000 ns] [MONITOR] start asserted
[9058000 ns] [MONITOR] Input handshake: data=0x001d (pixel #301)
[9063000 ns] [MONITOR] start asserted
[9068000 ns] [MONITOR] start asserted
[9073000 ns] [MONITOR] start asserted
[9078000 ns] [MONITOR] start asserted
[9083000 ns] [MONITOR] start asserted
[9088000 ns] [MONITOR] start asserted
[9088000 ns] [MONITOR] Input handshake: data=0xff6c (pixel #302)
[9093000 ns] [MONITOR] start asserted
[9098000 ns] [MONITOR] start asserted
[9103000 ns] [MONITOR] start asserted
[9108000 ns] [MONITOR] start asserted
[9113000 ns] [MONITOR] start asserted
[9118000 ns] [MONITOR] start asserted
[9118000 ns] [MONITOR] Input handshake: data=0xfe21 (pixel #303)
[9123000 ns] [MONITOR] start asserted
[9128000 ns] [MONITOR] start asserted
[9133000 ns] [MONITOR] start asserted
[9138000 ns] [MONITOR] start asserted
[9143000 ns] [MONITOR] start asserted
[9148000 ns] [MONITOR] start asserted
[9148000 ns] [MONITOR] Input handshake: data=0xffef (pixel #304)
[9153000 ns] [MONITOR] start asserted
[9158000 ns] [MONITOR] start asserted
[9163000 ns] [MONITOR] start asserted
[9168000 ns] [MONITOR] start asserted
[9173000 ns] [MONITOR] start asserted
[9178000 ns] [MONITOR] start asserted
[9178000 ns] [MONITOR] Input handshake: data=0x0200 (pixel #305)
[9183000 ns] [MONITOR] start asserted
[9188000 ns] [MONITOR] start asserted
[9193000 ns] [MONITOR] start asserted
[9198000 ns] [MONITOR] start asserted
[9203000 ns] [MONITOR] start asserted
[9208000 ns] [MONITOR] start asserted
[9208000 ns] [MONITOR] Input handshake: data=0x02d9 (pixel #306)
[9213000 ns] [MONITOR] start asserted
[9218000 ns] [MONITOR] start asserted
[9223000 ns] [MONITOR] start asserted
[9228000 ns] [MONITOR] start asserted
[9233000 ns] [MONITOR] start asserted
[9238000 ns] [MONITOR] start asserted
[9238000 ns] [MONITOR] Input handshake: data=0x0214 (pixel #307)
[9243000 ns] [MONITOR] start asserted
[9248000 ns] [MONITOR] start asserted
[9253000 ns] [MONITOR] start asserted
[9258000 ns] [MONITOR] start asserted
[9263000 ns] [MONITOR] start asserted
[9268000 ns] [MONITOR] start asserted
[9268000 ns] [MONITOR] Input handshake: data=0xfeab (pixel #308)
[9273000 ns] [MONITOR] start asserted
[9278000 ns] [MONITOR] start asserted
[9283000 ns] [MONITOR] start asserted
[9288000 ns] [MONITOR] start asserted
[9293000 ns] [MONITOR] start asserted
[9298000 ns] [MONITOR] start asserted
[9298000 ns] [MONITOR] Input handshake: data=0xfdea (pixel #309)
[9303000 ns] [MONITOR] start asserted
[9308000 ns] [MONITOR] start asserted
[9313000 ns] [MONITOR] start asserted
[9318000 ns] [MONITOR] start asserted
[9323000 ns] [MONITOR] start asserted
[9328000 ns] [MONITOR] start asserted
[9328000 ns] [MONITOR] Input handshake: data=0xffdd (pixel #310)
[9333000 ns] [MONITOR] start asserted
[9338000 ns] [MONITOR] start asserted
[9343000 ns] [MONITOR] start asserted
[9348000 ns] [MONITOR] start asserted
[9353000 ns] [MONITOR] start asserted
[9358000 ns] [MONITOR] start asserted
[9358000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #311)
[9363000 ns] [MONITOR] start asserted
[9368000 ns] [MONITOR] start asserted
[9373000 ns] [MONITOR] start asserted
[9378000 ns] [MONITOR] start asserted
[9383000 ns] [MONITOR] start asserted
[9388000 ns] [MONITOR] start asserted
[9388000 ns] [MONITOR] Input handshake: data=0xffd2 (pixel #312)
[9393000 ns] [MONITOR] start asserted
[9398000 ns] [MONITOR] start asserted
[9403000 ns] [MONITOR] start asserted
[9408000 ns] [MONITOR] start asserted
[9413000 ns] [MONITOR] start asserted
[9418000 ns] [MONITOR] start asserted
[9418000 ns] [MONITOR] Input handshake: data=0xffb1 (pixel #313)
[9423000 ns] [MONITOR] start asserted
[9428000 ns] [MONITOR] start asserted
[9433000 ns] [MONITOR] start asserted
[9438000 ns] [MONITOR] start asserted
[9443000 ns] [MONITOR] start asserted
[9448000 ns] [MONITOR] start asserted
[9448000 ns] [MONITOR] Input handshake: data=0x006c (pixel #314)
[9453000 ns] [MONITOR] start asserted
[9458000 ns] [MONITOR] start asserted
[9463000 ns] [MONITOR] start asserted
[9468000 ns] [MONITOR] start asserted
[9473000 ns] [MONITOR] start asserted
[9478000 ns] [MONITOR] start asserted
[9478000 ns] [MONITOR] Input handshake: data=0xff8f (pixel #315)
[9483000 ns] [MONITOR] start asserted
[9488000 ns] [MONITOR] start asserted
[9493000 ns] [MONITOR] start asserted
[9498000 ns] [MONITOR] start asserted
[9503000 ns] [MONITOR] start asserted
[9508000 ns] [MONITOR] start asserted
[9508000 ns] [MONITOR] Input handshake: data=0xfd07 (pixel #316)
[9513000 ns] [MONITOR] start asserted
[9518000 ns] [MONITOR] start asserted
[9523000 ns] [MONITOR] start asserted
[9528000 ns] [MONITOR] start asserted
[9533000 ns] [MONITOR] start asserted
[9538000 ns] [MONITOR] start asserted
[9538000 ns] [MONITOR] Input handshake: data=0xfe33 (pixel #317)
[9543000 ns] [MONITOR] start asserted
[9548000 ns] [MONITOR] start asserted
[9553000 ns] [MONITOR] start asserted
[9558000 ns] [MONITOR] start asserted
[9563000 ns] [MONITOR] start asserted
[9568000 ns] [MONITOR] start asserted
[9568000 ns] [MONITOR] Input handshake: data=0x0090 (pixel #318)
[9573000 ns] [MONITOR] start asserted
[9578000 ns] [MONITOR] start asserted
[9583000 ns] [MONITOR] start asserted
[9588000 ns] [MONITOR] start asserted
[9593000 ns] [MONITOR] start asserted
[9598000 ns] [MONITOR] start asserted
[9598000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #319)
[9603000 ns] [MONITOR] start asserted
[9608000 ns] [MONITOR] start asserted
[9613000 ns] [MONITOR] start asserted
[9618000 ns] [MONITOR] start asserted
[9623000 ns] [MONITOR] start asserted
[9628000 ns] [MONITOR] start asserted
[9628000 ns] [MONITOR] Input handshake: data=0x00de (pixel #320)
[9633000 ns] [MONITOR] start asserted
[9638000 ns] [MONITOR] start asserted
[9643000 ns] [MONITOR] start asserted
[9648000 ns] [MONITOR] start asserted
[9653000 ns] [MONITOR] start asserted
[9658000 ns] [MONITOR] start asserted
[9658000 ns] [MONITOR] Input handshake: data=0x0301 (pixel #321)
[9663000 ns] [MONITOR] start asserted
[9668000 ns] [MONITOR] start asserted
[9673000 ns] [MONITOR] start asserted
[9678000 ns] [MONITOR] start asserted
[9683000 ns] [MONITOR] start asserted
[9688000 ns] [MONITOR] start asserted
[9688000 ns] [MONITOR] Input handshake: data=0x054c (pixel #322)
[9693000 ns] [MONITOR] start asserted
[9698000 ns] [MONITOR] start asserted
[9703000 ns] [MONITOR] start asserted
[9708000 ns] [MONITOR] start asserted
[9713000 ns] [MONITOR] start asserted
[9718000 ns] [MONITOR] start asserted
[9718000 ns] [MONITOR] Input handshake: data=0x014d (pixel #323)
[9723000 ns] [MONITOR] start asserted
[9728000 ns] [MONITOR] start asserted
[9733000 ns] [MONITOR] start asserted
[9738000 ns] [MONITOR] start asserted
[9743000 ns] [MONITOR] start asserted
[9748000 ns] [MONITOR] start asserted
[9748000 ns] [MONITOR] Input handshake: data=0xfd38 (pixel #324)
[9753000 ns] [MONITOR] start asserted
[9758000 ns] [MONITOR] start asserted
[9763000 ns] [MONITOR] start asserted
[9768000 ns] [MONITOR] start asserted
[9773000 ns] [MONITOR] start asserted
[9778000 ns] [MONITOR] start asserted
[9778000 ns] [MONITOR] Input handshake: data=0xfd3f (pixel #325)
[9783000 ns] [MONITOR] start asserted
[9788000 ns] [MONITOR] start asserted
[9793000 ns] [MONITOR] start asserted
[9798000 ns] [MONITOR] start asserted
[9803000 ns] [MONITOR] start asserted
[9808000 ns] [MONITOR] start asserted
[9808000 ns] [MONITOR] Input handshake: data=0xfd88 (pixel #326)
[9813000 ns] [MONITOR] start asserted
[9818000 ns] [MONITOR] start asserted
[9823000 ns] [MONITOR] start asserted
[9828000 ns] [MONITOR] start asserted
[9833000 ns] [MONITOR] start asserted
[9838000 ns] [MONITOR] start asserted
[9838000 ns] [MONITOR] Input handshake: data=0x0027 (pixel #327)
[9843000 ns] [MONITOR] start asserted
[9848000 ns] [MONITOR] start asserted
[9853000 ns] [MONITOR] start asserted
[9858000 ns] [MONITOR] start asserted
[9863000 ns] [MONITOR] start asserted
[9868000 ns] [MONITOR] start asserted
[9868000 ns] [MONITOR] Input handshake: data=0x00df (pixel #328)
[9873000 ns] [MONITOR] start asserted
[9878000 ns] [MONITOR] start asserted
[9883000 ns] [MONITOR] start asserted
[9888000 ns] [MONITOR] start asserted
[9893000 ns] [MONITOR] start asserted
[9898000 ns] [MONITOR] start asserted
[9898000 ns] [MONITOR] Input handshake: data=0x00f7 (pixel #329)
[9903000 ns] [MONITOR] start asserted
[9908000 ns] [MONITOR] start asserted
[9913000 ns] [MONITOR] start asserted
[9918000 ns] [MONITOR] start asserted
[9923000 ns] [MONITOR] start asserted
[9928000 ns] [MONITOR] start asserted
[9928000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #330)
[9933000 ns] [MONITOR] start asserted
[9938000 ns] [MONITOR] start asserted
[9943000 ns] [MONITOR] start asserted
[9948000 ns] [MONITOR] start asserted
[9953000 ns] [MONITOR] start asserted
[9958000 ns] [MONITOR] start asserted
[9958000 ns] [MONITOR] Input handshake: data=0xfe3b (pixel #331)
[9963000 ns] [MONITOR] start asserted
[9968000 ns] [MONITOR] start asserted
[9973000 ns] [MONITOR] start asserted
[9978000 ns] [MONITOR] start asserted
[9983000 ns] [MONITOR] start asserted
[9988000 ns] [MONITOR] start asserted
[9988000 ns] [MONITOR] Input handshake: data=0xff69 (pixel #332)
[9993000 ns] [MONITOR] start asserted
[9998000 ns] [MONITOR] start asserted
[10003000 ns] [MONITOR] start asserted
[10008000 ns] [MONITOR] start asserted
[10013000 ns] [MONITOR] start asserted
[10018000 ns] [MONITOR] start asserted
[10018000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #333)
[10023000 ns] [MONITOR] start asserted
[10028000 ns] [MONITOR] start asserted
[10033000 ns] [MONITOR] start asserted
[10038000 ns] [MONITOR] start asserted
[10043000 ns] [MONITOR] start asserted
[10048000 ns] [MONITOR] start asserted
[10048000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #334)
[10053000 ns] [MONITOR] start asserted
[10058000 ns] [MONITOR] start asserted
[10063000 ns] [MONITOR] start asserted
[10068000 ns] [MONITOR] start asserted
[10073000 ns] [MONITOR] start asserted
[10078000 ns] [MONITOR] start asserted
[10078000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #335)
[10083000 ns] [MONITOR] start asserted
[10088000 ns] [MONITOR] start asserted
[10093000 ns] [MONITOR] start asserted
[10098000 ns] [MONITOR] start asserted
[10103000 ns] [MONITOR] start asserted
[10108000 ns] [MONITOR] start asserted
[10108000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #336)
[10113000 ns] [MONITOR] start asserted
[10118000 ns] [MONITOR] start asserted
[10123000 ns] [MONITOR] start asserted
[10128000 ns] [MONITOR] start asserted
[10133000 ns] [MONITOR] start asserted
[10138000 ns] [MONITOR] start asserted
[10138000 ns] [MONITOR] Input handshake: data=0x0205 (pixel #337)
[10143000 ns] [MONITOR] start asserted
[10148000 ns] [MONITOR] start asserted
[10153000 ns] [MONITOR] start asserted
[10158000 ns] [MONITOR] start asserted
[10163000 ns] [MONITOR] start asserted
[10168000 ns] [MONITOR] start asserted
[10168000 ns] [MONITOR] Input handshake: data=0x0179 (pixel #338)
[10173000 ns] [MONITOR] start asserted
[10178000 ns] [MONITOR] start asserted
[10183000 ns] [MONITOR] start asserted
[10188000 ns] [MONITOR] start asserted
[10193000 ns] [MONITOR] start asserted
[10198000 ns] [MONITOR] start asserted
[10198000 ns] [MONITOR] Input handshake: data=0x01ba (pixel #339)
[10203000 ns] [MONITOR] start asserted
[10208000 ns] [MONITOR] start asserted
[10213000 ns] [MONITOR] start asserted
[10218000 ns] [MONITOR] start asserted
[10223000 ns] [MONITOR] start asserted
[10228000 ns] [MONITOR] start asserted
[10228000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #340)
[10233000 ns] [MONITOR] start asserted
[10238000 ns] [MONITOR] start asserted
[10243000 ns] [MONITOR] start asserted
[10248000 ns] [MONITOR] start asserted
[10253000 ns] [MONITOR] start asserted
[10258000 ns] [MONITOR] start asserted
[10258000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #341)
[10263000 ns] [MONITOR] start asserted
[10268000 ns] [MONITOR] start asserted
[10273000 ns] [MONITOR] start asserted
[10278000 ns] [MONITOR] start asserted
[10283000 ns] [MONITOR] start asserted
[10288000 ns] [MONITOR] start asserted
[10288000 ns] [MONITOR] Input handshake: data=0xfcac (pixel #342)
[10293000 ns] [MONITOR] start asserted
[10298000 ns] [MONITOR] start asserted
[10303000 ns] [MONITOR] start asserted
[10308000 ns] [MONITOR] start asserted
[10313000 ns] [MONITOR] start asserted
[10318000 ns] [MONITOR] start asserted
[10318000 ns] [MONITOR] Input handshake: data=0xffcc (pixel #343)
[10323000 ns] [MONITOR] start asserted
[10328000 ns] [MONITOR] start asserted
[10333000 ns] [MONITOR] start asserted
[10338000 ns] [MONITOR] start asserted
[10343000 ns] [MONITOR] start asserted
[10348000 ns] [MONITOR] start asserted
[10348000 ns] [MONITOR] Input handshake: data=0x023e (pixel #344)
[10353000 ns] [MONITOR] start asserted
[10358000 ns] [MONITOR] start asserted
[10363000 ns] [MONITOR] start asserted
[10368000 ns] [MONITOR] start asserted
[10373000 ns] [MONITOR] start asserted
[10378000 ns] [MONITOR] start asserted
[10378000 ns] [MONITOR] Input handshake: data=0xfffd (pixel #345)
[10383000 ns] [MONITOR] start asserted
[10388000 ns] [MONITOR] start asserted
[10393000 ns] [MONITOR] start asserted
[10398000 ns] [MONITOR] start asserted
[10403000 ns] [MONITOR] start asserted
[10408000 ns] [MONITOR] start asserted
[10408000 ns] [MONITOR] Input handshake: data=0xff04 (pixel #346)
[10413000 ns] [MONITOR] start asserted
[10418000 ns] [MONITOR] start asserted
[10423000 ns] [MONITOR] start asserted
[10428000 ns] [MONITOR] start asserted
[10433000 ns] [MONITOR] start asserted
[10438000 ns] [MONITOR] start asserted
[10438000 ns] [MONITOR] Input handshake: data=0xfdca (pixel #347)
[10443000 ns] [MONITOR] start asserted
[10448000 ns] [MONITOR] start asserted
[10453000 ns] [MONITOR] start asserted
[10458000 ns] [MONITOR] start asserted
[10463000 ns] [MONITOR] start asserted
[10468000 ns] [MONITOR] start asserted
[10468000 ns] [MONITOR] Input handshake: data=0xff86 (pixel #348)
[10473000 ns] [MONITOR] start asserted
[10478000 ns] [MONITOR] start asserted
[10483000 ns] [MONITOR] start asserted
[10488000 ns] [MONITOR] start asserted
[10493000 ns] [MONITOR] start asserted
[10498000 ns] [MONITOR] start asserted
[10498000 ns] [MONITOR] Input handshake: data=0x0158 (pixel #349)
[10503000 ns] [MONITOR] start asserted
[10508000 ns] [MONITOR] start asserted
[10513000 ns] [MONITOR] start asserted
[10518000 ns] [MONITOR] start asserted
[10523000 ns] [MONITOR] start asserted
[10528000 ns] [MONITOR] start asserted
[10528000 ns] [MONITOR] Input handshake: data=0xff2f (pixel #350)
[10533000 ns] [MONITOR] start asserted
[10538000 ns] [MONITOR] start asserted
[10543000 ns] [MONITOR] start asserted
[10548000 ns] [MONITOR] start asserted
[10553000 ns] [MONITOR] start asserted
[10558000 ns] [MONITOR] start asserted
[10558000 ns] [MONITOR] Input handshake: data=0xffff (pixel #351)
[10563000 ns] [MONITOR] start asserted
[10568000 ns] [MONITOR] start asserted
[10573000 ns] [MONITOR] start asserted
[10578000 ns] [MONITOR] start asserted
[10583000 ns] [MONITOR] start asserted
[10588000 ns] [MONITOR] start asserted
[10588000 ns] [MONITOR] Input handshake: data=0x0110 (pixel #352)
[10593000 ns] [MONITOR] start asserted
[10598000 ns] [MONITOR] start asserted
[10603000 ns] [MONITOR] start asserted
[10608000 ns] [MONITOR] start asserted
[10613000 ns] [MONITOR] start asserted
[10618000 ns] [MONITOR] start asserted
[10618000 ns] [MONITOR] Input handshake: data=0x00be (pixel #353)
[10623000 ns] [MONITOR] start asserted
[10628000 ns] [MONITOR] start asserted
[10633000 ns] [MONITOR] start asserted
[10638000 ns] [MONITOR] start asserted
[10643000 ns] [MONITOR] start asserted
[10648000 ns] [MONITOR] start asserted
[10648000 ns] [MONITOR] Input handshake: data=0x013e (pixel #354)
[10653000 ns] [MONITOR] start asserted
[10658000 ns] [MONITOR] start asserted
[10663000 ns] [MONITOR] start asserted
[10668000 ns] [MONITOR] start asserted
[10673000 ns] [MONITOR] start asserted
[10678000 ns] [MONITOR] start asserted
[10678000 ns] [MONITOR] Input handshake: data=0x006e (pixel #355)
[10683000 ns] [MONITOR] start asserted
[10688000 ns] [MONITOR] start asserted
[10693000 ns] [MONITOR] start asserted
[10698000 ns] [MONITOR] start asserted
[10703000 ns] [MONITOR] start asserted
[10708000 ns] [MONITOR] start asserted
[10708000 ns] [MONITOR] Input handshake: data=0xff3f (pixel #356)
[10713000 ns] [MONITOR] start asserted
[10718000 ns] [MONITOR] start asserted
[10723000 ns] [MONITOR] start asserted
[10728000 ns] [MONITOR] start asserted
[10733000 ns] [MONITOR] start asserted
[10738000 ns] [MONITOR] start asserted
[10738000 ns] [MONITOR] Input handshake: data=0xff63 (pixel #357)
[10743000 ns] [MONITOR] start asserted
[10748000 ns] [MONITOR] start asserted
[10753000 ns] [MONITOR] start asserted
[10758000 ns] [MONITOR] start asserted
[10763000 ns] [MONITOR] start asserted
[10768000 ns] [MONITOR] start asserted
[10768000 ns] [MONITOR] Input handshake: data=0x006b (pixel #358)
[10773000 ns] [MONITOR] start asserted
[10778000 ns] [MONITOR] start asserted
[10783000 ns] [MONITOR] start asserted
[10788000 ns] [MONITOR] start asserted
[10793000 ns] [MONITOR] start asserted
[10798000 ns] [MONITOR] start asserted
[10798000 ns] [MONITOR] Input handshake: data=0xffcf (pixel #359)
[10803000 ns] [MONITOR] start asserted
[10808000 ns] [MONITOR] start asserted
[10813000 ns] [MONITOR] start asserted
[10818000 ns] [MONITOR] start asserted
[10823000 ns] [MONITOR] start asserted
[10828000 ns] [MONITOR] start asserted
[10828000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #360)
[10833000 ns] [MONITOR] start asserted
[10838000 ns] [MONITOR] start asserted
[10843000 ns] [MONITOR] start asserted
[10848000 ns] [MONITOR] start asserted
[10853000 ns] [MONITOR] start asserted
[10858000 ns] [MONITOR] start asserted
[10858000 ns] [MONITOR] Input handshake: data=0xffea (pixel #361)
[10863000 ns] [MONITOR] start asserted
[10868000 ns] [MONITOR] start asserted
[10873000 ns] [MONITOR] start asserted
[10878000 ns] [MONITOR] start asserted
[10883000 ns] [MONITOR] start asserted
[10888000 ns] [MONITOR] start asserted
[10888000 ns] [MONITOR] Input handshake: data=0xfed2 (pixel #362)
[10893000 ns] [MONITOR] start asserted
[10898000 ns] [MONITOR] start asserted
[10903000 ns] [MONITOR] start asserted
[10908000 ns] [MONITOR] start asserted
[10913000 ns] [MONITOR] start asserted
[10918000 ns] [MONITOR] start asserted
[10918000 ns] [MONITOR] Input handshake: data=0x0130 (pixel #363)
[10923000 ns] [MONITOR] start asserted
[10928000 ns] [MONITOR] start asserted
[10933000 ns] [MONITOR] start asserted
[10938000 ns] [MONITOR] start asserted
[10943000 ns] [MONITOR] start asserted
[10948000 ns] [MONITOR] start asserted
[10948000 ns] [MONITOR] Input handshake: data=0xfff4 (pixel #364)
[10953000 ns] [MONITOR] start asserted
[10958000 ns] [MONITOR] start asserted
[10963000 ns] [MONITOR] start asserted
[10968000 ns] [MONITOR] start asserted
[10973000 ns] [MONITOR] start asserted
[10978000 ns] [MONITOR] start asserted
[10978000 ns] [MONITOR] Input handshake: data=0x0053 (pixel #365)
[10983000 ns] [MONITOR] start asserted
[10988000 ns] [MONITOR] start asserted
[10993000 ns] [MONITOR] start asserted
[10998000 ns] [MONITOR] start asserted
[11003000 ns] [MONITOR] start asserted
[11008000 ns] [MONITOR] start asserted
[11008000 ns] [MONITOR] Input handshake: data=0x004d (pixel #366)
[11013000 ns] [MONITOR] start asserted
[11018000 ns] [MONITOR] start asserted
[11023000 ns] [MONITOR] start asserted
[11028000 ns] [MONITOR] start asserted
[11033000 ns] [MONITOR] start asserted
[11038000 ns] [MONITOR] start asserted
[11038000 ns] [MONITOR] Input handshake: data=0xfde2 (pixel #367)
[11043000 ns] [MONITOR] start asserted
[11048000 ns] [MONITOR] start asserted
[11053000 ns] [MONITOR] start asserted
[11058000 ns] [MONITOR] start asserted
[11063000 ns] [MONITOR] start asserted
[11068000 ns] [MONITOR] start asserted
[11068000 ns] [MONITOR] Input handshake: data=0xfc4e (pixel #368)
[11073000 ns] [MONITOR] start asserted
[11078000 ns] [MONITOR] start asserted
[11083000 ns] [MONITOR] start asserted
[11088000 ns] [MONITOR] start asserted
[11093000 ns] [MONITOR] start asserted
[11098000 ns] [MONITOR] start asserted
[11098000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #369)
[11103000 ns] [MONITOR] start asserted
[11108000 ns] [MONITOR] start asserted
[11113000 ns] [MONITOR] start asserted
[11118000 ns] [MONITOR] start asserted
[11123000 ns] [MONITOR] start asserted
[11128000 ns] [MONITOR] start asserted
[11128000 ns] [MONITOR] Input handshake: data=0x02de (pixel #370)
[11133000 ns] [MONITOR] start asserted
[11138000 ns] [MONITOR] start asserted
[11143000 ns] [MONITOR] start asserted
[11148000 ns] [MONITOR] start asserted
[11153000 ns] [MONITOR] start asserted
[11158000 ns] [MONITOR] start asserted
[11158000 ns] [MONITOR] Input handshake: data=0x0104 (pixel #371)
[11163000 ns] [MONITOR] start asserted
[11168000 ns] [MONITOR] start asserted
[11173000 ns] [MONITOR] start asserted
[11178000 ns] [MONITOR] start asserted
[11183000 ns] [MONITOR] start asserted
[11188000 ns] [MONITOR] start asserted
[11188000 ns] [MONITOR] Input handshake: data=0xfe4a (pixel #372)
[11193000 ns] [MONITOR] start asserted
[11198000 ns] [MONITOR] start asserted
[11203000 ns] [MONITOR] start asserted
[11208000 ns] [MONITOR] start asserted
[11213000 ns] [MONITOR] start asserted
[11218000 ns] [MONITOR] start asserted
[11218000 ns] [MONITOR] Input handshake: data=0xfdfc (pixel #373)
[11223000 ns] [MONITOR] start asserted
[11228000 ns] [MONITOR] start asserted
[11233000 ns] [MONITOR] start asserted
[11238000 ns] [MONITOR] start asserted
[11243000 ns] [MONITOR] start asserted
[11248000 ns] [MONITOR] start asserted
[11248000 ns] [MONITOR] Input handshake: data=0xff5a (pixel #374)
[11253000 ns] [MONITOR] start asserted
[11258000 ns] [MONITOR] start asserted
[11263000 ns] [MONITOR] start asserted
[11268000 ns] [MONITOR] start asserted
[11273000 ns] [MONITOR] start asserted
[11278000 ns] [MONITOR] start asserted
[11278000 ns] [MONITOR] Input handshake: data=0x025e (pixel #375)
[11283000 ns] [MONITOR] start asserted
[11288000 ns] [MONITOR] start asserted
[11293000 ns] [MONITOR] start asserted
[11298000 ns] [MONITOR] start asserted
[11303000 ns] [MONITOR] start asserted
[11308000 ns] [MONITOR] start asserted
[11308000 ns] [MONITOR] Input handshake: data=0x03c3 (pixel #376)
[11313000 ns] [MONITOR] start asserted
[11318000 ns] [MONITOR] start asserted
[11323000 ns] [MONITOR] start asserted
[11328000 ns] [MONITOR] start asserted
[11333000 ns] [MONITOR] start asserted
[11338000 ns] [MONITOR] start asserted
[11338000 ns] [MONITOR] Input handshake: data=0x0208 (pixel #377)
[11343000 ns] [MONITOR] start asserted
[11348000 ns] [MONITOR] start asserted
[11353000 ns] [MONITOR] start asserted
[11358000 ns] [MONITOR] start asserted
[11363000 ns] [MONITOR] start asserted
[11368000 ns] [MONITOR] start asserted
[11368000 ns] [MONITOR] Input handshake: data=0xfe2a (pixel #378)
[11373000 ns] [MONITOR] start asserted
[11378000 ns] [MONITOR] start asserted
[11383000 ns] [MONITOR] start asserted
[11388000 ns] [MONITOR] start asserted
[11393000 ns] [MONITOR] start asserted
[11398000 ns] [MONITOR] start asserted
[11398000 ns] [MONITOR] Input handshake: data=0xff04 (pixel #379)
[11403000 ns] [MONITOR] start asserted
[11408000 ns] [MONITOR] start asserted
[11413000 ns] [MONITOR] start asserted
[11418000 ns] [MONITOR] start asserted
[11423000 ns] [MONITOR] start asserted
[11428000 ns] [MONITOR] start asserted
[11428000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #380)
[11433000 ns] [MONITOR] start asserted
[11438000 ns] [MONITOR] start asserted
[11443000 ns] [MONITOR] start asserted
[11448000 ns] [MONITOR] start asserted
[11453000 ns] [MONITOR] start asserted
[11458000 ns] [MONITOR] start asserted
[11458000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #381)
[11463000 ns] [MONITOR] start asserted
[11468000 ns] [MONITOR] start asserted
[11473000 ns] [MONITOR] start asserted
[11478000 ns] [MONITOR] start asserted
[11483000 ns] [MONITOR] start asserted
[11488000 ns] [MONITOR] start asserted
[11488000 ns] [MONITOR] Input handshake: data=0x0249 (pixel #382)
[11493000 ns] [MONITOR] start asserted
[11498000 ns] [MONITOR] start asserted
[11503000 ns] [MONITOR] start asserted
[11508000 ns] [MONITOR] start asserted
[11513000 ns] [MONITOR] start asserted
[11518000 ns] [MONITOR] start asserted
[11518000 ns] [MONITOR] Input handshake: data=0x0085 (pixel #383)
[11523000 ns] [MONITOR] start asserted
[11528000 ns] [MONITOR] start asserted
[11533000 ns] [MONITOR] start asserted
[11538000 ns] [MONITOR] start asserted
[11543000 ns] [MONITOR] start asserted
[11548000 ns] [MONITOR] start asserted
[11548000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #384)
[11553000 ns] [MONITOR] start asserted
[11558000 ns] [MONITOR] start asserted
[11563000 ns] [MONITOR] start asserted
[11568000 ns] [MONITOR] start asserted
[11573000 ns] [MONITOR] start asserted
[11578000 ns] [MONITOR] start asserted
[11578000 ns] [MONITOR] Input handshake: data=0xffdc (pixel #385)
[11583000 ns] [MONITOR] start asserted
[11588000 ns] [MONITOR] start asserted
[11593000 ns] [MONITOR] start asserted
[11598000 ns] [MONITOR] start asserted
[11603000 ns] [MONITOR] start asserted
[11608000 ns] [MONITOR] start asserted
[11608000 ns] [MONITOR] Input handshake: data=0xfea3 (pixel #386)
[11613000 ns] [MONITOR] start asserted
[11618000 ns] [MONITOR] start asserted
[11623000 ns] [MONITOR] start asserted
[11628000 ns] [MONITOR] start asserted
[11633000 ns] [MONITOR] start asserted
[11638000 ns] [MONITOR] start asserted
[11638000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #387)
[11643000 ns] [MONITOR] start asserted
[11648000 ns] [MONITOR] start asserted
[11653000 ns] [MONITOR] start asserted
[11658000 ns] [MONITOR] start asserted
[11663000 ns] [MONITOR] start asserted
[11668000 ns] [MONITOR] start asserted
[11668000 ns] [MONITOR] Input handshake: data=0xff27 (pixel #388)
[11673000 ns] [MONITOR] start asserted
[11678000 ns] [MONITOR] start asserted
[11683000 ns] [MONITOR] start asserted
[11688000 ns] [MONITOR] start asserted
[11693000 ns] [MONITOR] start asserted
[11698000 ns] [MONITOR] start asserted
[11698000 ns] [MONITOR] Input handshake: data=0xff8c (pixel #389)
[11703000 ns] [MONITOR] start asserted
[11708000 ns] [MONITOR] start asserted
[11713000 ns] [MONITOR] start asserted
[11718000 ns] [MONITOR] start asserted
[11723000 ns] [MONITOR] start asserted
[11728000 ns] [MONITOR] start asserted
[11728000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #390)
[11733000 ns] [MONITOR] start asserted
[11738000 ns] [MONITOR] start asserted
[11743000 ns] [MONITOR] start asserted
[11748000 ns] [MONITOR] start asserted
[11753000 ns] [MONITOR] start asserted
[11758000 ns] [MONITOR] start asserted
[11758000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #391)
[11763000 ns] [MONITOR] start asserted
[11768000 ns] [MONITOR] start asserted
[11773000 ns] [MONITOR] start asserted
[11778000 ns] [MONITOR] start asserted
[11783000 ns] [MONITOR] start asserted
[11788000 ns] [MONITOR] start asserted
[11788000 ns] [MONITOR] Input handshake: data=0x019f (pixel #392)
[11793000 ns] [MONITOR] start asserted
[11798000 ns] [MONITOR] start asserted
[11803000 ns] [MONITOR] start asserted
[11808000 ns] [MONITOR] start asserted
[11813000 ns] [MONITOR] start asserted
[11818000 ns] [MONITOR] start asserted
[11818000 ns] [MONITOR] Input handshake: data=0x0123 (pixel #393)
[11823000 ns] [MONITOR] start asserted
[11828000 ns] [MONITOR] start asserted
[11833000 ns] [MONITOR] start asserted
[11838000 ns] [MONITOR] start asserted
[11843000 ns] [MONITOR] start asserted
[11848000 ns] [MONITOR] start asserted
[11848000 ns] [MONITOR] Input handshake: data=0x005d (pixel #394)
[11853000 ns] [MONITOR] start asserted
[11858000 ns] [MONITOR] start asserted
[11863000 ns] [MONITOR] start asserted
[11868000 ns] [MONITOR] start asserted
[11873000 ns] [MONITOR] start asserted
[11878000 ns] [MONITOR] start asserted
[11878000 ns] [MONITOR] Input handshake: data=0xff24 (pixel #395)
[11883000 ns] [MONITOR] start asserted
[11888000 ns] [MONITOR] start asserted
[11893000 ns] [MONITOR] start asserted
[11898000 ns] [MONITOR] start asserted
[11903000 ns] [MONITOR] start asserted
[11908000 ns] [MONITOR] start asserted
[11908000 ns] [MONITOR] Input handshake: data=0xfecb (pixel #396)
[11913000 ns] [MONITOR] start asserted
[11918000 ns] [MONITOR] start asserted
[11923000 ns] [MONITOR] start asserted
[11928000 ns] [MONITOR] start asserted
[11933000 ns] [MONITOR] start asserted
[11938000 ns] [MONITOR] start asserted
[11938000 ns] [MONITOR] Input handshake: data=0x0246 (pixel #397)
[11943000 ns] [MONITOR] start asserted
[11948000 ns] [MONITOR] start asserted
[11953000 ns] [MONITOR] start asserted
[11958000 ns] [MONITOR] start asserted
[11963000 ns] [MONITOR] start asserted
[11968000 ns] [MONITOR] start asserted
[11968000 ns] [MONITOR] Input handshake: data=0x0067 (pixel #398)
[11973000 ns] [MONITOR] start asserted
[11978000 ns] [MONITOR] start asserted
[11983000 ns] [MONITOR] start asserted
[11988000 ns] [MONITOR] start asserted
[11993000 ns] [MONITOR] start asserted
[11998000 ns] [MONITOR] start asserted
[11998000 ns] [MONITOR] Input handshake: data=0x0099 (pixel #399)
[12003000 ns] [MONITOR] start asserted
[12008000 ns] [MONITOR] start asserted
[12013000 ns] [MONITOR] start asserted
[12018000 ns] [MONITOR] start asserted
[12023000 ns] [MONITOR] start asserted
[12028000 ns] [MONITOR] start asserted
[12028000 ns] [MONITOR] Input handshake: data=0x0300 (pixel #400)
[12033000 ns] [MONITOR] start asserted
[12038000 ns] [MONITOR] start asserted
[12043000 ns] [MONITOR] start asserted
[12048000 ns] [MONITOR] start asserted
[12053000 ns] [MONITOR] start asserted
[12058000 ns] [MONITOR] start asserted
[12058000 ns] [MONITOR] Input handshake: data=0x012b (pixel #401)
[12063000 ns] [MONITOR] start asserted
[12068000 ns] [MONITOR] start asserted
[12073000 ns] [MONITOR] start asserted
[12078000 ns] [MONITOR] start asserted
[12083000 ns] [MONITOR] start asserted
[12088000 ns] [MONITOR] start asserted
[12088000 ns] [MONITOR] Input handshake: data=0x0098 (pixel #402)
[12093000 ns] [MONITOR] start asserted
[12098000 ns] [MONITOR] start asserted
[12103000 ns] [MONITOR] start asserted
[12108000 ns] [MONITOR] start asserted
[12113000 ns] [MONITOR] start asserted
[12118000 ns] [MONITOR] start asserted
[12118000 ns] [MONITOR] Input handshake: data=0xfcef (pixel #403)
[12123000 ns] [MONITOR] start asserted
[12128000 ns] [MONITOR] start asserted
[12133000 ns] [MONITOR] start asserted
[12138000 ns] [MONITOR] start asserted
[12143000 ns] [MONITOR] start asserted
[12148000 ns] [MONITOR] start asserted
[12148000 ns] [MONITOR] Input handshake: data=0xfc82 (pixel #404)
[12153000 ns] [MONITOR] start asserted
[12158000 ns] [MONITOR] start asserted
[12163000 ns] [MONITOR] start asserted
[12168000 ns] [MONITOR] start asserted
[12173000 ns] [MONITOR] start asserted
[12178000 ns] [MONITOR] start asserted
[12178000 ns] [MONITOR] Input handshake: data=0xfefe (pixel #405)
[12183000 ns] [MONITOR] start asserted
[12188000 ns] [MONITOR] start asserted
[12193000 ns] [MONITOR] start asserted
[12198000 ns] [MONITOR] start asserted
[12203000 ns] [MONITOR] start asserted
[12208000 ns] [MONITOR] start asserted
[12208000 ns] [MONITOR] Input handshake: data=0xfe33 (pixel #406)
[12213000 ns] [MONITOR] start asserted
[12218000 ns] [MONITOR] start asserted
[12223000 ns] [MONITOR] start asserted
[12228000 ns] [MONITOR] start asserted
[12233000 ns] [MONITOR] start asserted
[12238000 ns] [MONITOR] start asserted
[12238000 ns] [MONITOR] Input handshake: data=0x01d1 (pixel #407)
[12243000 ns] [MONITOR] start asserted
[12248000 ns] [MONITOR] start asserted
[12253000 ns] [MONITOR] start asserted
[12258000 ns] [MONITOR] start asserted
[12263000 ns] [MONITOR] start asserted
[12268000 ns] [MONITOR] start asserted
[12268000 ns] [MONITOR] Input handshake: data=0x03e0 (pixel #408)
[12273000 ns] [MONITOR] start asserted
[12278000 ns] [MONITOR] start asserted
[12283000 ns] [MONITOR] start asserted
[12288000 ns] [MONITOR] start asserted
[12293000 ns] [MONITOR] start asserted
[12298000 ns] [MONITOR] start asserted
[12298000 ns] [MONITOR] Input handshake: data=0x00ee (pixel #409)
[12303000 ns] [MONITOR] start asserted
[12308000 ns] [MONITOR] start asserted
[12313000 ns] [MONITOR] start asserted
[12318000 ns] [MONITOR] start asserted
[12323000 ns] [MONITOR] start asserted
[12328000 ns] [MONITOR] start asserted
[12328000 ns] [MONITOR] Input handshake: data=0x00d6 (pixel #410)
[12333000 ns] [MONITOR] start asserted
[12338000 ns] [MONITOR] start asserted
[12343000 ns] [MONITOR] start asserted
[12348000 ns] [MONITOR] start asserted
[12353000 ns] [MONITOR] start asserted
[12358000 ns] [MONITOR] start asserted
[12358000 ns] [MONITOR] Input handshake: data=0xfef4 (pixel #411)
[12363000 ns] [MONITOR] start asserted
[12368000 ns] [MONITOR] start asserted
[12373000 ns] [MONITOR] start asserted
[12378000 ns] [MONITOR] start asserted
[12383000 ns] [MONITOR] start asserted
[12388000 ns] [MONITOR] start asserted
[12388000 ns] [MONITOR] Input handshake: data=0xfd26 (pixel #412)
[12393000 ns] [MONITOR] start asserted
[12398000 ns] [MONITOR] start asserted
[12403000 ns] [MONITOR] start asserted
[12408000 ns] [MONITOR] start asserted
[12413000 ns] [MONITOR] start asserted
[12418000 ns] [MONITOR] start asserted
[12418000 ns] [MONITOR] Input handshake: data=0xfe19 (pixel #413)
[12423000 ns] [MONITOR] start asserted
[12428000 ns] [MONITOR] start asserted
[12433000 ns] [MONITOR] start asserted
[12438000 ns] [MONITOR] start asserted
[12443000 ns] [MONITOR] start asserted
[12448000 ns] [MONITOR] start asserted
[12448000 ns] [MONITOR] Input handshake: data=0xfedf (pixel #414)
[12453000 ns] [MONITOR] start asserted
[12458000 ns] [MONITOR] start asserted
[12463000 ns] [MONITOR] start asserted
[12468000 ns] [MONITOR] start asserted
[12473000 ns] [MONITOR] start asserted
[12478000 ns] [MONITOR] start asserted
[12478000 ns] [MONITOR] Input handshake: data=0x002b (pixel #415)
[12483000 ns] [MONITOR] start asserted
[12488000 ns] [MONITOR] start asserted
[12493000 ns] [MONITOR] start asserted
[12498000 ns] [MONITOR] start asserted
[12503000 ns] [MONITOR] start asserted
[12508000 ns] [MONITOR] start asserted
[12508000 ns] [MONITOR] Input handshake: data=0x0177 (pixel #416)
[12513000 ns] [MONITOR] start asserted
[12518000 ns] [MONITOR] start asserted
[12523000 ns] [MONITOR] start asserted
[12528000 ns] [MONITOR] start asserted
[12533000 ns] [MONITOR] start asserted
[12538000 ns] [MONITOR] start asserted
[12538000 ns] [MONITOR] Input handshake: data=0x012a (pixel #417)
[12543000 ns] [MONITOR] start asserted
[12548000 ns] [MONITOR] start asserted
[12553000 ns] [MONITOR] start asserted
[12558000 ns] [MONITOR] start asserted
[12563000 ns] [MONITOR] start asserted
[12568000 ns] [MONITOR] start asserted
[12568000 ns] [MONITOR] Input handshake: data=0x01a7 (pixel #418)
[12573000 ns] [MONITOR] start asserted
[12578000 ns] [MONITOR] start asserted
[12583000 ns] [MONITOR] start asserted
[12588000 ns] [MONITOR] start asserted
[12593000 ns] [MONITOR] start asserted
[12598000 ns] [MONITOR] start asserted
[12598000 ns] [MONITOR] Input handshake: data=0x010d (pixel #419)
[12603000 ns] [MONITOR] start asserted
[12608000 ns] [MONITOR] start asserted
[12613000 ns] [MONITOR] start asserted
[12618000 ns] [MONITOR] start asserted
[12623000 ns] [MONITOR] start asserted
[12628000 ns] [MONITOR] start asserted
[12628000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #420)
[12633000 ns] [MONITOR] start asserted
[12638000 ns] [MONITOR] start asserted
[12643000 ns] [MONITOR] start asserted
[12648000 ns] [MONITOR] start asserted
[12653000 ns] [MONITOR] start asserted
[12658000 ns] [MONITOR] start asserted
[12658000 ns] [MONITOR] Input handshake: data=0xff7a (pixel #421)
[12663000 ns] [MONITOR] start asserted
[12668000 ns] [MONITOR] start asserted
[12673000 ns] [MONITOR] start asserted
[12678000 ns] [MONITOR] start asserted
[12683000 ns] [MONITOR] start asserted
[12688000 ns] [MONITOR] start asserted
[12688000 ns] [MONITOR] Input handshake: data=0xff5f (pixel #422)
[12693000 ns] [MONITOR] start asserted
[12698000 ns] [MONITOR] start asserted
[12703000 ns] [MONITOR] start asserted
[12708000 ns] [MONITOR] start asserted
[12713000 ns] [MONITOR] start asserted
[12718000 ns] [MONITOR] start asserted
[12718000 ns] [MONITOR] Input handshake: data=0xff14 (pixel #423)
[12723000 ns] [MONITOR] start asserted
[12728000 ns] [MONITOR] start asserted
[12733000 ns] [MONITOR] start asserted
[12738000 ns] [MONITOR] start asserted
[12743000 ns] [MONITOR] start asserted
[12748000 ns] [MONITOR] start asserted
[12748000 ns] [MONITOR] Input handshake: data=0x00a1 (pixel #424)
[12753000 ns] [MONITOR] start asserted
[12758000 ns] [MONITOR] start asserted
[12763000 ns] [MONITOR] start asserted
[12768000 ns] [MONITOR] start asserted
[12773000 ns] [MONITOR] start asserted
[12778000 ns] [MONITOR] start asserted
[12778000 ns] [MONITOR] Input handshake: data=0x01cf (pixel #425)
[12783000 ns] [MONITOR] start asserted
[12788000 ns] [MONITOR] start asserted
[12793000 ns] [MONITOR] start asserted
[12798000 ns] [MONITOR] start asserted
[12803000 ns] [MONITOR] start asserted
[12808000 ns] [MONITOR] start asserted
[12808000 ns] [MONITOR] Input handshake: data=0x00ca (pixel #426)
[12813000 ns] [MONITOR] start asserted
[12818000 ns] [MONITOR] start asserted
[12823000 ns] [MONITOR] start asserted
[12828000 ns] [MONITOR] start asserted
[12833000 ns] [MONITOR] start asserted
[12838000 ns] [MONITOR] start asserted
[12838000 ns] [MONITOR] Input handshake: data=0xff89 (pixel #427)
[12843000 ns] [MONITOR] start asserted
[12848000 ns] [MONITOR] start asserted
[12853000 ns] [MONITOR] start asserted
[12858000 ns] [MONITOR] start asserted
[12863000 ns] [MONITOR] start asserted
[12868000 ns] [MONITOR] start asserted
[12868000 ns] [MONITOR] Input handshake: data=0x002b (pixel #428)
[12873000 ns] [MONITOR] start asserted
[12878000 ns] [MONITOR] start asserted
[12883000 ns] [MONITOR] start asserted
[12888000 ns] [MONITOR] start asserted
[12893000 ns] [MONITOR] start asserted
[12898000 ns] [MONITOR] start asserted
[12898000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #429)
[12903000 ns] [MONITOR] start asserted
[12908000 ns] [MONITOR] start asserted
[12913000 ns] [MONITOR] start asserted
[12918000 ns] [MONITOR] start asserted
[12923000 ns] [MONITOR] start asserted
[12928000 ns] [MONITOR] start asserted
[12928000 ns] [MONITOR] Input handshake: data=0xfca3 (pixel #430)
[12933000 ns] [MONITOR] start asserted
[12938000 ns] [MONITOR] start asserted
[12943000 ns] [MONITOR] start asserted
[12948000 ns] [MONITOR] start asserted
[12953000 ns] [MONITOR] start asserted
[12958000 ns] [MONITOR] start asserted
[12958000 ns] [MONITOR] Input handshake: data=0xfd21 (pixel #431)
[12963000 ns] [MONITOR] start asserted
[12968000 ns] [MONITOR] start asserted
[12973000 ns] [MONITOR] start asserted
[12978000 ns] [MONITOR] start asserted
[12983000 ns] [MONITOR] start asserted
[12988000 ns] [MONITOR] start asserted
[12988000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #432)
[12993000 ns] [MONITOR] start asserted
[12998000 ns] [MONITOR] start asserted
[13003000 ns] [MONITOR] start asserted
[13008000 ns] [MONITOR] start asserted
[13013000 ns] [MONITOR] start asserted
[13018000 ns] [MONITOR] start asserted
[13018000 ns] [MONITOR] Input handshake: data=0x0305 (pixel #433)
[13023000 ns] [MONITOR] start asserted
[13028000 ns] [MONITOR] start asserted
[13033000 ns] [MONITOR] start asserted
[13038000 ns] [MONITOR] start asserted
[13043000 ns] [MONITOR] start asserted
[13048000 ns] [MONITOR] start asserted
[13048000 ns] [MONITOR] Input handshake: data=0xff49 (pixel #434)
[13053000 ns] [MONITOR] start asserted
[13058000 ns] [MONITOR] start asserted
[13063000 ns] [MONITOR] start asserted
[13068000 ns] [MONITOR] start asserted
[13073000 ns] [MONITOR] start asserted
[13078000 ns] [MONITOR] start asserted
[13078000 ns] [MONITOR] Input handshake: data=0xfdd9 (pixel #435)
[13083000 ns] [MONITOR] start asserted
[13088000 ns] [MONITOR] start asserted
[13093000 ns] [MONITOR] start asserted
[13098000 ns] [MONITOR] start asserted
[13103000 ns] [MONITOR] start asserted
[13108000 ns] [MONITOR] start asserted
[13108000 ns] [MONITOR] Input handshake: data=0xfeb1 (pixel #436)
[13113000 ns] [MONITOR] start asserted
[13118000 ns] [MONITOR] start asserted
[13123000 ns] [MONITOR] start asserted
[13128000 ns] [MONITOR] start asserted
[13133000 ns] [MONITOR] start asserted
[13138000 ns] [MONITOR] start asserted
[13138000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #437)
[13143000 ns] [MONITOR] start asserted
[13148000 ns] [MONITOR] start asserted
[13153000 ns] [MONITOR] start asserted
[13158000 ns] [MONITOR] start asserted
[13163000 ns] [MONITOR] start asserted
[13168000 ns] [MONITOR] start asserted
[13168000 ns] [MONITOR] Input handshake: data=0x021b (pixel #438)
[13173000 ns] [MONITOR] start asserted
[13178000 ns] [MONITOR] start asserted
[13183000 ns] [MONITOR] start asserted
[13188000 ns] [MONITOR] start asserted
[13193000 ns] [MONITOR] start asserted
[13198000 ns] [MONITOR] start asserted
[13198000 ns] [MONITOR] Input handshake: data=0x03a8 (pixel #439)
[13203000 ns] [MONITOR] start asserted
[13208000 ns] [MONITOR] start asserted
[13213000 ns] [MONITOR] start asserted
[13218000 ns] [MONITOR] start asserted
[13223000 ns] [MONITOR] start asserted
[13228000 ns] [MONITOR] start asserted
[13228000 ns] [MONITOR] Input handshake: data=0x008a (pixel #440)
[13233000 ns] [MONITOR] start asserted
[13238000 ns] [MONITOR] start asserted
[13243000 ns] [MONITOR] start asserted
[13248000 ns] [MONITOR] start asserted
[13253000 ns] [MONITOR] start asserted
[13258000 ns] [MONITOR] start asserted
[13258000 ns] [MONITOR] Input handshake: data=0xffe7 (pixel #441)
[13263000 ns] [MONITOR] start asserted
[13268000 ns] [MONITOR] start asserted
[13273000 ns] [MONITOR] start asserted
[13278000 ns] [MONITOR] start asserted
[13283000 ns] [MONITOR] start asserted
[13288000 ns] [MONITOR] start asserted
[13288000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #442)
[13293000 ns] [MONITOR] start asserted
[13298000 ns] [MONITOR] start asserted
[13303000 ns] [MONITOR] start asserted
[13308000 ns] [MONITOR] start asserted
[13313000 ns] [MONITOR] start asserted
[13318000 ns] [MONITOR] start asserted
[13318000 ns] [MONITOR] Input handshake: data=0xfe8e (pixel #443)
[13323000 ns] [MONITOR] start asserted
[13328000 ns] [MONITOR] start asserted
[13333000 ns] [MONITOR] start asserted
[13338000 ns] [MONITOR] start asserted
[13343000 ns] [MONITOR] start asserted
[13348000 ns] [MONITOR] start asserted
[13348000 ns] [MONITOR] Input handshake: data=0x000e (pixel #444)
[13353000 ns] [MONITOR] start asserted
[13358000 ns] [MONITOR] start asserted
[13363000 ns] [MONITOR] start asserted
[13368000 ns] [MONITOR] start asserted
[13373000 ns] [MONITOR] start asserted
[13378000 ns] [MONITOR] start asserted
[13378000 ns] [MONITOR] Input handshake: data=0xffa9 (pixel #445)
[13383000 ns] [MONITOR] start asserted
[13388000 ns] [MONITOR] start asserted
[13393000 ns] [MONITOR] start asserted
[13398000 ns] [MONITOR] start asserted
[13403000 ns] [MONITOR] start asserted
[13408000 ns] [MONITOR] start asserted
[13408000 ns] [MONITOR] Input handshake: data=0xfd13 (pixel #446)
[13413000 ns] [MONITOR] start asserted
[13418000 ns] [MONITOR] start asserted
[13423000 ns] [MONITOR] start asserted
[13428000 ns] [MONITOR] start asserted
[13433000 ns] [MONITOR] start asserted
[13438000 ns] [MONITOR] start asserted
[13438000 ns] [MONITOR] Input handshake: data=0xfcc1 (pixel #447)
[13443000 ns] [MONITOR] start asserted
[13448000 ns] [MONITOR] start asserted
[13453000 ns] [MONITOR] start asserted
[13458000 ns] [MONITOR] start asserted
[13463000 ns] [MONITOR] start asserted
[13468000 ns] [MONITOR] start asserted
[13468000 ns] [MONITOR] Input handshake: data=0x0026 (pixel #448)
[13473000 ns] [MONITOR] start asserted
[13478000 ns] [MONITOR] start asserted
[13483000 ns] [MONITOR] start asserted
[13488000 ns] [MONITOR] start asserted
[13493000 ns] [MONITOR] start asserted
[13498000 ns] [MONITOR] start asserted
[13498000 ns] [MONITOR] Input handshake: data=0x01d4 (pixel #449)
[13503000 ns] [MONITOR] start asserted
[13508000 ns] [MONITOR] start asserted
[13513000 ns] [MONITOR] start asserted
[13518000 ns] [MONITOR] start asserted
[13523000 ns] [MONITOR] start asserted
[13528000 ns] [MONITOR] start asserted
[13528000 ns] [MONITOR] Input handshake: data=0x028b (pixel #450)
[13533000 ns] [MONITOR] start asserted
[13538000 ns] [MONITOR] start asserted
[13543000 ns] [MONITOR] start asserted
[13548000 ns] [MONITOR] start asserted
[13553000 ns] [MONITOR] start asserted
[13558000 ns] [MONITOR] start asserted
[13558000 ns] [MONITOR] Input handshake: data=0x002b (pixel #451)
[13563000 ns] [MONITOR] start asserted
[13568000 ns] [MONITOR] start asserted
[13573000 ns] [MONITOR] start asserted
[13578000 ns] [MONITOR] start asserted
[13583000 ns] [MONITOR] start asserted
[13588000 ns] [MONITOR] start asserted
[13588000 ns] [MONITOR] Input handshake: data=0xfe09 (pixel #452)
[13593000 ns] [MONITOR] start asserted
[13598000 ns] [MONITOR] start asserted
[13603000 ns] [MONITOR] start asserted
[13608000 ns] [MONITOR] start asserted
[13613000 ns] [MONITOR] start asserted
[13618000 ns] [MONITOR] start asserted
[13618000 ns] [MONITOR] Input handshake: data=0x00c9 (pixel #453)
[13623000 ns] [MONITOR] start asserted
[13628000 ns] [MONITOR] start asserted
[13633000 ns] [MONITOR] start asserted
[13638000 ns] [MONITOR] start asserted
[13643000 ns] [MONITOR] start asserted
[13648000 ns] [MONITOR] start asserted
[13648000 ns] [MONITOR] Input handshake: data=0x011d (pixel #454)
[13653000 ns] [MONITOR] start asserted
[13658000 ns] [MONITOR] start asserted
[13663000 ns] [MONITOR] start asserted
[13668000 ns] [MONITOR] start asserted
[13673000 ns] [MONITOR] start asserted
[13678000 ns] [MONITOR] start asserted
[13678000 ns] [MONITOR] Input handshake: data=0xfe44 (pixel #455)
[13683000 ns] [MONITOR] start asserted
[13688000 ns] [MONITOR] start asserted
[13693000 ns] [MONITOR] start asserted
[13698000 ns] [MONITOR] start asserted
[13703000 ns] [MONITOR] start asserted
[13708000 ns] [MONITOR] start asserted
[13708000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #456)
[13713000 ns] [MONITOR] start asserted
[13718000 ns] [MONITOR] start asserted
[13723000 ns] [MONITOR] start asserted
[13728000 ns] [MONITOR] start asserted
[13733000 ns] [MONITOR] start asserted
[13738000 ns] [MONITOR] start asserted
[13738000 ns] [MONITOR] Input handshake: data=0x0359 (pixel #457)
[13743000 ns] [MONITOR] start asserted
[13748000 ns] [MONITOR] start asserted
[13753000 ns] [MONITOR] start asserted
[13758000 ns] [MONITOR] start asserted
[13763000 ns] [MONITOR] start asserted
[13768000 ns] [MONITOR] start asserted
[13768000 ns] [MONITOR] Input handshake: data=0x0166 (pixel #458)
[13773000 ns] [MONITOR] start asserted
[13778000 ns] [MONITOR] start asserted
[13783000 ns] [MONITOR] start asserted
[13788000 ns] [MONITOR] start asserted
[13793000 ns] [MONITOR] start asserted
[13798000 ns] [MONITOR] start asserted
[13798000 ns] [MONITOR] Input handshake: data=0xffea (pixel #459)
[13803000 ns] [MONITOR] start asserted
[13808000 ns] [MONITOR] start asserted
[13813000 ns] [MONITOR] start asserted
[13818000 ns] [MONITOR] start asserted
[13823000 ns] [MONITOR] start asserted
[13828000 ns] [MONITOR] start asserted
[13828000 ns] [MONITOR] Input handshake: data=0x00d7 (pixel #460)
[13833000 ns] [MONITOR] start asserted
[13838000 ns] [MONITOR] start asserted
[13843000 ns] [MONITOR] start asserted
[13848000 ns] [MONITOR] start asserted
[13853000 ns] [MONITOR] start asserted
[13858000 ns] [MONITOR] start asserted
[13858000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #461)
[13863000 ns] [MONITOR] start asserted
[13868000 ns] [MONITOR] start asserted
[13873000 ns] [MONITOR] start asserted
[13878000 ns] [MONITOR] start asserted
[13883000 ns] [MONITOR] start asserted
[13888000 ns] [MONITOR] start asserted
[13888000 ns] [MONITOR] Input handshake: data=0xfc8d (pixel #462)
[13893000 ns] [MONITOR] start asserted
[13898000 ns] [MONITOR] start asserted
[13903000 ns] [MONITOR] start asserted
[13908000 ns] [MONITOR] start asserted
[13913000 ns] [MONITOR] start asserted
[13918000 ns] [MONITOR] start asserted
[13918000 ns] [MONITOR] Input handshake: data=0xff32 (pixel #463)
[13923000 ns] [MONITOR] start asserted
[13928000 ns] [MONITOR] start asserted
[13933000 ns] [MONITOR] start asserted
[13938000 ns] [MONITOR] start asserted
[13943000 ns] [MONITOR] start asserted
[13948000 ns] [MONITOR] start asserted
[13948000 ns] [MONITOR] Input handshake: data=0x0126 (pixel #464)
[13953000 ns] [MONITOR] start asserted
[13958000 ns] [MONITOR] start asserted
[13963000 ns] [MONITOR] start asserted
[13968000 ns] [MONITOR] start asserted
[13973000 ns] [MONITOR] start asserted
[13978000 ns] [MONITOR] start asserted
[13978000 ns] [MONITOR] Input handshake: data=0xff80 (pixel #465)
[13983000 ns] [MONITOR] start asserted
[13988000 ns] [MONITOR] start asserted
[13993000 ns] [MONITOR] start asserted
[13998000 ns] [MONITOR] start asserted
[14003000 ns] [MONITOR] start asserted
[14008000 ns] [MONITOR] start asserted
[14008000 ns] [MONITOR] Input handshake: data=0xff64 (pixel #466)
[14013000 ns] [MONITOR] start asserted
[14018000 ns] [MONITOR] start asserted
[14023000 ns] [MONITOR] start asserted
[14028000 ns] [MONITOR] start asserted
[14033000 ns] [MONITOR] start asserted
[14038000 ns] [MONITOR] start asserted
[14038000 ns] [MONITOR] Input handshake: data=0xffe9 (pixel #467)
[14043000 ns] [MONITOR] start asserted
[14048000 ns] [MONITOR] start asserted
[14053000 ns] [MONITOR] start asserted
[14058000 ns] [MONITOR] start asserted
[14063000 ns] [MONITOR] start asserted
[14068000 ns] [MONITOR] start asserted
[14068000 ns] [MONITOR] Input handshake: data=0xffca (pixel #468)
[14073000 ns] [MONITOR] start asserted
[14078000 ns] [MONITOR] start asserted
[14083000 ns] [MONITOR] start asserted
[14088000 ns] [MONITOR] start asserted
[14093000 ns] [MONITOR] start asserted
[14098000 ns] [MONITOR] start asserted
[14098000 ns] [MONITOR] Input handshake: data=0xff15 (pixel #469)
[14103000 ns] [MONITOR] start asserted
[14108000 ns] [MONITOR] start asserted
[14113000 ns] [MONITOR] start asserted
[14118000 ns] [MONITOR] start asserted
[14123000 ns] [MONITOR] start asserted
[14128000 ns] [MONITOR] start asserted
[14128000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #470)
[14133000 ns] [MONITOR] start asserted
[14138000 ns] [MONITOR] start asserted
[14143000 ns] [MONITOR] start asserted
[14148000 ns] [MONITOR] start asserted
[14153000 ns] [MONITOR] start asserted
[14158000 ns] [MONITOR] start asserted
[14158000 ns] [MONITOR] Input handshake: data=0x02e1 (pixel #471)
[14163000 ns] [MONITOR] start asserted
[14168000 ns] [MONITOR] start asserted
[14173000 ns] [MONITOR] start asserted
[14178000 ns] [MONITOR] start asserted
[14183000 ns] [MONITOR] start asserted
[14188000 ns] [MONITOR] start asserted
[14188000 ns] [MONITOR] Input handshake: data=0x0199 (pixel #472)
[14193000 ns] [MONITOR] start asserted
[14198000 ns] [MONITOR] start asserted
[14203000 ns] [MONITOR] start asserted
[14208000 ns] [MONITOR] start asserted
[14213000 ns] [MONITOR] start asserted
[14218000 ns] [MONITOR] start asserted
[14218000 ns] [MONITOR] Input handshake: data=0xfe9c (pixel #473)
[14223000 ns] [MONITOR] start asserted
[14228000 ns] [MONITOR] start asserted
[14233000 ns] [MONITOR] start asserted
[14238000 ns] [MONITOR] start asserted
[14243000 ns] [MONITOR] start asserted
[14248000 ns] [MONITOR] start asserted
[14248000 ns] [MONITOR] Input handshake: data=0x0009 (pixel #474)
[14253000 ns] [MONITOR] start asserted
[14258000 ns] [MONITOR] start asserted
[14263000 ns] [MONITOR] start asserted
[14268000 ns] [MONITOR] start asserted
[14273000 ns] [MONITOR] start asserted
[14278000 ns] [MONITOR] start asserted
[14278000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #475)
[14283000 ns] [MONITOR] start asserted
[14288000 ns] [MONITOR] start asserted
[14293000 ns] [MONITOR] start asserted
[14298000 ns] [MONITOR] start asserted
[14303000 ns] [MONITOR] start asserted
[14308000 ns] [MONITOR] start asserted
[14308000 ns] [MONITOR] Input handshake: data=0xfe94 (pixel #476)
[14313000 ns] [MONITOR] start asserted
[14318000 ns] [MONITOR] start asserted
[14323000 ns] [MONITOR] start asserted
[14328000 ns] [MONITOR] start asserted
[14333000 ns] [MONITOR] start asserted
[14338000 ns] [MONITOR] start asserted
[14338000 ns] [MONITOR] Input handshake: data=0x0045 (pixel #477)
[14343000 ns] [MONITOR] start asserted
[14348000 ns] [MONITOR] start asserted
[14353000 ns] [MONITOR] start asserted
[14358000 ns] [MONITOR] start asserted
[14363000 ns] [MONITOR] start asserted
[14368000 ns] [MONITOR] start asserted
[14368000 ns] [MONITOR] Input handshake: data=0xffb9 (pixel #478)
[14373000 ns] [MONITOR] start asserted
[14378000 ns] [MONITOR] start asserted
[14383000 ns] [MONITOR] start asserted
[14388000 ns] [MONITOR] start asserted
[14393000 ns] [MONITOR] start asserted
[14398000 ns] [MONITOR] start asserted
[14398000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #479)
[14403000 ns] [MONITOR] start asserted
[14408000 ns] [MONITOR] start asserted
[14413000 ns] [MONITOR] start asserted
[14418000 ns] [MONITOR] start asserted
[14423000 ns] [MONITOR] start asserted
[14428000 ns] [MONITOR] start asserted
[14428000 ns] [MONITOR] Input handshake: data=0x00ea (pixel #480)
[14433000 ns] [MONITOR] start asserted
[14438000 ns] [MONITOR] start asserted
[14443000 ns] [MONITOR] start asserted
[14448000 ns] [MONITOR] start asserted
[14453000 ns] [MONITOR] start asserted
[14458000 ns] [MONITOR] start asserted
[14458000 ns] [MONITOR] Input handshake: data=0x01df (pixel #481)
[14463000 ns] [MONITOR] start asserted
[14468000 ns] [MONITOR] start asserted
[14473000 ns] [MONITOR] start asserted
[14478000 ns] [MONITOR] start asserted
[14483000 ns] [MONITOR] start asserted
[14488000 ns] [MONITOR] start asserted
[14488000 ns] [MONITOR] Input handshake: data=0x00c8 (pixel #482)
[14493000 ns] [MONITOR] start asserted
[14498000 ns] [MONITOR] start asserted
[14503000 ns] [MONITOR] start asserted
[14508000 ns] [MONITOR] start asserted
[14513000 ns] [MONITOR] start asserted
[14518000 ns] [MONITOR] start asserted
[14518000 ns] [MONITOR] Input handshake: data=0xfeb1 (pixel #483)
[14523000 ns] [MONITOR] start asserted
[14528000 ns] [MONITOR] start asserted
[14533000 ns] [MONITOR] start asserted
[14538000 ns] [MONITOR] start asserted
[14543000 ns] [MONITOR] start asserted
[14548000 ns] [MONITOR] start asserted
[14548000 ns] [MONITOR] Input handshake: data=0xfee6 (pixel #484)
[14553000 ns] [MONITOR] start asserted
[14558000 ns] [MONITOR] start asserted
[14563000 ns] [MONITOR] start asserted
[14568000 ns] [MONITOR] start asserted
[14573000 ns] [MONITOR] start asserted
[14578000 ns] [MONITOR] start asserted
[14578000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #485)
[14583000 ns] [MONITOR] start asserted
[14588000 ns] [MONITOR] start asserted
[14593000 ns] [MONITOR] start asserted
[14598000 ns] [MONITOR] start asserted
[14603000 ns] [MONITOR] start asserted
[14608000 ns] [MONITOR] start asserted
[14608000 ns] [MONITOR] Input handshake: data=0xff86 (pixel #486)
[14613000 ns] [MONITOR] start asserted
[14618000 ns] [MONITOR] start asserted
[14623000 ns] [MONITOR] start asserted
[14628000 ns] [MONITOR] start asserted
[14633000 ns] [MONITOR] start asserted
[14638000 ns] [MONITOR] start asserted
[14638000 ns] [MONITOR] Input handshake: data=0x01cc (pixel #487)
[14643000 ns] [MONITOR] start asserted
[14648000 ns] [MONITOR] start asserted
[14653000 ns] [MONITOR] start asserted
[14658000 ns] [MONITOR] start asserted
[14663000 ns] [MONITOR] start asserted
[14668000 ns] [MONITOR] start asserted
[14668000 ns] [MONITOR] Input handshake: data=0x01a0 (pixel #488)
[14673000 ns] [MONITOR] start asserted
[14678000 ns] [MONITOR] start asserted
[14683000 ns] [MONITOR] start asserted
[14688000 ns] [MONITOR] start asserted
[14693000 ns] [MONITOR] start asserted
[14698000 ns] [MONITOR] start asserted
[14698000 ns] [MONITOR] Input handshake: data=0xffd7 (pixel #489)
[14703000 ns] [MONITOR] start asserted
[14708000 ns] [MONITOR] start asserted
[14713000 ns] [MONITOR] start asserted
[14718000 ns] [MONITOR] start asserted
[14723000 ns] [MONITOR] start asserted
[14728000 ns] [MONITOR] start asserted
[14728000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #490)
[14733000 ns] [MONITOR] start asserted
[14738000 ns] [MONITOR] start asserted
[14743000 ns] [MONITOR] start asserted
[14748000 ns] [MONITOR] start asserted
[14753000 ns] [MONITOR] start asserted
[14758000 ns] [MONITOR] start asserted
[14758000 ns] [MONITOR] Input handshake: data=0xfe3f (pixel #491)
[14763000 ns] [MONITOR] start asserted
[14768000 ns] [MONITOR] start asserted
[14773000 ns] [MONITOR] start asserted
[14778000 ns] [MONITOR] start asserted
[14783000 ns] [MONITOR] start asserted
[14788000 ns] [MONITOR] start asserted
[14788000 ns] [MONITOR] Input handshake: data=0xfdb1 (pixel #492)
[14793000 ns] [MONITOR] start asserted
[14798000 ns] [MONITOR] start asserted
[14803000 ns] [MONITOR] start asserted
[14808000 ns] [MONITOR] start asserted
[14813000 ns] [MONITOR] start asserted
[14818000 ns] [MONITOR] start asserted
[14818000 ns] [MONITOR] Input handshake: data=0xffed (pixel #493)
[14823000 ns] [MONITOR] start asserted
[14828000 ns] [MONITOR] start asserted
[14833000 ns] [MONITOR] start asserted
[14838000 ns] [MONITOR] start asserted
[14843000 ns] [MONITOR] start asserted
[14848000 ns] [MONITOR] start asserted
[14848000 ns] [MONITOR] Input handshake: data=0x011f (pixel #494)
[14853000 ns] [MONITOR] start asserted
[14858000 ns] [MONITOR] start asserted
[14863000 ns] [MONITOR] start asserted
[14868000 ns] [MONITOR] start asserted
[14873000 ns] [MONITOR] start asserted
[14878000 ns] [MONITOR] start asserted
[14878000 ns] [MONITOR] Input handshake: data=0x0085 (pixel #495)
[14883000 ns] [MONITOR] start asserted
[14888000 ns] [MONITOR] start asserted
[14893000 ns] [MONITOR] start asserted
[14898000 ns] [MONITOR] start asserted
[14903000 ns] [MONITOR] start asserted
[14908000 ns] [MONITOR] start asserted
[14908000 ns] [MONITOR] Input handshake: data=0x033f (pixel #496)
[14913000 ns] [MONITOR] start asserted
[14918000 ns] [MONITOR] start asserted
[14923000 ns] [MONITOR] start asserted
[14928000 ns] [MONITOR] start asserted
[14933000 ns] [MONITOR] start asserted
[14938000 ns] [MONITOR] start asserted
[14938000 ns] [MONITOR] Input handshake: data=0x0178 (pixel #497)
[14943000 ns] [MONITOR] start asserted
[14948000 ns] [MONITOR] start asserted
[14953000 ns] [MONITOR] start asserted
[14958000 ns] [MONITOR] start asserted
[14963000 ns] [MONITOR] start asserted
[14968000 ns] [MONITOR] start asserted
[14968000 ns] [MONITOR] Input handshake: data=0x000f (pixel #498)
[14973000 ns] [MONITOR] start asserted
[14978000 ns] [MONITOR] start asserted
[14983000 ns] [MONITOR] start asserted
[14988000 ns] [MONITOR] start asserted
[14993000 ns] [MONITOR] start asserted
[14998000 ns] [MONITOR] start asserted
[14998000 ns] [MONITOR] Input handshake: data=0x00ce (pixel #499)
[15003000 ns] [MONITOR] start asserted
[15008000 ns] [MONITOR] start asserted
[15013000 ns] [MONITOR] start asserted
[15018000 ns] [MONITOR] start asserted
[15023000 ns] [MONITOR] start asserted
[15028000 ns] [MONITOR] start asserted
[15028000 ns] [MONITOR] Input handshake: data=0xffa5 (pixel #500)
[15033000 ns] [MONITOR] start asserted
[15038000 ns] [MONITOR] start asserted
[15043000 ns] [MONITOR] start asserted
[15048000 ns] [MONITOR] start asserted
[15053000 ns] [MONITOR] start asserted
[15058000 ns] [MONITOR] start asserted
[15058000 ns] [MONITOR] Input handshake: data=0xffd8 (pixel #501)
[15063000 ns] [MONITOR] start asserted
[15068000 ns] [MONITOR] start asserted
[15073000 ns] [MONITOR] start asserted
[15078000 ns] [MONITOR] start asserted
[15083000 ns] [MONITOR] start asserted
[15088000 ns] [MONITOR] start asserted
[15088000 ns] [MONITOR] Input handshake: data=0xfe4c (pixel #502)
[15093000 ns] [MONITOR] start asserted
[15098000 ns] [MONITOR] start asserted
[15103000 ns] [MONITOR] start asserted
[15108000 ns] [MONITOR] start asserted
[15113000 ns] [MONITOR] start asserted
[15118000 ns] [MONITOR] start asserted
[15118000 ns] [MONITOR] Input handshake: data=0xfdd4 (pixel #503)
[15123000 ns] [MONITOR] start asserted
[15128000 ns] [MONITOR] start asserted
[15133000 ns] [MONITOR] start asserted
[15138000 ns] [MONITOR] start asserted
[15143000 ns] [MONITOR] start asserted
[15148000 ns] [MONITOR] start asserted
[15148000 ns] [MONITOR] Input handshake: data=0x0041 (pixel #504)
[15153000 ns] [MONITOR] start asserted
[15158000 ns] [MONITOR] start asserted
[15163000 ns] [MONITOR] start asserted
[15168000 ns] [MONITOR] start asserted
[15173000 ns] [MONITOR] start asserted
[15178000 ns] [MONITOR] start asserted
[15178000 ns] [MONITOR] Input handshake: data=0x0280 (pixel #505)
[15183000 ns] [MONITOR] start asserted
[15188000 ns] [MONITOR] start asserted
[15193000 ns] [MONITOR] start asserted
[15198000 ns] [MONITOR] start asserted
[15203000 ns] [MONITOR] start asserted
[15208000 ns] [MONITOR] start asserted
[15208000 ns] [MONITOR] Input handshake: data=0x03f8 (pixel #506)
[15213000 ns] [MONITOR] start asserted
[15218000 ns] [MONITOR] start asserted
[15223000 ns] [MONITOR] start asserted
[15228000 ns] [MONITOR] start asserted
[15233000 ns] [MONITOR] start asserted
[15238000 ns] [MONITOR] start asserted
[15238000 ns] [MONITOR] Input handshake: data=0x005e (pixel #507)
[15243000 ns] [MONITOR] start asserted
[15248000 ns] [MONITOR] start asserted
[15253000 ns] [MONITOR] start asserted
[15258000 ns] [MONITOR] start asserted
[15263000 ns] [MONITOR] start asserted
[15268000 ns] [MONITOR] start asserted
[15268000 ns] [MONITOR] Input handshake: data=0xffa6 (pixel #508)
[15273000 ns] [MONITOR] start asserted
[15278000 ns] [MONITOR] start asserted
[15283000 ns] [MONITOR] start asserted
[15288000 ns] [MONITOR] start asserted
[15293000 ns] [MONITOR] start asserted
[15298000 ns] [MONITOR] start asserted
[15298000 ns] [MONITOR] Input handshake: data=0x0163 (pixel #509)
[15303000 ns] [MONITOR] start asserted
[15308000 ns] [MONITOR] start asserted
[15313000 ns] [MONITOR] start asserted
[15318000 ns] [MONITOR] start asserted
[15323000 ns] [MONITOR] start asserted
[15328000 ns] [MONITOR] start asserted
[15328000 ns] [MONITOR] Input handshake: data=0xff6f (pixel #510)
[15333000 ns] [MONITOR] start asserted
[15338000 ns] [MONITOR] start asserted
[15343000 ns] [MONITOR] start asserted
[15348000 ns] [MONITOR] start asserted
[15353000 ns] [MONITOR] start asserted
[15358000 ns] [MONITOR] start asserted
[15358000 ns] [MONITOR] Input handshake: data=0xfdbf (pixel #511)
[15363000 ns] [MONITOR] start asserted
[15368000 ns] [MONITOR] start asserted
[15373000 ns] [MONITOR] start asserted
[15378000 ns] [MONITOR] start asserted
[15383000 ns] [MONITOR] start asserted
[15388000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[15388000 ns] [MONITOR] start asserted
[15388000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #512)
[15393000 ns] [MONITOR] start asserted
[15398000 ns] [MONITOR] start asserted
[15403000 ns] [MONITOR] start asserted
[15408000 ns] [MONITOR] start asserted
[15413000 ns] [MONITOR] start asserted
[15418000 ns] [MONITOR] start asserted
[15418000 ns] [MONITOR] Input handshake: data=0xffe4 (pixel #513)
[15423000 ns] [MONITOR] start asserted
[15428000 ns] [MONITOR] start asserted
[15433000 ns] [MONITOR] start asserted
[15438000 ns] [MONITOR] start asserted
[15443000 ns] [MONITOR] start asserted
[15448000 ns] [MONITOR] start asserted
[15448000 ns] [MONITOR] Input handshake: data=0x0286 (pixel #514)
[15453000 ns] [MONITOR] start asserted
[15458000 ns] [MONITOR] start asserted
[15463000 ns] [MONITOR] start asserted
[15468000 ns] [MONITOR] start asserted
[15473000 ns] [MONITOR] start asserted
[15478000 ns] [MONITOR] start asserted
[15478000 ns] [MONITOR] Input handshake: data=0xfe4f (pixel #515)
[15483000 ns] [MONITOR] start asserted
[15488000 ns] [MONITOR] start asserted
[15493000 ns] [MONITOR] start asserted
[15498000 ns] [MONITOR] start asserted
[15503000 ns] [MONITOR] start asserted
[15508000 ns] [MONITOR] start asserted
[15508000 ns] [MONITOR] Input handshake: data=0xfec7 (pixel #516)
[15513000 ns] [MONITOR] start asserted
[15518000 ns] [MONITOR] start asserted
[15523000 ns] [MONITOR] start asserted
[15528000 ns] [MONITOR] start asserted
[15533000 ns] [MONITOR] start asserted
[15538000 ns] [MONITOR] start asserted
[15538000 ns] [MONITOR] Input handshake: data=0xfef3 (pixel #517)
[15543000 ns] [MONITOR] start asserted
[15548000 ns] [MONITOR] start asserted
[15553000 ns] [MONITOR] start asserted
[15558000 ns] [MONITOR] start asserted
[15563000 ns] [MONITOR] start asserted
[15568000 ns] [MONITOR] start asserted
[15568000 ns] [MONITOR] Input handshake: data=0xffb3 (pixel #518)
[15573000 ns] [MONITOR] start asserted
[15578000 ns] [MONITOR] start asserted
[15583000 ns] [MONITOR] start asserted
[15588000 ns] [MONITOR] start asserted
[15593000 ns] [MONITOR] start asserted
[15598000 ns] [MONITOR] start asserted
[15598000 ns] [MONITOR] Input handshake: data=0x0076 (pixel #519)
[15603000 ns] [MONITOR] start asserted
[15608000 ns] [MONITOR] start asserted
[15613000 ns] [MONITOR] start asserted
[15618000 ns] [MONITOR] start asserted
[15623000 ns] [MONITOR] start asserted
[15628000 ns] [MONITOR] start asserted
[15628000 ns] [MONITOR] Input handshake: data=0xfe69 (pixel #520)
[15633000 ns] [MONITOR] start asserted
[15638000 ns] [MONITOR] start asserted
[15643000 ns] [MONITOR] start asserted
[15648000 ns] [MONITOR] start asserted
[15653000 ns] [MONITOR] start asserted
[15658000 ns] [MONITOR] start asserted
[15658000 ns] [MONITOR] Input handshake: data=0x0004 (pixel #521)
[15663000 ns] [MONITOR] start asserted
[15668000 ns] [MONITOR] start asserted
[15673000 ns] [MONITOR] start asserted
[15678000 ns] [MONITOR] start asserted
[15683000 ns] [MONITOR] start asserted
[15688000 ns] [MONITOR] start asserted
[15688000 ns] [MONITOR] Input handshake: data=0x02fc (pixel #522)
[15693000 ns] [MONITOR] start asserted
[15698000 ns] [MONITOR] start asserted
[15703000 ns] [MONITOR] start asserted
[15708000 ns] [MONITOR] start asserted
[15713000 ns] [MONITOR] start asserted
[15718000 ns] [MONITOR] start asserted
[15718000 ns] [MONITOR] Input handshake: data=0x0105 (pixel #523)
[15723000 ns] [MONITOR] start asserted
[15728000 ns] [MONITOR] start asserted
[15733000 ns] [MONITOR] start asserted
[15738000 ns] [MONITOR] start asserted
[15743000 ns] [MONITOR] start asserted
[15748000 ns] [MONITOR] start asserted
[15748000 ns] [MONITOR] Input handshake: data=0xffef (pixel #524)
[15753000 ns] [MONITOR] start asserted
[15758000 ns] [MONITOR] start asserted
[15763000 ns] [MONITOR] start asserted
[15768000 ns] [MONITOR] start asserted
[15773000 ns] [MONITOR] start asserted
[15778000 ns] [MONITOR] start asserted
[15778000 ns] [MONITOR] Input handshake: data=0xfee5 (pixel #525)
[15783000 ns] [MONITOR] start asserted
[15788000 ns] [MONITOR] start asserted
[15793000 ns] [MONITOR] start asserted
[15798000 ns] [MONITOR] start asserted
[15803000 ns] [MONITOR] start asserted
[15808000 ns] [MONITOR] start asserted
[15808000 ns] [MONITOR] Input handshake: data=0xff7e (pixel #526)
[15813000 ns] [MONITOR] start asserted
[15818000 ns] [MONITOR] start asserted
[15823000 ns] [MONITOR] start asserted
[15828000 ns] [MONITOR] start asserted
[15833000 ns] [MONITOR] start asserted
[15838000 ns] [MONITOR] start asserted
[15838000 ns] [MONITOR] Input handshake: data=0x011a (pixel #527)
[15843000 ns] [MONITOR] start asserted
[15848000 ns] [MONITOR] start asserted
[15853000 ns] [MONITOR] start asserted
[15858000 ns] [MONITOR] start asserted
[15863000 ns] [MONITOR] start asserted
[15868000 ns] [MONITOR] start asserted
[15868000 ns] [MONITOR] Input handshake: data=0x00a7 (pixel #528)
[15873000 ns] [MONITOR] start asserted
[15878000 ns] [MONITOR] start asserted
[15883000 ns] [MONITOR] start asserted
[15888000 ns] [MONITOR] start asserted
[15893000 ns] [MONITOR] start asserted
[15898000 ns] [MONITOR] start asserted
[15898000 ns] [MONITOR] Input handshake: data=0x0124 (pixel #529)
[15903000 ns] [MONITOR] start asserted
[15908000 ns] [MONITOR] start asserted
[15913000 ns] [MONITOR] start asserted
[15918000 ns] [MONITOR] start asserted
[15923000 ns] [MONITOR] start asserted
[15928000 ns] [MONITOR] start asserted
[15928000 ns] [MONITOR] Input handshake: data=0x0043 (pixel #530)
[15933000 ns] [MONITOR] start asserted
[15938000 ns] [MONITOR] start asserted
[15943000 ns] [MONITOR] start asserted
[15948000 ns] [MONITOR] start asserted
[15953000 ns] [MONITOR] start asserted
[15958000 ns] [MONITOR] start asserted
[15958000 ns] [MONITOR] Input handshake: data=0xffe9 (pixel #531)
[15963000 ns] [MONITOR] start asserted
[15968000 ns] [MONITOR] start asserted
[15973000 ns] [MONITOR] start asserted
[15978000 ns] [MONITOR] start asserted
[15983000 ns] [MONITOR] start asserted
[15988000 ns] [MONITOR] start asserted
[15988000 ns] [MONITOR] Input handshake: data=0xfeca (pixel #532)
[15993000 ns] [MONITOR] start asserted
[15998000 ns] [MONITOR] start asserted
[16003000 ns] [MONITOR] start asserted
[16008000 ns] [MONITOR] start asserted
[16013000 ns] [MONITOR] start asserted
[16018000 ns] [MONITOR] start asserted
[16018000 ns] [MONITOR] Input handshake: data=0xffa4 (pixel #533)
[16023000 ns] [MONITOR] start asserted
[16028000 ns] [MONITOR] start asserted
[16033000 ns] [MONITOR] start asserted
[16038000 ns] [MONITOR] start asserted
[16043000 ns] [MONITOR] start asserted
[16048000 ns] [MONITOR] start asserted
[16048000 ns] [MONITOR] Input handshake: data=0xff90 (pixel #534)
[16053000 ns] [MONITOR] start asserted
[16058000 ns] [MONITOR] start asserted
[16063000 ns] [MONITOR] start asserted
[16068000 ns] [MONITOR] start asserted
[16073000 ns] [MONITOR] start asserted
[16078000 ns] [MONITOR] start asserted
[16078000 ns] [MONITOR] Input handshake: data=0xfef6 (pixel #535)
[16083000 ns] [MONITOR] start asserted
[16088000 ns] [MONITOR] start asserted
[16093000 ns] [MONITOR] start asserted
[16098000 ns] [MONITOR] start asserted
[16103000 ns] [MONITOR] start asserted
[16108000 ns] [MONITOR] start asserted
[16108000 ns] [MONITOR] Input handshake: data=0xff94 (pixel #536)
[16113000 ns] [MONITOR] start asserted
[16118000 ns] [MONITOR] start asserted
[16123000 ns] [MONITOR] start asserted
[16128000 ns] [MONITOR] start asserted
[16133000 ns] [MONITOR] start asserted
[16138000 ns] [MONITOR] start asserted
[16138000 ns] [MONITOR] Input handshake: data=0x012f (pixel #537)
[16143000 ns] [MONITOR] start asserted
[16148000 ns] [MONITOR] start asserted
[16153000 ns] [MONITOR] start asserted
[16158000 ns] [MONITOR] start asserted
[16163000 ns] [MONITOR] start asserted
[16168000 ns] [MONITOR] start asserted
[16168000 ns] [MONITOR] Input handshake: data=0xffdc (pixel #538)
[16173000 ns] [MONITOR] start asserted
[16178000 ns] [MONITOR] start asserted
[16183000 ns] [MONITOR] start asserted
[16188000 ns] [MONITOR] start asserted
[16193000 ns] [MONITOR] start asserted
[16198000 ns] [MONITOR] start asserted
[16198000 ns] [MONITOR] Input handshake: data=0x008a (pixel #539)
[16203000 ns] [MONITOR] start asserted
[16208000 ns] [MONITOR] start asserted
[16213000 ns] [MONITOR] start asserted
[16218000 ns] [MONITOR] start asserted
[16223000 ns] [MONITOR] start asserted
[16228000 ns] [MONITOR] start asserted
[16228000 ns] [MONITOR] Input handshake: data=0x003f (pixel #540)
[16233000 ns] [MONITOR] start asserted
[16238000 ns] [MONITOR] start asserted
[16243000 ns] [MONITOR] start asserted
[16248000 ns] [MONITOR] start asserted
[16253000 ns] [MONITOR] start asserted
[16258000 ns] [MONITOR] start asserted
[16258000 ns] [MONITOR] Input handshake: data=0x009e (pixel #541)
[16263000 ns] [MONITOR] start asserted
[16268000 ns] [MONITOR] start asserted
[16273000 ns] [MONITOR] start asserted
[16278000 ns] [MONITOR] start asserted
[16283000 ns] [MONITOR] start asserted
[16288000 ns] [MONITOR] start asserted
[16288000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #542)
[16293000 ns] [MONITOR] start asserted
[16298000 ns] [MONITOR] start asserted
[16303000 ns] [MONITOR] start asserted
[16308000 ns] [MONITOR] start asserted
[16313000 ns] [MONITOR] start asserted
[16318000 ns] [MONITOR] start asserted
[16318000 ns] [MONITOR] Input handshake: data=0xff90 (pixel #543)
[16323000 ns] [MONITOR] start asserted
[16328000 ns] [MONITOR] start asserted
[16333000 ns] [MONITOR] start asserted
[16338000 ns] [MONITOR] start asserted
[16343000 ns] [MONITOR] start asserted
[16348000 ns] [MONITOR] start asserted
[16348000 ns] [MONITOR] Input handshake: data=0x00c6 (pixel #544)
[16353000 ns] [MONITOR] start asserted
[16358000 ns] [MONITOR] start asserted
[16363000 ns] [MONITOR] start asserted
[16368000 ns] [MONITOR] start asserted
[16373000 ns] [MONITOR] start asserted
[16378000 ns] [MONITOR] start asserted
[16378000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #545)
[16383000 ns] [MONITOR] start asserted
[16388000 ns] [MONITOR] start asserted
[16393000 ns] [MONITOR] start asserted
[16398000 ns] [MONITOR] start asserted
[16403000 ns] [MONITOR] start asserted
[16408000 ns] [MONITOR] start asserted
[16408000 ns] [MONITOR] Input handshake: data=0x01d7 (pixel #546)
[16413000 ns] [MONITOR] start asserted
[16418000 ns] [MONITOR] start asserted
[16423000 ns] [MONITOR] start asserted
[16428000 ns] [MONITOR] start asserted
[16433000 ns] [MONITOR] start asserted
[16438000 ns] [MONITOR] start asserted
[16438000 ns] [MONITOR] Input handshake: data=0x015d (pixel #547)
[16443000 ns] [MONITOR] start asserted
[16448000 ns] [MONITOR] start asserted
[16453000 ns] [MONITOR] start asserted
[16458000 ns] [MONITOR] start asserted
[16463000 ns] [MONITOR] start asserted
[16468000 ns] [MONITOR] start asserted
[16468000 ns] [MONITOR] Input handshake: data=0xfdc9 (pixel #548)
[16473000 ns] [MONITOR] start asserted
[16478000 ns] [MONITOR] start asserted
[16483000 ns] [MONITOR] start asserted
[16488000 ns] [MONITOR] start asserted
[16493000 ns] [MONITOR] start asserted
[16498000 ns] [MONITOR] start asserted
[16498000 ns] [MONITOR] Input handshake: data=0xfe27 (pixel #549)
[16503000 ns] [MONITOR] start asserted
[16508000 ns] [MONITOR] start asserted
[16513000 ns] [MONITOR] start asserted
[16518000 ns] [MONITOR] start asserted
[16523000 ns] [MONITOR] start asserted
[16528000 ns] [MONITOR] start asserted
[16528000 ns] [MONITOR] Input handshake: data=0xfeeb (pixel #550)
[16533000 ns] [MONITOR] start asserted
[16538000 ns] [MONITOR] start asserted
[16543000 ns] [MONITOR] start asserted
[16548000 ns] [MONITOR] start asserted
[16553000 ns] [MONITOR] start asserted
[16558000 ns] [MONITOR] start asserted
[16558000 ns] [MONITOR] Input handshake: data=0x01c8 (pixel #551)
[16563000 ns] [MONITOR] start asserted
[16568000 ns] [MONITOR] start asserted
[16573000 ns] [MONITOR] start asserted
[16578000 ns] [MONITOR] start asserted
[16583000 ns] [MONITOR] start asserted
[16588000 ns] [MONITOR] start asserted
[16588000 ns] [MONITOR] Input handshake: data=0x020b (pixel #552)
[16593000 ns] [MONITOR] start asserted
[16598000 ns] [MONITOR] start asserted
[16603000 ns] [MONITOR] start asserted
[16608000 ns] [MONITOR] start asserted
[16613000 ns] [MONITOR] start asserted
[16618000 ns] [MONITOR] start asserted
[16618000 ns] [MONITOR] Input handshake: data=0xffce (pixel #553)
[16623000 ns] [MONITOR] start asserted
[16628000 ns] [MONITOR] start asserted
[16633000 ns] [MONITOR] start asserted
[16638000 ns] [MONITOR] start asserted
[16643000 ns] [MONITOR] start asserted
[16648000 ns] [MONITOR] start asserted
[16648000 ns] [MONITOR] Input handshake: data=0xfe1f (pixel #554)
[16653000 ns] [MONITOR] start asserted
[16658000 ns] [MONITOR] start asserted
[16663000 ns] [MONITOR] start asserted
[16668000 ns] [MONITOR] start asserted
[16673000 ns] [MONITOR] start asserted
[16678000 ns] [MONITOR] start asserted
[16678000 ns] [MONITOR] Input handshake: data=0xfdb4 (pixel #555)
[16683000 ns] [MONITOR] start asserted
[16688000 ns] [MONITOR] start asserted
[16693000 ns] [MONITOR] start asserted
[16698000 ns] [MONITOR] start asserted
[16703000 ns] [MONITOR] start asserted
[16708000 ns] [MONITOR] start asserted
[16708000 ns] [MONITOR] Input handshake: data=0x0164 (pixel #556)
[16713000 ns] [MONITOR] start asserted
[16718000 ns] [MONITOR] start asserted
[16723000 ns] [MONITOR] start asserted
[16728000 ns] [MONITOR] start asserted
[16733000 ns] [MONITOR] start asserted
[16738000 ns] [MONITOR] start asserted
[16738000 ns] [MONITOR] Input handshake: data=0x015c (pixel #557)
[16743000 ns] [MONITOR] start asserted
[16748000 ns] [MONITOR] start asserted
[16753000 ns] [MONITOR] start asserted
[16758000 ns] [MONITOR] start asserted
[16763000 ns] [MONITOR] start asserted
[16768000 ns] [MONITOR] start asserted
[16768000 ns] [MONITOR] Input handshake: data=0xffd8 (pixel #558)
[16773000 ns] [MONITOR] start asserted
[16778000 ns] [MONITOR] start asserted
[16783000 ns] [MONITOR] start asserted
[16788000 ns] [MONITOR] start asserted
[16793000 ns] [MONITOR] start asserted
[16798000 ns] [MONITOR] start asserted
[16798000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #559)
[16803000 ns] [MONITOR] start asserted
[16808000 ns] [MONITOR] start asserted
[16813000 ns] [MONITOR] start asserted
[16818000 ns] [MONITOR] start asserted
[16823000 ns] [MONITOR] start asserted
[16828000 ns] [MONITOR] start asserted
[16828000 ns] [MONITOR] Input handshake: data=0x01f4 (pixel #560)
[16833000 ns] [MONITOR] start asserted
[16838000 ns] [MONITOR] start asserted
[16843000 ns] [MONITOR] start asserted
[16848000 ns] [MONITOR] start asserted
[16853000 ns] [MONITOR] start asserted
[16858000 ns] [MONITOR] start asserted
[16858000 ns] [MONITOR] Input handshake: data=0x0006 (pixel #561)
[16863000 ns] [MONITOR] start asserted
[16868000 ns] [MONITOR] start asserted
[16873000 ns] [MONITOR] start asserted
[16878000 ns] [MONITOR] start asserted
[16883000 ns] [MONITOR] start asserted
[16888000 ns] [MONITOR] start asserted
[16888000 ns] [MONITOR] Input handshake: data=0xfd15 (pixel #562)
[16893000 ns] [MONITOR] start asserted
[16898000 ns] [MONITOR] start asserted
[16903000 ns] [MONITOR] start asserted
[16908000 ns] [MONITOR] start asserted
[16913000 ns] [MONITOR] start asserted
[16918000 ns] [MONITOR] start asserted
[16918000 ns] [MONITOR] Input handshake: data=0xfc5d (pixel #563)
[16923000 ns] [MONITOR] start asserted
[16928000 ns] [MONITOR] start asserted
[16933000 ns] [MONITOR] start asserted
[16938000 ns] [MONITOR] start asserted
[16943000 ns] [MONITOR] start asserted
[16948000 ns] [MONITOR] start asserted
[16948000 ns] [MONITOR] Input handshake: data=0xfe67 (pixel #564)
[16953000 ns] [MONITOR] start asserted
[16958000 ns] [MONITOR] start asserted
[16963000 ns] [MONITOR] start asserted
[16968000 ns] [MONITOR] start asserted
[16973000 ns] [MONITOR] start asserted
[16978000 ns] [MONITOR] start asserted
[16978000 ns] [MONITOR] Input handshake: data=0xff7b (pixel #565)
[16983000 ns] [MONITOR] start asserted
[16988000 ns] [MONITOR] start asserted
[16993000 ns] [MONITOR] start asserted
[16998000 ns] [MONITOR] start asserted
[17003000 ns] [MONITOR] start asserted
[17008000 ns] [MONITOR] start asserted
[17008000 ns] [MONITOR] Input handshake: data=0x01fc (pixel #566)
[17013000 ns] [MONITOR] start asserted
[17018000 ns] [MONITOR] start asserted
[17023000 ns] [MONITOR] start asserted
[17028000 ns] [MONITOR] start asserted
[17033000 ns] [MONITOR] start asserted
[17038000 ns] [MONITOR] start asserted
[17038000 ns] [MONITOR] Input handshake: data=0x022b (pixel #567)
[17043000 ns] [MONITOR] start asserted
[17048000 ns] [MONITOR] start asserted
[17053000 ns] [MONITOR] start asserted
[17058000 ns] [MONITOR] start asserted
[17063000 ns] [MONITOR] start asserted
[17068000 ns] [MONITOR] start asserted
[17068000 ns] [MONITOR] Input handshake: data=0xffcb (pixel #568)
[17073000 ns] [MONITOR] start asserted
[17078000 ns] [MONITOR] start asserted
[17083000 ns] [MONITOR] start asserted
[17088000 ns] [MONITOR] start asserted
[17093000 ns] [MONITOR] start asserted
[17098000 ns] [MONITOR] start asserted
[17098000 ns] [MONITOR] Input handshake: data=0x006e (pixel #569)
[17103000 ns] [MONITOR] start asserted
[17108000 ns] [MONITOR] start asserted
[17113000 ns] [MONITOR] start asserted
[17118000 ns] [MONITOR] start asserted
[17123000 ns] [MONITOR] start asserted
[17128000 ns] [MONITOR] start asserted
[17128000 ns] [MONITOR] Input handshake: data=0x0244 (pixel #570)
[17133000 ns] [MONITOR] start asserted
[17138000 ns] [MONITOR] start asserted
[17143000 ns] [MONITOR] start asserted
[17148000 ns] [MONITOR] start asserted
[17153000 ns] [MONITOR] start asserted
[17158000 ns] [MONITOR] start asserted
[17158000 ns] [MONITOR] Input handshake: data=0x009b (pixel #571)
[17163000 ns] [MONITOR] start asserted
[17168000 ns] [MONITOR] start asserted
[17173000 ns] [MONITOR] start asserted
[17178000 ns] [MONITOR] start asserted
[17183000 ns] [MONITOR] start asserted
[17188000 ns] [MONITOR] start asserted
[17188000 ns] [MONITOR] Input handshake: data=0xfde1 (pixel #572)
[17193000 ns] [MONITOR] start asserted
[17198000 ns] [MONITOR] start asserted
[17203000 ns] [MONITOR] start asserted
[17208000 ns] [MONITOR] start asserted
[17213000 ns] [MONITOR] start asserted
[17218000 ns] [MONITOR] start asserted
[17218000 ns] [MONITOR] Input handshake: data=0xff34 (pixel #573)
[17223000 ns] [MONITOR] start asserted
[17228000 ns] [MONITOR] start asserted
[17233000 ns] [MONITOR] start asserted
[17238000 ns] [MONITOR] start asserted
[17243000 ns] [MONITOR] start asserted
[17248000 ns] [MONITOR] start asserted
[17248000 ns] [MONITOR] Input handshake: data=0xffa4 (pixel #574)
[17253000 ns] [MONITOR] start asserted
[17258000 ns] [MONITOR] start asserted
[17263000 ns] [MONITOR] start asserted
[17268000 ns] [MONITOR] start asserted
[17273000 ns] [MONITOR] start asserted
[17278000 ns] [MONITOR] start asserted
[17278000 ns] [MONITOR] Input handshake: data=0xfecc (pixel #575)
[17283000 ns] [MONITOR] start asserted
[17288000 ns] [MONITOR] start asserted
[17293000 ns] [MONITOR] start asserted
[17298000 ns] [MONITOR] start asserted
[17303000 ns] [MONITOR] start asserted
[17308000 ns] [MONITOR] start asserted
[17308000 ns] [MONITOR] Input handshake: data=0x012c (pixel #576)
[17313000 ns] [MONITOR] start asserted
[17318000 ns] [MONITOR] start asserted
[17323000 ns] [MONITOR] start asserted
[17328000 ns] [MONITOR] start asserted
[17333000 ns] [MONITOR] start asserted
[17338000 ns] [MONITOR] start asserted
[17338000 ns] [MONITOR] Input handshake: data=0x03fb (pixel #577)
[17343000 ns] [MONITOR] start asserted
[17348000 ns] [MONITOR] start asserted
[17353000 ns] [MONITOR] start asserted
[17358000 ns] [MONITOR] start asserted
[17363000 ns] [MONITOR] start asserted
[17368000 ns] [MONITOR] start asserted
[17368000 ns] [MONITOR] Input handshake: data=0x012e (pixel #578)
[17373000 ns] [MONITOR] start asserted
[17378000 ns] [MONITOR] start asserted
[17383000 ns] [MONITOR] start asserted
[17388000 ns] [MONITOR] start asserted
[17393000 ns] [MONITOR] start asserted
[17398000 ns] [MONITOR] start asserted
[17398000 ns] [MONITOR] Input handshake: data=0xfd1c (pixel #579)
[17403000 ns] [MONITOR] start asserted
[17408000 ns] [MONITOR] start asserted
[17413000 ns] [MONITOR] start asserted
[17418000 ns] [MONITOR] start asserted
[17423000 ns] [MONITOR] start asserted
[17428000 ns] [MONITOR] start asserted
[17428000 ns] [MONITOR] Input handshake: data=0xfda8 (pixel #580)
[17433000 ns] [MONITOR] start asserted
[17438000 ns] [MONITOR] start asserted
[17443000 ns] [MONITOR] start asserted
[17448000 ns] [MONITOR] start asserted
[17453000 ns] [MONITOR] start asserted
[17458000 ns] [MONITOR] start asserted
[17458000 ns] [MONITOR] Input handshake: data=0xfe31 (pixel #581)
[17463000 ns] [MONITOR] start asserted
[17468000 ns] [MONITOR] start asserted
[17473000 ns] [MONITOR] start asserted
[17478000 ns] [MONITOR] start asserted
[17483000 ns] [MONITOR] start asserted
[17488000 ns] [MONITOR] start asserted
[17488000 ns] [MONITOR] Input handshake: data=0x006b (pixel #582)
[17493000 ns] [MONITOR] start asserted
[17498000 ns] [MONITOR] start asserted
[17503000 ns] [MONITOR] start asserted
[17508000 ns] [MONITOR] start asserted
[17513000 ns] [MONITOR] start asserted
[17518000 ns] [MONITOR] start asserted
[17518000 ns] [MONITOR] Input handshake: data=0x022c (pixel #583)
[17523000 ns] [MONITOR] start asserted
[17528000 ns] [MONITOR] start asserted
[17533000 ns] [MONITOR] start asserted
[17538000 ns] [MONITOR] start asserted
[17543000 ns] [MONITOR] start asserted
[17548000 ns] [MONITOR] start asserted
[17548000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #584)
[17553000 ns] [MONITOR] start asserted
[17558000 ns] [MONITOR] start asserted
[17563000 ns] [MONITOR] start asserted
[17568000 ns] [MONITOR] start asserted
[17573000 ns] [MONITOR] start asserted
[17578000 ns] [MONITOR] start asserted
[17578000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #585)
[17583000 ns] [MONITOR] start asserted
[17588000 ns] [MONITOR] start asserted
[17593000 ns] [MONITOR] start asserted
[17598000 ns] [MONITOR] start asserted
[17603000 ns] [MONITOR] start asserted
[17608000 ns] [MONITOR] start asserted
[17608000 ns] [MONITOR] Input handshake: data=0xfff9 (pixel #586)
[17613000 ns] [MONITOR] start asserted
[17618000 ns] [MONITOR] start asserted
[17623000 ns] [MONITOR] start asserted
[17628000 ns] [MONITOR] start asserted
[17633000 ns] [MONITOR] start asserted
[17638000 ns] [MONITOR] start asserted
[17638000 ns] [MONITOR] Input handshake: data=0x000a (pixel #587)
[17643000 ns] [MONITOR] start asserted
[17648000 ns] [MONITOR] start asserted
[17653000 ns] [MONITOR] start asserted
[17658000 ns] [MONITOR] start asserted
[17663000 ns] [MONITOR] start asserted
[17668000 ns] [MONITOR] start asserted
[17668000 ns] [MONITOR] Input handshake: data=0xfefa (pixel #588)
[17673000 ns] [MONITOR] start asserted
[17678000 ns] [MONITOR] start asserted
[17683000 ns] [MONITOR] start asserted
[17688000 ns] [MONITOR] start asserted
[17693000 ns] [MONITOR] start asserted
[17698000 ns] [MONITOR] start asserted
[17698000 ns] [MONITOR] Input handshake: data=0xfe9a (pixel #589)
[17703000 ns] [MONITOR] start asserted
[17708000 ns] [MONITOR] start asserted
[17713000 ns] [MONITOR] start asserted
[17718000 ns] [MONITOR] start asserted
[17723000 ns] [MONITOR] start asserted
[17728000 ns] [MONITOR] start asserted
[17728000 ns] [MONITOR] Input handshake: data=0xffd3 (pixel #590)
[17733000 ns] [MONITOR] start asserted
[17738000 ns] [MONITOR] start asserted
[17743000 ns] [MONITOR] start asserted
[17748000 ns] [MONITOR] start asserted
[17753000 ns] [MONITOR] start asserted
[17758000 ns] [MONITOR] start asserted
[17758000 ns] [MONITOR] Input handshake: data=0x01be (pixel #591)
[17763000 ns] [MONITOR] start asserted
[17768000 ns] [MONITOR] start asserted
[17773000 ns] [MONITOR] start asserted
[17778000 ns] [MONITOR] start asserted
[17783000 ns] [MONITOR] start asserted
[17788000 ns] [MONITOR] start asserted
[17788000 ns] [MONITOR] Input handshake: data=0x01f2 (pixel #592)
[17793000 ns] [MONITOR] start asserted
[17798000 ns] [MONITOR] start asserted
[17803000 ns] [MONITOR] start asserted
[17808000 ns] [MONITOR] start asserted
[17813000 ns] [MONITOR] start asserted
[17818000 ns] [MONITOR] start asserted
[17818000 ns] [MONITOR] Input handshake: data=0x023f (pixel #593)
[17823000 ns] [MONITOR] start asserted
[17828000 ns] [MONITOR] start asserted
[17833000 ns] [MONITOR] start asserted
[17838000 ns] [MONITOR] start asserted
[17843000 ns] [MONITOR] start asserted
[17848000 ns] [MONITOR] start asserted
[17848000 ns] [MONITOR] Input handshake: data=0x01fa (pixel #594)
[17853000 ns] [MONITOR] start asserted
[17858000 ns] [MONITOR] start asserted
[17863000 ns] [MONITOR] start asserted
[17868000 ns] [MONITOR] start asserted
[17873000 ns] [MONITOR] start asserted
[17878000 ns] [MONITOR] start asserted
[17878000 ns] [MONITOR] Input handshake: data=0xff98 (pixel #595)
[17883000 ns] [MONITOR] start asserted
[17888000 ns] [MONITOR] start asserted
[17893000 ns] [MONITOR] start asserted
[17898000 ns] [MONITOR] start asserted
[17903000 ns] [MONITOR] start asserted
[17908000 ns] [MONITOR] start asserted
[17908000 ns] [MONITOR] Input handshake: data=0xfe3a (pixel #596)
[17913000 ns] [MONITOR] start asserted
[17918000 ns] [MONITOR] start asserted
[17923000 ns] [MONITOR] start asserted
[17928000 ns] [MONITOR] start asserted
[17933000 ns] [MONITOR] start asserted
[17938000 ns] [MONITOR] start asserted
[17938000 ns] [MONITOR] Input handshake: data=0xfc62 (pixel #597)
[17943000 ns] [MONITOR] start asserted
[17948000 ns] [MONITOR] start asserted
[17953000 ns] [MONITOR] start asserted
[17958000 ns] [MONITOR] start asserted
[17963000 ns] [MONITOR] start asserted
[17968000 ns] [MONITOR] start asserted
[17968000 ns] [MONITOR] Input handshake: data=0xfd8b (pixel #598)
[17973000 ns] [MONITOR] start asserted
[17978000 ns] [MONITOR] start asserted
[17983000 ns] [MONITOR] start asserted
[17988000 ns] [MONITOR] start asserted
[17993000 ns] [MONITOR] start asserted
[17998000 ns] [MONITOR] start asserted
[17998000 ns] [MONITOR] Input handshake: data=0x002f (pixel #599)
[18003000 ns] [MONITOR] start asserted
[18008000 ns] [MONITOR] start asserted
[18013000 ns] [MONITOR] start asserted
[18018000 ns] [MONITOR] start asserted
[18023000 ns] [MONITOR] start asserted
[18028000 ns] [MONITOR] start asserted
[18028000 ns] [MONITOR] Input handshake: data=0x0064 (pixel #600)
[18033000 ns] [MONITOR] start asserted
[18038000 ns] [MONITOR] start asserted
[18043000 ns] [MONITOR] start asserted
[18048000 ns] [MONITOR] start asserted
[18053000 ns] [MONITOR] start asserted
[18058000 ns] [MONITOR] start asserted
[18058000 ns] [MONITOR] Input handshake: data=0x016f (pixel #601)
[18063000 ns] [MONITOR] start asserted
[18068000 ns] [MONITOR] start asserted
[18073000 ns] [MONITOR] start asserted
[18078000 ns] [MONITOR] start asserted
[18083000 ns] [MONITOR] start asserted
[18088000 ns] [MONITOR] start asserted
[18088000 ns] [MONITOR] Input handshake: data=0x01c7 (pixel #602)
[18093000 ns] [MONITOR] start asserted
[18098000 ns] [MONITOR] start asserted
[18103000 ns] [MONITOR] start asserted
[18108000 ns] [MONITOR] start asserted
[18113000 ns] [MONITOR] start asserted
[18118000 ns] [MONITOR] start asserted
[18118000 ns] [MONITOR] Input handshake: data=0xffc0 (pixel #603)
[18123000 ns] [MONITOR] start asserted
[18128000 ns] [MONITOR] start asserted
[18133000 ns] [MONITOR] start asserted
[18138000 ns] [MONITOR] start asserted
[18143000 ns] [MONITOR] start asserted
[18148000 ns] [MONITOR] start asserted
[18148000 ns] [MONITOR] Input handshake: data=0x004a (pixel #604)
[18153000 ns] [MONITOR] start asserted
[18158000 ns] [MONITOR] start asserted
[18163000 ns] [MONITOR] start asserted
[18168000 ns] [MONITOR] start asserted
[18173000 ns] [MONITOR] start asserted
[18178000 ns] [MONITOR] start asserted
[18178000 ns] [MONITOR] Input handshake: data=0x0061 (pixel #605)
[18183000 ns] [MONITOR] start asserted
[18188000 ns] [MONITOR] start asserted
[18193000 ns] [MONITOR] start asserted
[18198000 ns] [MONITOR] start asserted
[18203000 ns] [MONITOR] start asserted
[18208000 ns] [MONITOR] start asserted
[18208000 ns] [MONITOR] Input handshake: data=0x00e1 (pixel #606)
[18213000 ns] [MONITOR] start asserted
[18218000 ns] [MONITOR] start asserted
[18223000 ns] [MONITOR] start asserted
[18228000 ns] [MONITOR] start asserted
[18233000 ns] [MONITOR] start asserted
[18238000 ns] [MONITOR] start asserted
[18238000 ns] [MONITOR] Input handshake: data=0x0023 (pixel #607)
[18243000 ns] [MONITOR] start asserted
[18248000 ns] [MONITOR] start asserted
[18253000 ns] [MONITOR] start asserted
[18258000 ns] [MONITOR] start asserted
[18263000 ns] [MONITOR] start asserted
[18268000 ns] [MONITOR] start asserted
[18268000 ns] [MONITOR] Input handshake: data=0xff6b (pixel #608)
[18273000 ns] [MONITOR] start asserted
[18278000 ns] [MONITOR] start asserted
[18283000 ns] [MONITOR] start asserted
[18288000 ns] [MONITOR] start asserted
[18293000 ns] [MONITOR] start asserted
[18298000 ns] [MONITOR] start asserted
[18298000 ns] [MONITOR] Input handshake: data=0x0077 (pixel #609)
[18303000 ns] [MONITOR] start asserted
[18308000 ns] [MONITOR] start asserted
[18313000 ns] [MONITOR] start asserted
[18318000 ns] [MONITOR] start asserted
[18323000 ns] [MONITOR] start asserted
[18328000 ns] [MONITOR] start asserted
[18328000 ns] [MONITOR] Input handshake: data=0xfeb0 (pixel #610)
[18333000 ns] [MONITOR] start asserted
[18338000 ns] [MONITOR] start asserted
[18343000 ns] [MONITOR] start asserted
[18348000 ns] [MONITOR] start asserted
[18353000 ns] [MONITOR] start asserted
[18358000 ns] [MONITOR] start asserted
[18358000 ns] [MONITOR] Input handshake: data=0xff43 (pixel #611)
[18363000 ns] [MONITOR] start asserted
[18368000 ns] [MONITOR] start asserted
[18373000 ns] [MONITOR] start asserted
[18378000 ns] [MONITOR] start asserted
[18383000 ns] [MONITOR] start asserted
[18388000 ns] [MONITOR] start asserted
[18388000 ns] [MONITOR] Input handshake: data=0xffae (pixel #612)
[18393000 ns] [MONITOR] start asserted
[18398000 ns] [MONITOR] start asserted
[18403000 ns] [MONITOR] start asserted
[18408000 ns] [MONITOR] start asserted
[18413000 ns] [MONITOR] start asserted
[18418000 ns] [MONITOR] start asserted
[18418000 ns] [MONITOR] Input handshake: data=0xfe2f (pixel #613)
[18423000 ns] [MONITOR] start asserted
[18428000 ns] [MONITOR] start asserted
[18433000 ns] [MONITOR] start asserted
[18438000 ns] [MONITOR] start asserted
[18443000 ns] [MONITOR] start asserted
[18448000 ns] [MONITOR] start asserted
[18448000 ns] [MONITOR] Input handshake: data=0xfdf6 (pixel #614)
[18453000 ns] [MONITOR] start asserted
[18458000 ns] [MONITOR] start asserted
[18463000 ns] [MONITOR] start asserted
[18468000 ns] [MONITOR] start asserted
[18473000 ns] [MONITOR] start asserted
[18478000 ns] [MONITOR] start asserted
[18478000 ns] [MONITOR] Input handshake: data=0x0042 (pixel #615)
[18483000 ns] [MONITOR] start asserted
[18488000 ns] [MONITOR] start asserted
[18493000 ns] [MONITOR] start asserted
[18498000 ns] [MONITOR] start asserted
[18503000 ns] [MONITOR] start asserted
[18508000 ns] [MONITOR] start asserted
[18508000 ns] [MONITOR] Input handshake: data=0x0368 (pixel #616)
[18513000 ns] [MONITOR] start asserted
[18518000 ns] [MONITOR] start asserted
[18523000 ns] [MONITOR] start asserted
[18528000 ns] [MONITOR] start asserted
[18533000 ns] [MONITOR] start asserted
[18538000 ns] [MONITOR] start asserted
[18538000 ns] [MONITOR] Input handshake: data=0x0189 (pixel #617)
[18543000 ns] [MONITOR] start asserted
[18548000 ns] [MONITOR] start asserted
[18553000 ns] [MONITOR] start asserted
[18558000 ns] [MONITOR] start asserted
[18563000 ns] [MONITOR] start asserted
[18568000 ns] [MONITOR] start asserted
[18568000 ns] [MONITOR] Input handshake: data=0xff4f (pixel #618)
[18573000 ns] [MONITOR] start asserted
[18578000 ns] [MONITOR] start asserted
[18583000 ns] [MONITOR] start asserted
[18588000 ns] [MONITOR] start asserted
[18593000 ns] [MONITOR] start asserted
[18598000 ns] [MONITOR] start asserted
[18598000 ns] [MONITOR] Input handshake: data=0x00f0 (pixel #619)
[18603000 ns] [MONITOR] start asserted
[18608000 ns] [MONITOR] start asserted
[18613000 ns] [MONITOR] start asserted
[18618000 ns] [MONITOR] start asserted
[18623000 ns] [MONITOR] start asserted
[18628000 ns] [MONITOR] start asserted
[18628000 ns] [MONITOR] Input handshake: data=0x009e (pixel #620)
[18633000 ns] [MONITOR] start asserted
[18638000 ns] [MONITOR] start asserted
[18643000 ns] [MONITOR] start asserted
[18648000 ns] [MONITOR] start asserted
[18653000 ns] [MONITOR] start asserted
[18658000 ns] [MONITOR] start asserted
[18658000 ns] [MONITOR] Input handshake: data=0xfe3b (pixel #621)
[18663000 ns] [MONITOR] start asserted
[18668000 ns] [MONITOR] start asserted
[18673000 ns] [MONITOR] start asserted
[18678000 ns] [MONITOR] start asserted
[18683000 ns] [MONITOR] start asserted
[18688000 ns] [MONITOR] start asserted
[18688000 ns] [MONITOR] Input handshake: data=0x0115 (pixel #622)
[18693000 ns] [MONITOR] start asserted
[18698000 ns] [MONITOR] start asserted
[18703000 ns] [MONITOR] start asserted
[18708000 ns] [MONITOR] start asserted
[18713000 ns] [MONITOR] start asserted
[18718000 ns] [MONITOR] start asserted
[18718000 ns] [MONITOR] Input handshake: data=0x0203 (pixel #623)
[18723000 ns] [MONITOR] start asserted
[18728000 ns] [MONITOR] start asserted
[18733000 ns] [MONITOR] start asserted
[18738000 ns] [MONITOR] start asserted
[18743000 ns] [MONITOR] start asserted
[18748000 ns] [MONITOR] start asserted
[18748000 ns] [MONITOR] Input handshake: data=0xff09 (pixel #624)
[18753000 ns] [MONITOR] start asserted
[18758000 ns] [MONITOR] start asserted
[18763000 ns] [MONITOR] start asserted
[18768000 ns] [MONITOR] start asserted
[18773000 ns] [MONITOR] start asserted
[18778000 ns] [MONITOR] start asserted
[18778000 ns] [MONITOR] Input handshake: data=0x001e (pixel #625)
[18783000 ns] [MONITOR] start asserted
[18788000 ns] [MONITOR] start asserted
[18793000 ns] [MONITOR] start asserted
[18798000 ns] [MONITOR] start asserted
[18803000 ns] [MONITOR] start asserted
[18808000 ns] [MONITOR] start asserted
[18808000 ns] [MONITOR] Input handshake: data=0xfdf8 (pixel #626)
[18813000 ns] [MONITOR] start asserted
[18818000 ns] [MONITOR] start asserted
[18823000 ns] [MONITOR] start asserted
[18828000 ns] [MONITOR] start asserted
[18833000 ns] [MONITOR] start asserted
[18838000 ns] [MONITOR] start asserted
[18838000 ns] [MONITOR] Input handshake: data=0xff2f (pixel #627)
[18843000 ns] [MONITOR] start asserted
[18848000 ns] [MONITOR] start asserted
[18853000 ns] [MONITOR] start asserted
[18858000 ns] [MONITOR] start asserted
[18863000 ns] [MONITOR] start asserted
[18868000 ns] [MONITOR] start asserted
[18868000 ns] [MONITOR] Input handshake: data=0x0121 (pixel #628)
[18873000 ns] [MONITOR] start asserted
[18878000 ns] [MONITOR] start asserted
[18883000 ns] [MONITOR] start asserted
[18888000 ns] [MONITOR] start asserted
[18893000 ns] [MONITOR] start asserted
[18898000 ns] [MONITOR] start asserted
[18898000 ns] [MONITOR] Input handshake: data=0x0084 (pixel #629)
[18903000 ns] [MONITOR] start asserted
[18908000 ns] [MONITOR] start asserted
[18913000 ns] [MONITOR] start asserted
[18918000 ns] [MONITOR] start asserted
[18923000 ns] [MONITOR] start asserted
[18928000 ns] [MONITOR] start asserted
[18928000 ns] [MONITOR] Input handshake: data=0xfe5b (pixel #630)
[18933000 ns] [MONITOR] start asserted
[18938000 ns] [MONITOR] start asserted
[18943000 ns] [MONITOR] start asserted
[18948000 ns] [MONITOR] start asserted
[18953000 ns] [MONITOR] start asserted
[18958000 ns] [MONITOR] start asserted
[18958000 ns] [MONITOR] Input handshake: data=0xfe82 (pixel #631)
[18963000 ns] [MONITOR] start asserted
[18968000 ns] [MONITOR] start asserted
[18973000 ns] [MONITOR] start asserted
[18978000 ns] [MONITOR] start asserted
[18983000 ns] [MONITOR] start asserted
[18988000 ns] [MONITOR] start asserted
[18988000 ns] [MONITOR] Input handshake: data=0x0094 (pixel #632)
[18993000 ns] [MONITOR] start asserted
[18998000 ns] [MONITOR] start asserted
[19003000 ns] [MONITOR] start asserted
[19008000 ns] [MONITOR] start asserted
[19013000 ns] [MONITOR] start asserted
[19018000 ns] [MONITOR] start asserted
[19018000 ns] [MONITOR] Input handshake: data=0x0118 (pixel #633)
[19023000 ns] [MONITOR] start asserted
[19028000 ns] [MONITOR] start asserted
[19033000 ns] [MONITOR] start asserted
[19038000 ns] [MONITOR] start asserted
[19043000 ns] [MONITOR] start asserted
[19048000 ns] [MONITOR] start asserted
[19048000 ns] [MONITOR] Input handshake: data=0x008f (pixel #634)
[19053000 ns] [MONITOR] start asserted
[19058000 ns] [MONITOR] start asserted
[19063000 ns] [MONITOR] start asserted
[19068000 ns] [MONITOR] start asserted
[19073000 ns] [MONITOR] start asserted
[19078000 ns] [MONITOR] start asserted
[19078000 ns] [MONITOR] Input handshake: data=0x0078 (pixel #635)
[19083000 ns] [MONITOR] start asserted
[19088000 ns] [MONITOR] start asserted
[19093000 ns] [MONITOR] start asserted
[19098000 ns] [MONITOR] start asserted
[19103000 ns] [MONITOR] start asserted
[19108000 ns] [MONITOR] start asserted
[19108000 ns] [MONITOR] Input handshake: data=0xfe48 (pixel #636)
[19113000 ns] [MONITOR] start asserted
[19118000 ns] [MONITOR] start asserted
[19123000 ns] [MONITOR] start asserted
[19128000 ns] [MONITOR] start asserted
[19133000 ns] [MONITOR] start asserted
[19138000 ns] [MONITOR] start asserted
[19138000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #637)
[19143000 ns] [MONITOR] start asserted
[19148000 ns] [MONITOR] start asserted
[19153000 ns] [MONITOR] start asserted
[19158000 ns] [MONITOR] start asserted
[19163000 ns] [MONITOR] start asserted
[19168000 ns] [MONITOR] start asserted
[19168000 ns] [MONITOR] Input handshake: data=0x009b (pixel #638)
[19173000 ns] [MONITOR] start asserted
[19178000 ns] [MONITOR] start asserted
[19183000 ns] [MONITOR] start asserted
[19188000 ns] [MONITOR] start asserted
[19193000 ns] [MONITOR] start asserted
[19198000 ns] [MONITOR] start asserted
[19198000 ns] [MONITOR] Input handshake: data=0x00b2 (pixel #639)
[19203000 ns] [MONITOR] start asserted
[19208000 ns] [MONITOR] start asserted
[19213000 ns] [MONITOR] start asserted
[19218000 ns] [MONITOR] start asserted
[19223000 ns] [MONITOR] start asserted
[19228000 ns] [MONITOR] start asserted
[19228000 ns] [MONITOR] Input handshake: data=0x01be (pixel #640)
[19233000 ns] [MONITOR] start asserted
[19238000 ns] [MONITOR] start asserted
[19243000 ns] [MONITOR] start asserted
[19248000 ns] [MONITOR] start asserted
[19253000 ns] [MONITOR] start asserted
[19258000 ns] [MONITOR] start asserted
[19258000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #641)
[19263000 ns] [MONITOR] start asserted
[19268000 ns] [MONITOR] start asserted
[19273000 ns] [MONITOR] start asserted
[19278000 ns] [MONITOR] start asserted
[19283000 ns] [MONITOR] start asserted
[19288000 ns] [MONITOR] start asserted
[19288000 ns] [MONITOR] Input handshake: data=0xffae (pixel #642)
[19293000 ns] [MONITOR] start asserted
[19298000 ns] [MONITOR] start asserted
[19303000 ns] [MONITOR] start asserted
[19308000 ns] [MONITOR] start asserted
[19313000 ns] [MONITOR] start asserted
[19318000 ns] [MONITOR] start asserted
[19318000 ns] [MONITOR] Input handshake: data=0xfdab (pixel #643)
[19323000 ns] [MONITOR] start asserted
[19328000 ns] [MONITOR] start asserted
[19333000 ns] [MONITOR] start asserted
[19338000 ns] [MONITOR] start asserted
[19343000 ns] [MONITOR] start asserted
[19348000 ns] [MONITOR] start asserted
[19348000 ns] [MONITOR] Input handshake: data=0x00f3 (pixel #644)
[19353000 ns] [MONITOR] start asserted
[19358000 ns] [MONITOR] start asserted
[19363000 ns] [MONITOR] start asserted
[19368000 ns] [MONITOR] start asserted
[19373000 ns] [MONITOR] start asserted
[19378000 ns] [MONITOR] start asserted
[19378000 ns] [MONITOR] Input handshake: data=0x0112 (pixel #645)
[19383000 ns] [MONITOR] start asserted
[19388000 ns] [MONITOR] start asserted
[19393000 ns] [MONITOR] start asserted
[19398000 ns] [MONITOR] start asserted
[19403000 ns] [MONITOR] start asserted
[19408000 ns] [MONITOR] start asserted
[19408000 ns] [MONITOR] Input handshake: data=0x00be (pixel #646)
[19413000 ns] [MONITOR] start asserted
[19418000 ns] [MONITOR] start asserted
[19423000 ns] [MONITOR] start asserted
[19428000 ns] [MONITOR] start asserted
[19433000 ns] [MONITOR] start asserted
[19438000 ns] [MONITOR] start asserted
[19438000 ns] [MONITOR] Input handshake: data=0x0152 (pixel #647)
[19443000 ns] [MONITOR] start asserted
[19448000 ns] [MONITOR] start asserted
[19453000 ns] [MONITOR] start asserted
[19458000 ns] [MONITOR] start asserted
[19463000 ns] [MONITOR] start asserted
[19468000 ns] [MONITOR] start asserted
[19468000 ns] [MONITOR] Input handshake: data=0xfe36 (pixel #648)
[19473000 ns] [MONITOR] start asserted
[19478000 ns] [MONITOR] start asserted
[19483000 ns] [MONITOR] start asserted
[19488000 ns] [MONITOR] start asserted
[19493000 ns] [MONITOR] start asserted
[19498000 ns] [MONITOR] start asserted
[19498000 ns] [MONITOR] Input handshake: data=0xfeb6 (pixel #649)
[19503000 ns] [MONITOR] start asserted
[19508000 ns] [MONITOR] start asserted
[19513000 ns] [MONITOR] start asserted
[19518000 ns] [MONITOR] start asserted
[19523000 ns] [MONITOR] start asserted
[19528000 ns] [MONITOR] start asserted
[19528000 ns] [MONITOR] Input handshake: data=0x011e (pixel #650)
[19533000 ns] [MONITOR] start asserted
[19538000 ns] [MONITOR] start asserted
[19543000 ns] [MONITOR] start asserted
[19548000 ns] [MONITOR] start asserted
[19553000 ns] [MONITOR] start asserted
[19558000 ns] [MONITOR] start asserted
[19558000 ns] [MONITOR] Input handshake: data=0x017b (pixel #651)
[19563000 ns] [MONITOR] start asserted
[19568000 ns] [MONITOR] start asserted
[19573000 ns] [MONITOR] start asserted
[19578000 ns] [MONITOR] start asserted
[19583000 ns] [MONITOR] start asserted
[19588000 ns] [MONITOR] start asserted
[19588000 ns] [MONITOR] Input handshake: data=0xfda9 (pixel #652)
[19593000 ns] [MONITOR] start asserted
[19598000 ns] [MONITOR] start asserted
[19603000 ns] [MONITOR] start asserted
[19608000 ns] [MONITOR] start asserted
[19613000 ns] [MONITOR] start asserted
[19618000 ns] [MONITOR] start asserted
[19618000 ns] [MONITOR] Input handshake: data=0xfc74 (pixel #653)
[19623000 ns] [MONITOR] start asserted
[19628000 ns] [MONITOR] start asserted
[19633000 ns] [MONITOR] start asserted
[19638000 ns] [MONITOR] start asserted
[19643000 ns] [MONITOR] start asserted
[19648000 ns] [MONITOR] start asserted
[19648000 ns] [MONITOR] Input handshake: data=0x005b (pixel #654)
[19653000 ns] [MONITOR] start asserted
[19658000 ns] [MONITOR] start asserted
[19663000 ns] [MONITOR] start asserted
[19668000 ns] [MONITOR] start asserted
[19673000 ns] [MONITOR] start asserted
[19678000 ns] [MONITOR] start asserted
[19678000 ns] [MONITOR] Input handshake: data=0x0167 (pixel #655)
[19683000 ns] [MONITOR] start asserted
[19688000 ns] [MONITOR] start asserted
[19693000 ns] [MONITOR] start asserted
[19698000 ns] [MONITOR] start asserted
[19703000 ns] [MONITOR] start asserted
[19708000 ns] [MONITOR] start asserted
[19708000 ns] [MONITOR] Input handshake: data=0x01c5 (pixel #656)
[19713000 ns] [MONITOR] start asserted
[19718000 ns] [MONITOR] start asserted
[19723000 ns] [MONITOR] start asserted
[19728000 ns] [MONITOR] start asserted
[19733000 ns] [MONITOR] start asserted
[19738000 ns] [MONITOR] start asserted
[19738000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #657)
[19743000 ns] [MONITOR] start asserted
[19748000 ns] [MONITOR] start asserted
[19753000 ns] [MONITOR] start asserted
[19758000 ns] [MONITOR] start asserted
[19763000 ns] [MONITOR] start asserted
[19768000 ns] [MONITOR] start asserted
[19768000 ns] [MONITOR] Input handshake: data=0x0000 (pixel #658)
[19773000 ns] [MONITOR] start asserted
[19778000 ns] [MONITOR] start asserted
[19783000 ns] [MONITOR] start asserted
[19788000 ns] [MONITOR] start asserted
[19793000 ns] [MONITOR] start asserted
[19798000 ns] [MONITOR] start asserted
[19798000 ns] [MONITOR] Input handshake: data=0xfd7e (pixel #659)
[19803000 ns] [MONITOR] start asserted
[19808000 ns] [MONITOR] start asserted
[19813000 ns] [MONITOR] start asserted
[19818000 ns] [MONITOR] start asserted
[19823000 ns] [MONITOR] start asserted
[19828000 ns] [MONITOR] start asserted
[19828000 ns] [MONITOR] Input handshake: data=0xfeb8 (pixel #660)
[19833000 ns] [MONITOR] start asserted
[19838000 ns] [MONITOR] start asserted
[19843000 ns] [MONITOR] start asserted
[19848000 ns] [MONITOR] start asserted
[19853000 ns] [MONITOR] start asserted
[19858000 ns] [MONITOR] start asserted
[19858000 ns] [MONITOR] Input handshake: data=0xff4b (pixel #661)
[19863000 ns] [MONITOR] start asserted
[19868000 ns] [MONITOR] start asserted
[19873000 ns] [MONITOR] start asserted
[19878000 ns] [MONITOR] start asserted
[19883000 ns] [MONITOR] start asserted
[19888000 ns] [MONITOR] start asserted
[19888000 ns] [MONITOR] Input handshake: data=0xff39 (pixel #662)
[19893000 ns] [MONITOR] start asserted
[19898000 ns] [MONITOR] start asserted
[19903000 ns] [MONITOR] start asserted
[19908000 ns] [MONITOR] start asserted
[19913000 ns] [MONITOR] start asserted
[19918000 ns] [MONITOR] start asserted
[19918000 ns] [MONITOR] Input handshake: data=0xfff9 (pixel #663)
[19923000 ns] [MONITOR] start asserted
[19928000 ns] [MONITOR] start asserted
[19933000 ns] [MONITOR] start asserted
[19938000 ns] [MONITOR] start asserted
[19943000 ns] [MONITOR] start asserted
[19948000 ns] [MONITOR] start asserted
[19948000 ns] [MONITOR] Input handshake: data=0x027e (pixel #664)
[19953000 ns] [MONITOR] start asserted
[19958000 ns] [MONITOR] start asserted
[19963000 ns] [MONITOR] start asserted
[19968000 ns] [MONITOR] start asserted
[19973000 ns] [MONITOR] start asserted
[19978000 ns] [MONITOR] start asserted
[19978000 ns] [MONITOR] Input handshake: data=0x0028 (pixel #665)
[19983000 ns] [MONITOR] start asserted
[19988000 ns] [MONITOR] start asserted
[19993000 ns] [MONITOR] start asserted
[19998000 ns] [MONITOR] start asserted
[20003000 ns] [MONITOR] start asserted
[20008000 ns] [MONITOR] start asserted
[20008000 ns] [MONITOR] Input handshake: data=0xfdc0 (pixel #666)
[20013000 ns] [MONITOR] start asserted
[20018000 ns] [MONITOR] start asserted
[20023000 ns] [MONITOR] start asserted
[20028000 ns] [MONITOR] start asserted
[20033000 ns] [MONITOR] start asserted
[20038000 ns] [MONITOR] start asserted
[20038000 ns] [MONITOR] Input handshake: data=0x0067 (pixel #667)
[20043000 ns] [MONITOR] start asserted
[20048000 ns] [MONITOR] start asserted
[20053000 ns] [MONITOR] start asserted
[20058000 ns] [MONITOR] start asserted
[20063000 ns] [MONITOR] start asserted
[20068000 ns] [MONITOR] start asserted
[20068000 ns] [MONITOR] Input handshake: data=0x026e (pixel #668)
[20073000 ns] [MONITOR] start asserted
[20078000 ns] [MONITOR] start asserted
[20083000 ns] [MONITOR] start asserted
[20088000 ns] [MONITOR] start asserted
[20093000 ns] [MONITOR] start asserted
[20098000 ns] [MONITOR] start asserted
[20098000 ns] [MONITOR] Input handshake: data=0x00be (pixel #669)
[20103000 ns] [MONITOR] start asserted
[20108000 ns] [MONITOR] start asserted
[20113000 ns] [MONITOR] start asserted
[20118000 ns] [MONITOR] start asserted
[20123000 ns] [MONITOR] start asserted
[20128000 ns] [MONITOR] start asserted
[20128000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #670)
[20133000 ns] [MONITOR] start asserted
[20138000 ns] [MONITOR] start asserted
[20143000 ns] [MONITOR] start asserted
[20148000 ns] [MONITOR] start asserted
[20153000 ns] [MONITOR] start asserted
[20158000 ns] [MONITOR] start asserted
[20158000 ns] [MONITOR] Input handshake: data=0x00e5 (pixel #671)
[20163000 ns] [MONITOR] start asserted
[20168000 ns] [MONITOR] start asserted
[20173000 ns] [MONITOR] start asserted
[20178000 ns] [MONITOR] start asserted
[20183000 ns] [MONITOR] start asserted
[20188000 ns] [MONITOR] start asserted
[20188000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #672)
[20193000 ns] [MONITOR] start asserted
[20198000 ns] [MONITOR] start asserted
[20203000 ns] [MONITOR] start asserted
[20208000 ns] [MONITOR] start asserted
[20213000 ns] [MONITOR] start asserted
[20218000 ns] [MONITOR] start asserted
[20218000 ns] [MONITOR] Input handshake: data=0xff61 (pixel #673)
[20223000 ns] [MONITOR] start asserted
[20228000 ns] [MONITOR] start asserted
[20233000 ns] [MONITOR] start asserted
[20238000 ns] [MONITOR] start asserted
[20243000 ns] [MONITOR] start asserted
[20248000 ns] [MONITOR] start asserted
[20248000 ns] [MONITOR] Input handshake: data=0xff35 (pixel #674)
[20253000 ns] [MONITOR] start asserted
[20258000 ns] [MONITOR] start asserted
[20263000 ns] [MONITOR] start asserted
[20268000 ns] [MONITOR] start asserted
[20273000 ns] [MONITOR] start asserted
[20278000 ns] [MONITOR] start asserted
[20278000 ns] [MONITOR] Input handshake: data=0xfef3 (pixel #675)
[20283000 ns] [MONITOR] start asserted
[20288000 ns] [MONITOR] start asserted
[20293000 ns] [MONITOR] start asserted
[20298000 ns] [MONITOR] start asserted
[20303000 ns] [MONITOR] start asserted
[20308000 ns] [MONITOR] start asserted
[20308000 ns] [MONITOR] Input handshake: data=0xfde2 (pixel #676)
[20313000 ns] [MONITOR] start asserted
[20318000 ns] [MONITOR] start asserted
[20323000 ns] [MONITOR] start asserted
[20328000 ns] [MONITOR] start asserted
[20333000 ns] [MONITOR] start asserted
[20338000 ns] [MONITOR] start asserted
[20338000 ns] [MONITOR] Input handshake: data=0xfe93 (pixel #677)
[20343000 ns] [MONITOR] start asserted
[20348000 ns] [MONITOR] start asserted
[20353000 ns] [MONITOR] start asserted
[20358000 ns] [MONITOR] start asserted
[20363000 ns] [MONITOR] start asserted
[20368000 ns] [MONITOR] start asserted
[20368000 ns] [MONITOR] Input handshake: data=0x0097 (pixel #678)
[20373000 ns] [MONITOR] start asserted
[20378000 ns] [MONITOR] start asserted
[20383000 ns] [MONITOR] start asserted
[20388000 ns] [MONITOR] start asserted
[20393000 ns] [MONITOR] start asserted
[20398000 ns] [MONITOR] start asserted
[20398000 ns] [MONITOR] Input handshake: data=0x02ff (pixel #679)
[20403000 ns] [MONITOR] start asserted
[20408000 ns] [MONITOR] start asserted
[20413000 ns] [MONITOR] start asserted
[20418000 ns] [MONITOR] start asserted
[20423000 ns] [MONITOR] start asserted
[20428000 ns] [MONITOR] start asserted
[20428000 ns] [MONITOR] Input handshake: data=0x0149 (pixel #680)
[20433000 ns] [MONITOR] start asserted
[20438000 ns] [MONITOR] start asserted
[20443000 ns] [MONITOR] start asserted
[20448000 ns] [MONITOR] start asserted
[20453000 ns] [MONITOR] start asserted
[20458000 ns] [MONITOR] start asserted
[20458000 ns] [MONITOR] Input handshake: data=0xfedb (pixel #681)
[20463000 ns] [MONITOR] start asserted
[20468000 ns] [MONITOR] start asserted
[20473000 ns] [MONITOR] start asserted
[20478000 ns] [MONITOR] start asserted
[20483000 ns] [MONITOR] start asserted
[20488000 ns] [MONITOR] start asserted
[20488000 ns] [MONITOR] Input handshake: data=0xfeed (pixel #682)
[20493000 ns] [MONITOR] start asserted
[20498000 ns] [MONITOR] start asserted
[20503000 ns] [MONITOR] start asserted
[20508000 ns] [MONITOR] start asserted
[20513000 ns] [MONITOR] start asserted
[20518000 ns] [MONITOR] start asserted
[20518000 ns] [MONITOR] Input handshake: data=0xfe9f (pixel #683)
[20523000 ns] [MONITOR] start asserted
[20528000 ns] [MONITOR] start asserted
[20533000 ns] [MONITOR] start asserted
[20538000 ns] [MONITOR] start asserted
[20543000 ns] [MONITOR] start asserted
[20548000 ns] [MONITOR] start asserted
[20548000 ns] [MONITOR] Input handshake: data=0xffed (pixel #684)
[20553000 ns] [MONITOR] start asserted
[20558000 ns] [MONITOR] start asserted
[20563000 ns] [MONITOR] start asserted
[20568000 ns] [MONITOR] start asserted
[20573000 ns] [MONITOR] start asserted
[20578000 ns] [MONITOR] start asserted
[20578000 ns] [MONITOR] Input handshake: data=0x00ab (pixel #685)
[20583000 ns] [MONITOR] start asserted
[20588000 ns] [MONITOR] start asserted
[20593000 ns] [MONITOR] start asserted
[20598000 ns] [MONITOR] start asserted
[20603000 ns] [MONITOR] start asserted
[20608000 ns] [MONITOR] start asserted
[20608000 ns] [MONITOR] Input handshake: data=0xff96 (pixel #686)
[20613000 ns] [MONITOR] start asserted
[20618000 ns] [MONITOR] start asserted
[20623000 ns] [MONITOR] start asserted
[20628000 ns] [MONITOR] start asserted
[20633000 ns] [MONITOR] start asserted
[20638000 ns] [MONITOR] start asserted
[20638000 ns] [MONITOR] Input handshake: data=0xffbb (pixel #687)
[20643000 ns] [MONITOR] start asserted
[20648000 ns] [MONITOR] start asserted
[20653000 ns] [MONITOR] start asserted
[20658000 ns] [MONITOR] start asserted
[20663000 ns] [MONITOR] start asserted
[20668000 ns] [MONITOR] start asserted
[20668000 ns] [MONITOR] Input handshake: data=0x00ff (pixel #688)
[20673000 ns] [MONITOR] start asserted
[20678000 ns] [MONITOR] start asserted
[20683000 ns] [MONITOR] start asserted
[20688000 ns] [MONITOR] start asserted
[20693000 ns] [MONITOR] start asserted
[20698000 ns] [MONITOR] start asserted
[20698000 ns] [MONITOR] Input handshake: data=0x01e2 (pixel #689)
[20703000 ns] [MONITOR] start asserted
[20708000 ns] [MONITOR] start asserted
[20713000 ns] [MONITOR] start asserted
[20718000 ns] [MONITOR] start asserted
[20723000 ns] [MONITOR] start asserted
[20728000 ns] [MONITOR] start asserted
[20728000 ns] [MONITOR] Input handshake: data=0x019e (pixel #690)
[20733000 ns] [MONITOR] start asserted
[20738000 ns] [MONITOR] start asserted
[20743000 ns] [MONITOR] start asserted
[20748000 ns] [MONITOR] start asserted
[20753000 ns] [MONITOR] start asserted
[20758000 ns] [MONITOR] start asserted
[20758000 ns] [MONITOR] Input handshake: data=0x015b (pixel #691)
[20763000 ns] [MONITOR] start asserted
[20768000 ns] [MONITOR] start asserted
[20773000 ns] [MONITOR] start asserted
[20778000 ns] [MONITOR] start asserted
[20783000 ns] [MONITOR] start asserted
[20788000 ns] [MONITOR] start asserted
[20788000 ns] [MONITOR] Input handshake: data=0xfe74 (pixel #692)
[20793000 ns] [MONITOR] start asserted
[20798000 ns] [MONITOR] start asserted
[20803000 ns] [MONITOR] start asserted
[20808000 ns] [MONITOR] start asserted
[20813000 ns] [MONITOR] start asserted
[20818000 ns] [MONITOR] start asserted
[20818000 ns] [MONITOR] Input handshake: data=0xfcdc (pixel #693)
[20823000 ns] [MONITOR] start asserted
[20828000 ns] [MONITOR] start asserted
[20833000 ns] [MONITOR] start asserted
[20838000 ns] [MONITOR] start asserted
[20843000 ns] [MONITOR] start asserted
[20848000 ns] [MONITOR] start asserted
[20848000 ns] [MONITOR] Input handshake: data=0xfef4 (pixel #694)
[20853000 ns] [MONITOR] start asserted
[20858000 ns] [MONITOR] start asserted
[20863000 ns] [MONITOR] start asserted
[20868000 ns] [MONITOR] start asserted
[20873000 ns] [MONITOR] start asserted
[20878000 ns] [MONITOR] start asserted
[20878000 ns] [MONITOR] Input handshake: data=0x017e (pixel #695)
[20883000 ns] [MONITOR] start asserted
[20888000 ns] [MONITOR] start asserted
[20893000 ns] [MONITOR] start asserted
[20898000 ns] [MONITOR] start asserted
[20903000 ns] [MONITOR] start asserted
[20908000 ns] [MONITOR] start asserted
[20908000 ns] [MONITOR] Input handshake: data=0x00f6 (pixel #696)
[20913000 ns] [MONITOR] start asserted
[20918000 ns] [MONITOR] start asserted
[20923000 ns] [MONITOR] start asserted
[20928000 ns] [MONITOR] start asserted
[20933000 ns] [MONITOR] start asserted
[20938000 ns] [MONITOR] start asserted
[20938000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #697)
[20943000 ns] [MONITOR] start asserted
[20948000 ns] [MONITOR] start asserted
[20953000 ns] [MONITOR] start asserted
[20958000 ns] [MONITOR] start asserted
[20963000 ns] [MONITOR] start asserted
[20968000 ns] [MONITOR] start asserted
[20968000 ns] [MONITOR] Input handshake: data=0x00a8 (pixel #698)
[20973000 ns] [MONITOR] start asserted
[20978000 ns] [MONITOR] start asserted
[20983000 ns] [MONITOR] start asserted
[20988000 ns] [MONITOR] start asserted
[20993000 ns] [MONITOR] start asserted
[20998000 ns] [MONITOR] start asserted
[20998000 ns] [MONITOR] Input handshake: data=0x01ab (pixel #699)
[21003000 ns] [MONITOR] start asserted
[21008000 ns] [MONITOR] start asserted
[21013000 ns] [MONITOR] start asserted
[21018000 ns] [MONITOR] start asserted
[21023000 ns] [MONITOR] start asserted
[21028000 ns] [MONITOR] start asserted
[21028000 ns] [MONITOR] Input handshake: data=0xfec5 (pixel #700)
[21033000 ns] [MONITOR] start asserted
[21038000 ns] [MONITOR] start asserted
[21043000 ns] [MONITOR] start asserted
[21048000 ns] [MONITOR] start asserted
[21053000 ns] [MONITOR] start asserted
[21058000 ns] [MONITOR] start asserted
[21058000 ns] [MONITOR] Input handshake: data=0xfca9 (pixel #701)
[21063000 ns] [MONITOR] start asserted
[21068000 ns] [MONITOR] start asserted
[21073000 ns] [MONITOR] start asserted
[21078000 ns] [MONITOR] start asserted
[21083000 ns] [MONITOR] start asserted
[21088000 ns] [MONITOR] start asserted
[21088000 ns] [MONITOR] Input handshake: data=0xfffb (pixel #702)
[21093000 ns] [MONITOR] start asserted
[21098000 ns] [MONITOR] start asserted
[21103000 ns] [MONITOR] start asserted
[21108000 ns] [MONITOR] start asserted
[21113000 ns] [MONITOR] start asserted
[21118000 ns] [MONITOR] start asserted
[21118000 ns] [MONITOR] Input handshake: data=0x01f0 (pixel #703)
[21123000 ns] [MONITOR] start asserted
[21128000 ns] [MONITOR] start asserted
[21133000 ns] [MONITOR] start asserted
[21138000 ns] [MONITOR] start asserted
[21143000 ns] [MONITOR] start asserted
[21148000 ns] [MONITOR] start asserted
[21148000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #704)
[21153000 ns] [MONITOR] start asserted
[21158000 ns] [MONITOR] start asserted
[21163000 ns] [MONITOR] start asserted
[21168000 ns] [MONITOR] start asserted
[21173000 ns] [MONITOR] start asserted
[21178000 ns] [MONITOR] start asserted
[21178000 ns] [MONITOR] Input handshake: data=0xff7f (pixel #705)
[21183000 ns] [MONITOR] start asserted
[21188000 ns] [MONITOR] start asserted
[21193000 ns] [MONITOR] start asserted
[21198000 ns] [MONITOR] start asserted
[21203000 ns] [MONITOR] start asserted
[21208000 ns] [MONITOR] start asserted
[21208000 ns] [MONITOR] Input handshake: data=0xfed1 (pixel #706)
[21213000 ns] [MONITOR] start asserted
[21218000 ns] [MONITOR] start asserted
[21223000 ns] [MONITOR] start asserted
[21228000 ns] [MONITOR] start asserted
[21233000 ns] [MONITOR] start asserted
[21238000 ns] [MONITOR] start asserted
[21238000 ns] [MONITOR] Input handshake: data=0xff29 (pixel #707)
[21243000 ns] [MONITOR] start asserted
[21248000 ns] [MONITOR] start asserted
[21253000 ns] [MONITOR] start asserted
[21258000 ns] [MONITOR] start asserted
[21263000 ns] [MONITOR] start asserted
[21268000 ns] [MONITOR] start asserted
[21268000 ns] [MONITOR] Input handshake: data=0xff21 (pixel #708)
[21273000 ns] [MONITOR] start asserted
[21278000 ns] [MONITOR] start asserted
[21283000 ns] [MONITOR] start asserted
[21288000 ns] [MONITOR] start asserted
[21293000 ns] [MONITOR] start asserted
[21298000 ns] [MONITOR] start asserted
[21298000 ns] [MONITOR] Input handshake: data=0xffaa (pixel #709)
[21303000 ns] [MONITOR] start asserted
[21308000 ns] [MONITOR] start asserted
[21313000 ns] [MONITOR] start asserted
[21318000 ns] [MONITOR] start asserted
[21323000 ns] [MONITOR] start asserted
[21328000 ns] [MONITOR] start asserted
[21328000 ns] [MONITOR] Input handshake: data=0x019c (pixel #710)
[21333000 ns] [MONITOR] start asserted
[21338000 ns] [MONITOR] start asserted
[21343000 ns] [MONITOR] start asserted
[21348000 ns] [MONITOR] start asserted
[21353000 ns] [MONITOR] start asserted
[21358000 ns] [MONITOR] start asserted
[21358000 ns] [MONITOR] Input handshake: data=0x00cb (pixel #711)
[21363000 ns] [MONITOR] start asserted
[21368000 ns] [MONITOR] start asserted
[21373000 ns] [MONITOR] start asserted
[21378000 ns] [MONITOR] start asserted
[21383000 ns] [MONITOR] start asserted
[21388000 ns] [MONITOR] start asserted
[21388000 ns] [MONITOR] Input handshake: data=0x011f (pixel #712)
[21393000 ns] [MONITOR] start asserted
[21398000 ns] [MONITOR] start asserted
[21403000 ns] [MONITOR] start asserted
[21408000 ns] [MONITOR] start asserted
[21413000 ns] [MONITOR] start asserted
[21418000 ns] [MONITOR] start asserted
[21418000 ns] [MONITOR] Input handshake: data=0x00a0 (pixel #713)
[21423000 ns] [MONITOR] start asserted
[21428000 ns] [MONITOR] start asserted
[21433000 ns] [MONITOR] start asserted
[21438000 ns] [MONITOR] start asserted
[21443000 ns] [MONITOR] start asserted
[21448000 ns] [MONITOR] start asserted
[21448000 ns] [MONITOR] Input handshake: data=0x006e (pixel #714)
[21453000 ns] [MONITOR] start asserted
[21458000 ns] [MONITOR] start asserted
[21463000 ns] [MONITOR] start asserted
[21468000 ns] [MONITOR] start asserted
[21473000 ns] [MONITOR] start asserted
[21478000 ns] [MONITOR] start asserted
[21478000 ns] [MONITOR] Input handshake: data=0x0197 (pixel #715)
[21483000 ns] [MONITOR] start asserted
[21488000 ns] [MONITOR] start asserted
[21493000 ns] [MONITOR] start asserted
[21498000 ns] [MONITOR] start asserted
[21503000 ns] [MONITOR] start asserted
[21508000 ns] [MONITOR] start asserted
[21508000 ns] [MONITOR] Input handshake: data=0xff36 (pixel #716)
[21513000 ns] [MONITOR] start asserted
[21518000 ns] [MONITOR] start asserted
[21523000 ns] [MONITOR] start asserted
[21528000 ns] [MONITOR] start asserted
[21533000 ns] [MONITOR] start asserted
[21538000 ns] [MONITOR] start asserted
[21538000 ns] [MONITOR] Input handshake: data=0xff1a (pixel #717)
[21543000 ns] [MONITOR] start asserted
[21548000 ns] [MONITOR] start asserted
[21553000 ns] [MONITOR] start asserted
[21558000 ns] [MONITOR] start asserted
[21563000 ns] [MONITOR] start asserted
[21568000 ns] [MONITOR] start asserted
[21568000 ns] [MONITOR] Input handshake: data=0xff21 (pixel #718)
[21573000 ns] [MONITOR] start asserted
[21578000 ns] [MONITOR] start asserted
[21583000 ns] [MONITOR] start asserted
[21588000 ns] [MONITOR] start asserted
[21593000 ns] [MONITOR] start asserted
[21598000 ns] [MONITOR] start asserted
[21598000 ns] [MONITOR] Input handshake: data=0xff03 (pixel #719)
[21603000 ns] [MONITOR] start asserted
[21608000 ns] [MONITOR] start asserted
[21613000 ns] [MONITOR] start asserted
[21618000 ns] [MONITOR] start asserted
[21623000 ns] [MONITOR] start asserted
[21628000 ns] [MONITOR] start asserted
[21628000 ns] [MONITOR] Input handshake: data=0x00a4 (pixel #720)
[21633000 ns] [MONITOR] start asserted
[21638000 ns] [MONITOR] start asserted
[21643000 ns] [MONITOR] start asserted
[21648000 ns] [MONITOR] start asserted
[21653000 ns] [MONITOR] start asserted
[21658000 ns] [MONITOR] start asserted
[21658000 ns] [MONITOR] Input handshake: data=0x002e (pixel #721)
[21663000 ns] [MONITOR] start asserted
[21668000 ns] [MONITOR] start asserted
[21673000 ns] [MONITOR] start asserted
[21678000 ns] [MONITOR] start asserted
[21683000 ns] [MONITOR] start asserted
[21688000 ns] [MONITOR] start asserted
[21688000 ns] [MONITOR] Input handshake: data=0x00af (pixel #722)
[21693000 ns] [MONITOR] start asserted
[21698000 ns] [MONITOR] start asserted
[21703000 ns] [MONITOR] start asserted
[21708000 ns] [MONITOR] start asserted
[21713000 ns] [MONITOR] start asserted
[21718000 ns] [MONITOR] start asserted
[21718000 ns] [MONITOR] Input handshake: data=0x0047 (pixel #723)
[21723000 ns] [MONITOR] start asserted
[21728000 ns] [MONITOR] start asserted
[21733000 ns] [MONITOR] start asserted
[21738000 ns] [MONITOR] start asserted
[21743000 ns] [MONITOR] start asserted
[21748000 ns] [MONITOR] start asserted
[21748000 ns] [MONITOR] Input handshake: data=0xfeb7 (pixel #724)
[21753000 ns] [MONITOR] start asserted
[21758000 ns] [MONITOR] start asserted
[21763000 ns] [MONITOR] start asserted
[21768000 ns] [MONITOR] start asserted
[21773000 ns] [MONITOR] start asserted
[21778000 ns] [MONITOR] start asserted
[21778000 ns] [MONITOR] Input handshake: data=0xff2a (pixel #725)
[21783000 ns] [MONITOR] start asserted
[21788000 ns] [MONITOR] start asserted
[21793000 ns] [MONITOR] start asserted
[21798000 ns] [MONITOR] start asserted
[21803000 ns] [MONITOR] start asserted
[21808000 ns] [MONITOR] start asserted
[21808000 ns] [MONITOR] Input handshake: data=0xfea0 (pixel #726)
[21813000 ns] [MONITOR] start asserted
[21818000 ns] [MONITOR] start asserted
[21823000 ns] [MONITOR] start asserted
[21828000 ns] [MONITOR] start asserted
[21833000 ns] [MONITOR] start asserted
[21838000 ns] [MONITOR] start asserted
[21838000 ns] [MONITOR] Input handshake: data=0x00b6 (pixel #727)
[21843000 ns] [MONITOR] start asserted
[21848000 ns] [MONITOR] start asserted
[21853000 ns] [MONITOR] start asserted
[21858000 ns] [MONITOR] start asserted
[21863000 ns] [MONITOR] start asserted
[21868000 ns] [MONITOR] start asserted
[21868000 ns] [MONITOR] Input handshake: data=0x023d (pixel #728)
[21873000 ns] [MONITOR] start asserted
[21878000 ns] [MONITOR] start asserted
[21883000 ns] [MONITOR] start asserted
[21888000 ns] [MONITOR] start asserted
[21893000 ns] [MONITOR] start asserted
[21898000 ns] [MONITOR] start asserted
[21898000 ns] [MONITOR] Input handshake: data=0xfffc (pixel #729)
[21903000 ns] [MONITOR] start asserted
[21908000 ns] [MONITOR] start asserted
[21913000 ns] [MONITOR] start asserted
[21918000 ns] [MONITOR] start asserted
[21923000 ns] [MONITOR] start asserted
[21928000 ns] [MONITOR] start asserted
[21928000 ns] [MONITOR] Input handshake: data=0xfe0f (pixel #730)
[21933000 ns] [MONITOR] start asserted
[21938000 ns] [MONITOR] start asserted
[21943000 ns] [MONITOR] start asserted
[21948000 ns] [MONITOR] start asserted
[21953000 ns] [MONITOR] start asserted
[21958000 ns] [MONITOR] start asserted
[21958000 ns] [MONITOR] Input handshake: data=0xfecd (pixel #731)
[21963000 ns] [MONITOR] start asserted
[21968000 ns] [MONITOR] start asserted
[21973000 ns] [MONITOR] start asserted
[21978000 ns] [MONITOR] start asserted
[21983000 ns] [MONITOR] start asserted
[21988000 ns] [MONITOR] start asserted
[21988000 ns] [MONITOR] Input handshake: data=0xfec4 (pixel #732)
[21993000 ns] [MONITOR] start asserted
[21998000 ns] [MONITOR] start asserted
[22003000 ns] [MONITOR] start asserted
[22008000 ns] [MONITOR] start asserted
[22013000 ns] [MONITOR] start asserted
[22018000 ns] [MONITOR] start asserted
[22018000 ns] [MONITOR] Input handshake: data=0x009b (pixel #733)
[22023000 ns] [MONITOR] start asserted
[22028000 ns] [MONITOR] start asserted
[22033000 ns] [MONITOR] start asserted
[22038000 ns] [MONITOR] start asserted
[22043000 ns] [MONITOR] start asserted
[22048000 ns] [MONITOR] start asserted
[22048000 ns] [MONITOR] Input handshake: data=0x0464 (pixel #734)
[22053000 ns] [MONITOR] start asserted
[22058000 ns] [MONITOR] start asserted
[22063000 ns] [MONITOR] start asserted
[22068000 ns] [MONITOR] start asserted
[22073000 ns] [MONITOR] start asserted
[22078000 ns] [MONITOR] start asserted
[22078000 ns] [MONITOR] Input handshake: data=0x02df (pixel #735)
[22083000 ns] [MONITOR] start asserted
[22088000 ns] [MONITOR] start asserted
[22093000 ns] [MONITOR] start asserted
[22098000 ns] [MONITOR] start asserted
[22103000 ns] [MONITOR] start asserted
[22108000 ns] [MONITOR] start asserted
[22108000 ns] [MONITOR] Input handshake: data=0x0079 (pixel #736)
[22113000 ns] [MONITOR] start asserted
[22118000 ns] [MONITOR] start asserted
[22123000 ns] [MONITOR] start asserted
[22128000 ns] [MONITOR] start asserted
[22133000 ns] [MONITOR] start asserted
[22138000 ns] [MONITOR] start asserted
[22138000 ns] [MONITOR] Input handshake: data=0xfee2 (pixel #737)
[22143000 ns] [MONITOR] start asserted
[22148000 ns] [MONITOR] start asserted
[22153000 ns] [MONITOR] start asserted
[22158000 ns] [MONITOR] start asserted
[22163000 ns] [MONITOR] start asserted
[22168000 ns] [MONITOR] start asserted
[22168000 ns] [MONITOR] Input handshake: data=0xfc16 (pixel #738)
[22173000 ns] [MONITOR] start asserted
[22178000 ns] [MONITOR] start asserted
[22183000 ns] [MONITOR] start asserted
[22188000 ns] [MONITOR] start asserted
[22193000 ns] [MONITOR] start asserted
[22198000 ns] [MONITOR] start asserted
[22198000 ns] [MONITOR] Input handshake: data=0xfe6d (pixel #739)
[22203000 ns] [MONITOR] start asserted
[22208000 ns] [MONITOR] start asserted
[22213000 ns] [MONITOR] start asserted
[22218000 ns] [MONITOR] start asserted
[22223000 ns] [MONITOR] start asserted
[22228000 ns] [MONITOR] start asserted
[22228000 ns] [MONITOR] Input handshake: data=0xff23 (pixel #740)
[22233000 ns] [MONITOR] start asserted
[22238000 ns] [MONITOR] start asserted
[22243000 ns] [MONITOR] start asserted
[22248000 ns] [MONITOR] start asserted
[22253000 ns] [MONITOR] start asserted
[22258000 ns] [MONITOR] start asserted
[22258000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #741)
[22263000 ns] [MONITOR] start asserted
[22268000 ns] [MONITOR] start asserted
[22273000 ns] [MONITOR] start asserted
[22278000 ns] [MONITOR] start asserted
[22283000 ns] [MONITOR] start asserted
[22288000 ns] [MONITOR] start asserted
[22288000 ns] [MONITOR] Input handshake: data=0x030f (pixel #742)
[22293000 ns] [MONITOR] start asserted
[22298000 ns] [MONITOR] start asserted
[22303000 ns] [MONITOR] start asserted
[22308000 ns] [MONITOR] start asserted
[22313000 ns] [MONITOR] start asserted
[22318000 ns] [MONITOR] start asserted
[22318000 ns] [MONITOR] Input handshake: data=0x0122 (pixel #743)
[22323000 ns] [MONITOR] start asserted
[22328000 ns] [MONITOR] start asserted
[22333000 ns] [MONITOR] start asserted
[22338000 ns] [MONITOR] start asserted
[22343000 ns] [MONITOR] start asserted
[22348000 ns] [MONITOR] start asserted
[22348000 ns] [MONITOR] Input handshake: data=0x00ba (pixel #744)
[22353000 ns] [MONITOR] start asserted
[22358000 ns] [MONITOR] start asserted
[22363000 ns] [MONITOR] start asserted
[22368000 ns] [MONITOR] start asserted
[22373000 ns] [MONITOR] start asserted
[22378000 ns] [MONITOR] start asserted
[22378000 ns] [MONITOR] Input handshake: data=0xff7d (pixel #745)
[22383000 ns] [MONITOR] start asserted
[22388000 ns] [MONITOR] start asserted
[22393000 ns] [MONITOR] start asserted
[22398000 ns] [MONITOR] start asserted
[22403000 ns] [MONITOR] start asserted
[22408000 ns] [MONITOR] start asserted
[22408000 ns] [MONITOR] Input handshake: data=0xfe48 (pixel #746)
[22413000 ns] [MONITOR] start asserted
[22418000 ns] [MONITOR] start asserted
[22423000 ns] [MONITOR] start asserted
[22428000 ns] [MONITOR] start asserted
[22433000 ns] [MONITOR] start asserted
[22438000 ns] [MONITOR] start asserted
[22438000 ns] [MONITOR] Input handshake: data=0xffb2 (pixel #747)
[22443000 ns] [MONITOR] start asserted
[22448000 ns] [MONITOR] start asserted
[22453000 ns] [MONITOR] start asserted
[22458000 ns] [MONITOR] start asserted
[22463000 ns] [MONITOR] start asserted
[22468000 ns] [MONITOR] start asserted
[22468000 ns] [MONITOR] Input handshake: data=0x0051 (pixel #748)
[22473000 ns] [MONITOR] start asserted
[22478000 ns] [MONITOR] start asserted
[22483000 ns] [MONITOR] start asserted
[22488000 ns] [MONITOR] start asserted
[22493000 ns] [MONITOR] start asserted
[22498000 ns] [MONITOR] start asserted
[22498000 ns] [MONITOR] Input handshake: data=0xff06 (pixel #749)
[22503000 ns] [MONITOR] start asserted
[22508000 ns] [MONITOR] start asserted
[22513000 ns] [MONITOR] start asserted
[22518000 ns] [MONITOR] start asserted
[22523000 ns] [MONITOR] start asserted
[22528000 ns] [MONITOR] start asserted
[22528000 ns] [MONITOR] Input handshake: data=0xfeb4 (pixel #750)
[22533000 ns] [MONITOR] start asserted
[22538000 ns] [MONITOR] start asserted
[22543000 ns] [MONITOR] start asserted
[22548000 ns] [MONITOR] start asserted
[22553000 ns] [MONITOR] start asserted
[22558000 ns] [MONITOR] start asserted
[22558000 ns] [MONITOR] Input handshake: data=0xfea4 (pixel #751)
[22563000 ns] [MONITOR] start asserted
[22568000 ns] [MONITOR] start asserted
[22573000 ns] [MONITOR] start asserted
[22578000 ns] [MONITOR] start asserted
[22583000 ns] [MONITOR] start asserted
[22588000 ns] [MONITOR] start asserted
[22588000 ns] [MONITOR] Input handshake: data=0xffba (pixel #752)
[22593000 ns] [MONITOR] start asserted
[22598000 ns] [MONITOR] start asserted
[22603000 ns] [MONITOR] start asserted
[22608000 ns] [MONITOR] start asserted
[22613000 ns] [MONITOR] start asserted
[22618000 ns] [MONITOR] start asserted
[22618000 ns] [MONITOR] Input handshake: data=0x0265 (pixel #753)
[22623000 ns] [MONITOR] start asserted
[22628000 ns] [MONITOR] start asserted
[22633000 ns] [MONITOR] start asserted
[22638000 ns] [MONITOR] start asserted
[22643000 ns] [MONITOR] start asserted
[22648000 ns] [MONITOR] start asserted
[22648000 ns] [MONITOR] Input handshake: data=0x01a3 (pixel #754)
[22653000 ns] [MONITOR] start asserted
[22658000 ns] [MONITOR] start asserted
[22663000 ns] [MONITOR] start asserted
[22668000 ns] [MONITOR] start asserted
[22673000 ns] [MONITOR] start asserted
[22678000 ns] [MONITOR] start asserted
[22678000 ns] [MONITOR] Input handshake: data=0xff1e (pixel #755)
[22683000 ns] [MONITOR] start asserted
[22688000 ns] [MONITOR] start asserted
[22693000 ns] [MONITOR] start asserted
[22698000 ns] [MONITOR] start asserted
[22703000 ns] [MONITOR] start asserted
[22708000 ns] [MONITOR] start asserted
[22708000 ns] [MONITOR] Input handshake: data=0xfefe (pixel #756)
[22713000 ns] [MONITOR] start asserted
[22718000 ns] [MONITOR] start asserted
[22723000 ns] [MONITOR] start asserted
[22728000 ns] [MONITOR] start asserted
[22733000 ns] [MONITOR] start asserted
[22738000 ns] [MONITOR] start asserted
[22738000 ns] [MONITOR] Input handshake: data=0x000a (pixel #757)
[22743000 ns] [MONITOR] start asserted
[22748000 ns] [MONITOR] start asserted
[22753000 ns] [MONITOR] start asserted
[22758000 ns] [MONITOR] start asserted
[22763000 ns] [MONITOR] start asserted
[22768000 ns] [MONITOR] start asserted
[22768000 ns] [MONITOR] Input handshake: data=0x0145 (pixel #758)
[22773000 ns] [MONITOR] start asserted
[22778000 ns] [MONITOR] start asserted
[22783000 ns] [MONITOR] start asserted
[22788000 ns] [MONITOR] start asserted
[22793000 ns] [MONITOR] start asserted
[22798000 ns] [MONITOR] start asserted
[22798000 ns] [MONITOR] Input handshake: data=0x0156 (pixel #759)
[22803000 ns] [MONITOR] start asserted
[22808000 ns] [MONITOR] start asserted
[22813000 ns] [MONITOR] start asserted
[22818000 ns] [MONITOR] start asserted
[22823000 ns] [MONITOR] start asserted
[22828000 ns] [MONITOR] start asserted
[22828000 ns] [MONITOR] Input handshake: data=0x0114 (pixel #760)
[22833000 ns] [MONITOR] start asserted
[22838000 ns] [MONITOR] start asserted
[22843000 ns] [MONITOR] start asserted
[22848000 ns] [MONITOR] start asserted
[22853000 ns] [MONITOR] start asserted
[22858000 ns] [MONITOR] start asserted
[22858000 ns] [MONITOR] Input handshake: data=0x0074 (pixel #761)
[22863000 ns] [MONITOR] start asserted
[22868000 ns] [MONITOR] start asserted
[22873000 ns] [MONITOR] start asserted
[22878000 ns] [MONITOR] start asserted
[22883000 ns] [MONITOR] start asserted
[22888000 ns] [MONITOR] start asserted
[22888000 ns] [MONITOR] Input handshake: data=0xfd14 (pixel #762)
[22893000 ns] [MONITOR] start asserted
[22898000 ns] [MONITOR] start asserted
[22903000 ns] [MONITOR] start asserted
[22908000 ns] [MONITOR] start asserted
[22913000 ns] [MONITOR] start asserted
[22918000 ns] [MONITOR] start asserted
[22918000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #763)
[22923000 ns] [MONITOR] start asserted
[22928000 ns] [MONITOR] start asserted
[22933000 ns] [MONITOR] start asserted
[22938000 ns] [MONITOR] start asserted
[22943000 ns] [MONITOR] start asserted
[22948000 ns] [MONITOR] start asserted
[22948000 ns] [MONITOR] Input handshake: data=0xff60 (pixel #764)
[22953000 ns] [MONITOR] start asserted
[22958000 ns] [MONITOR] start asserted
[22963000 ns] [MONITOR] start asserted
[22968000 ns] [MONITOR] start asserted
[22973000 ns] [MONITOR] start asserted
[22978000 ns] [MONITOR] start asserted
[22978000 ns] [MONITOR] Input handshake: data=0xfef0 (pixel #765)
[22983000 ns] [MONITOR] start asserted
[22988000 ns] [MONITOR] start asserted
[22993000 ns] [MONITOR] start asserted
[22998000 ns] [MONITOR] start asserted
[23003000 ns] [MONITOR] start asserted
[23008000 ns] [MONITOR] start asserted
[23008000 ns] [MONITOR] Input handshake: data=0x01e7 (pixel #766)
[23013000 ns] [MONITOR] start asserted
[23018000 ns] [MONITOR] start asserted
[23023000 ns] [MONITOR] start asserted
[23028000 ns] [MONITOR] start asserted
[23033000 ns] [MONITOR] start asserted
[23038000 ns] [MONITOR] start asserted
[23038000 ns] [MONITOR] Input handshake: data=0x004e (pixel #767)
[23043000 ns] [MONITOR] start asserted
[23048000 ns] [MONITOR] start asserted
[23053000 ns] [MONITOR] start asserted
[23058000 ns] [MONITOR] start asserted
[23063000 ns] [MONITOR] start asserted
[23068000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[23068000 ns] [MONITOR] start asserted
[23068000 ns] [MONITOR] Input handshake: data=0xff7a (pixel #768)
[23073000 ns] [MONITOR] start asserted
[23078000 ns] [MONITOR] start asserted
[23083000 ns] [MONITOR] start asserted
[23088000 ns] [MONITOR] start asserted
[23093000 ns] [MONITOR] start asserted
[23098000 ns] [MONITOR] start asserted
[23098000 ns] [MONITOR] Input handshake: data=0xff85 (pixel #769)
[23103000 ns] [MONITOR] start asserted
[23108000 ns] [MONITOR] start asserted
[23113000 ns] [MONITOR] start asserted
[23118000 ns] [MONITOR] start asserted
[23123000 ns] [MONITOR] start asserted
[23128000 ns] [MONITOR] start asserted
[23128000 ns] [MONITOR] Input handshake: data=0x02c9 (pixel #770)
[23133000 ns] [MONITOR] start asserted
[23138000 ns] [MONITOR] start asserted
[23143000 ns] [MONITOR] start asserted
[23148000 ns] [MONITOR] start asserted
[23153000 ns] [MONITOR] start asserted
[23158000 ns] [MONITOR] start asserted
[23158000 ns] [MONITOR] Input handshake: data=0x0074 (pixel #771)
[23163000 ns] [MONITOR] start asserted
[23168000 ns] [MONITOR] start asserted
[23173000 ns] [MONITOR] start asserted
[23178000 ns] [MONITOR] start asserted
[23183000 ns] [MONITOR] start asserted
[23188000 ns] [MONITOR] start asserted
[23188000 ns] [MONITOR] Input handshake: data=0xfe6d (pixel #772)
[23193000 ns] [MONITOR] start asserted
[23198000 ns] [MONITOR] start asserted
[23203000 ns] [MONITOR] start asserted
[23208000 ns] [MONITOR] start asserted
[23213000 ns] [MONITOR] start asserted
[23218000 ns] [MONITOR] start asserted
[23218000 ns] [MONITOR] Input handshake: data=0xfd44 (pixel #773)
[23223000 ns] [MONITOR] start asserted
[23228000 ns] [MONITOR] start asserted
[23233000 ns] [MONITOR] start asserted
[23238000 ns] [MONITOR] start asserted
[23243000 ns] [MONITOR] start asserted
[23248000 ns] [MONITOR] start asserted
[23248000 ns] [MONITOR] Input handshake: data=0xfe80 (pixel #774)
[23253000 ns] [MONITOR] start asserted
[23258000 ns] [MONITOR] start asserted
[23263000 ns] [MONITOR] start asserted
[23268000 ns] [MONITOR] start asserted
[23273000 ns] [MONITOR] start asserted
[23278000 ns] [MONITOR] start asserted
[23278000 ns] [MONITOR] Input handshake: data=0x019a (pixel #775)
[23283000 ns] [MONITOR] start asserted
[23288000 ns] [MONITOR] start asserted
[23293000 ns] [MONITOR] start asserted
[23298000 ns] [MONITOR] start asserted
[23303000 ns] [MONITOR] start asserted
[23308000 ns] [MONITOR] start asserted
[23308000 ns] [MONITOR] Input handshake: data=0x0422 (pixel #776)
[23313000 ns] [MONITOR] start asserted
[23318000 ns] [MONITOR] start asserted
[23323000 ns] [MONITOR] start asserted
[23328000 ns] [MONITOR] start asserted
[23333000 ns] [MONITOR] start asserted
[23338000 ns] [MONITOR] start asserted
[23338000 ns] [MONITOR] Input handshake: data=0x0238 (pixel #777)
[23343000 ns] [MONITOR] start asserted
[23348000 ns] [MONITOR] start asserted
[23353000 ns] [MONITOR] start asserted
[23358000 ns] [MONITOR] start asserted
[23363000 ns] [MONITOR] start asserted
[23368000 ns] [MONITOR] start asserted
[23368000 ns] [MONITOR] Input handshake: data=0xfd8e (pixel #778)
[23373000 ns] [MONITOR] start asserted
[23378000 ns] [MONITOR] start asserted
[23383000 ns] [MONITOR] start asserted
[23388000 ns] [MONITOR] start asserted
[23393000 ns] [MONITOR] start asserted
[23398000 ns] [MONITOR] start asserted
[23398000 ns] [MONITOR] Input handshake: data=0xfd5f (pixel #779)
[23403000 ns] [MONITOR] start asserted
[23408000 ns] [MONITOR] start asserted
[23413000 ns] [MONITOR] start asserted
[23418000 ns] [MONITOR] start asserted
[23423000 ns] [MONITOR] start asserted
[23428000 ns] [MONITOR] start asserted
[23428000 ns] [MONITOR] Input handshake: data=0xfeb8 (pixel #780)
[23433000 ns] [MONITOR] start asserted
[23438000 ns] [MONITOR] start asserted
[23443000 ns] [MONITOR] start asserted
[23448000 ns] [MONITOR] start asserted
[23453000 ns] [MONITOR] start asserted
[23458000 ns] [MONITOR] start asserted
[23458000 ns] [MONITOR] Input handshake: data=0xff87 (pixel #781)
[23463000 ns] [MONITOR] start asserted
[23468000 ns] [MONITOR] start asserted
[23473000 ns] [MONITOR] start asserted
[23478000 ns] [MONITOR] start asserted
[23483000 ns] [MONITOR] start asserted
[23488000 ns] [MONITOR] start asserted
[23488000 ns] [MONITOR] Input handshake: data=0x0034 (pixel #782)
[23493000 ns] [MONITOR] start asserted
[23498000 ns] [MONITOR] start asserted
[23503000 ns] [MONITOR] start asserted
[23508000 ns] [MONITOR] start asserted
[23513000 ns] [MONITOR] start asserted
[23518000 ns] [MONITOR] start asserted
[23518000 ns] [MONITOR] Input handshake: data=0x010c (pixel #783)
[23523000 ns] [MONITOR] start asserted
[23528000 ns] [MONITOR] start asserted
[23533000 ns] [MONITOR] start asserted
[23538000 ns] [MONITOR] start asserted
[23543000 ns] [MONITOR] start asserted
[23548000 ns] [MONITOR] start asserted
[23548000 ns] [MONITOR] Input handshake: data=0x027f (pixel #784)
[23553000 ns] [MONITOR] start asserted
[23558000 ns] [MONITOR] start asserted
[23563000 ns] [MONITOR] start asserted
[23568000 ns] [MONITOR] start asserted
[23573000 ns] [MONITOR] start asserted
[23578000 ns] [MONITOR] start asserted
[23578000 ns] [MONITOR] Input handshake: data=0x0255 (pixel #785)
[23583000 ns] [MONITOR] start asserted
[23588000 ns] [MONITOR] start asserted
[23593000 ns] [MONITOR] start asserted
[23598000 ns] [MONITOR] start asserted
[23603000 ns] [MONITOR] start asserted
[23608000 ns] [MONITOR] start asserted
[23608000 ns] [MONITOR] Input handshake: data=0xff16 (pixel #786)
[23613000 ns] [MONITOR] start asserted
[23618000 ns] [MONITOR] start asserted
[23623000 ns] [MONITOR] start asserted
[23628000 ns] [MONITOR] start asserted
[23633000 ns] [MONITOR] start asserted
[23638000 ns] [MONITOR] start asserted
[23638000 ns] [MONITOR] Input handshake: data=0xff84 (pixel #787)
[23643000 ns] [MONITOR] start asserted
[23648000 ns] [MONITOR] start asserted
[23653000 ns] [MONITOR] start asserted
[23658000 ns] [MONITOR] start asserted
[23663000 ns] [MONITOR] start asserted
[23668000 ns] [MONITOR] start asserted
[23668000 ns] [MONITOR] Input handshake: data=0xfe57 (pixel #788)
[23673000 ns] [MONITOR] start asserted
[23678000 ns] [MONITOR] start asserted
[23683000 ns] [MONITOR] start asserted
[23688000 ns] [MONITOR] start asserted
[23693000 ns] [MONITOR] start asserted
[23698000 ns] [MONITOR] start asserted
[23698000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #789)
[23703000 ns] [MONITOR] start asserted
[23708000 ns] [MONITOR] start asserted
[23713000 ns] [MONITOR] start asserted
[23718000 ns] [MONITOR] start asserted
[23723000 ns] [MONITOR] start asserted
[23728000 ns] [MONITOR] start asserted
[23728000 ns] [MONITOR] Input handshake: data=0xffcb (pixel #790)
[23733000 ns] [MONITOR] start asserted
[23738000 ns] [MONITOR] start asserted
[23743000 ns] [MONITOR] start asserted
[23748000 ns] [MONITOR] start asserted
[23753000 ns] [MONITOR] start asserted
[23758000 ns] [MONITOR] start asserted
[23758000 ns] [MONITOR] Input handshake: data=0x00d7 (pixel #791)
[23763000 ns] [MONITOR] start asserted
[23768000 ns] [MONITOR] start asserted
[23773000 ns] [MONITOR] start asserted
[23778000 ns] [MONITOR] start asserted
[23783000 ns] [MONITOR] start asserted
[23788000 ns] [MONITOR] start asserted
[23788000 ns] [MONITOR] Input handshake: data=0x022b (pixel #792)
[23793000 ns] [MONITOR] start asserted
[23798000 ns] [MONITOR] start asserted
[23803000 ns] [MONITOR] start asserted
[23808000 ns] [MONITOR] start asserted
[23813000 ns] [MONITOR] start asserted
[23818000 ns] [MONITOR] start asserted
[23818000 ns] [MONITOR] Input handshake: data=0x0062 (pixel #793)
[23823000 ns] [MONITOR] start asserted
[23828000 ns] [MONITOR] start asserted
[23833000 ns] [MONITOR] start asserted
[23838000 ns] [MONITOR] start asserted
[23843000 ns] [MONITOR] start asserted
[23848000 ns] [MONITOR] start asserted
[23848000 ns] [MONITOR] Input handshake: data=0xfde8 (pixel #794)
[23853000 ns] [MONITOR] start asserted
[23858000 ns] [MONITOR] start asserted
[23863000 ns] [MONITOR] start asserted
[23868000 ns] [MONITOR] start asserted
[23873000 ns] [MONITOR] start asserted
[23878000 ns] [MONITOR] start asserted
[23878000 ns] [MONITOR] Input handshake: data=0xff13 (pixel #795)
[23883000 ns] [MONITOR] start asserted
[23888000 ns] [MONITOR] start asserted
[23893000 ns] [MONITOR] start asserted
[23898000 ns] [MONITOR] start asserted
[23903000 ns] [MONITOR] start asserted
[23908000 ns] [MONITOR] start asserted
[23908000 ns] [MONITOR] Input handshake: data=0xffbd (pixel #796)
[23913000 ns] [MONITOR] start asserted
[23918000 ns] [MONITOR] start asserted
[23923000 ns] [MONITOR] start asserted
[23928000 ns] [MONITOR] start asserted
[23933000 ns] [MONITOR] start asserted
[23938000 ns] [MONITOR] start asserted
[23938000 ns] [MONITOR] Input handshake: data=0xffa6 (pixel #797)
[23943000 ns] [MONITOR] start asserted
[23948000 ns] [MONITOR] start asserted
[23953000 ns] [MONITOR] start asserted
[23958000 ns] [MONITOR] start asserted
[23963000 ns] [MONITOR] start asserted
[23968000 ns] [MONITOR] start asserted
[23968000 ns] [MONITOR] Input handshake: data=0xffe5 (pixel #798)
[23973000 ns] [MONITOR] start asserted
[23978000 ns] [MONITOR] start asserted
[23983000 ns] [MONITOR] start asserted
[23988000 ns] [MONITOR] start asserted
[23993000 ns] [MONITOR] start asserted
[23998000 ns] [MONITOR] start asserted
[23998000 ns] [MONITOR] Input handshake: data=0x0096 (pixel #799)
[24003000 ns] [MONITOR] start asserted
[24008000 ns] [MONITOR] start asserted
[24013000 ns] [MONITOR] start asserted
[24018000 ns] [MONITOR] start asserted
[24023000 ns] [MONITOR] start asserted
[24028000 ns] [MONITOR] start asserted
[24028000 ns] [MONITOR] Input handshake: data=0x0185 (pixel #800)
[24033000 ns] [MONITOR] start asserted
[24038000 ns] [MONITOR] start asserted
[24043000 ns] [MONITOR] start asserted
[24048000 ns] [MONITOR] start asserted
[24053000 ns] [MONITOR] start asserted
[24058000 ns] [MONITOR] start asserted
[24058000 ns] [MONITOR] Input handshake: data=0x0139 (pixel #801)
[24063000 ns] [MONITOR] start asserted
[24068000 ns] [MONITOR] start asserted
[24073000 ns] [MONITOR] start asserted
[24078000 ns] [MONITOR] start asserted
[24083000 ns] [MONITOR] start asserted
[24088000 ns] [MONITOR] start asserted
[24088000 ns] [MONITOR] Input handshake: data=0xffb4 (pixel #802)
[24093000 ns] [MONITOR] start asserted
[24098000 ns] [MONITOR] start asserted
[24103000 ns] [MONITOR] start asserted
[24108000 ns] [MONITOR] start asserted
[24113000 ns] [MONITOR] start asserted
[24118000 ns] [MONITOR] start asserted
[24118000 ns] [MONITOR] Input handshake: data=0xffd9 (pixel #803)
[24123000 ns] [MONITOR] start asserted
[24128000 ns] [MONITOR] start asserted
[24133000 ns] [MONITOR] start asserted
[24138000 ns] [MONITOR] start asserted
[24143000 ns] [MONITOR] start asserted
[24148000 ns] [MONITOR] start asserted
[24148000 ns] [MONITOR] Input handshake: data=0x0118 (pixel #804)
[24153000 ns] [MONITOR] start asserted
[24158000 ns] [MONITOR] start asserted
[24163000 ns] [MONITOR] start asserted
[24168000 ns] [MONITOR] start asserted
[24173000 ns] [MONITOR] start asserted
[24178000 ns] [MONITOR] start asserted
[24178000 ns] [MONITOR] Input handshake: data=0xfe02 (pixel #805)
[24183000 ns] [MONITOR] start asserted
[24188000 ns] [MONITOR] start asserted
[24193000 ns] [MONITOR] start asserted
[24198000 ns] [MONITOR] start asserted
[24203000 ns] [MONITOR] start asserted
[24208000 ns] [MONITOR] start asserted
[24208000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #806)
[24213000 ns] [MONITOR] start asserted
[24218000 ns] [MONITOR] start asserted
[24223000 ns] [MONITOR] start asserted
[24228000 ns] [MONITOR] start asserted
[24233000 ns] [MONITOR] start asserted
[24238000 ns] [MONITOR] start asserted
[24238000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #807)
[24243000 ns] [MONITOR] start asserted
[24248000 ns] [MONITOR] start asserted
[24253000 ns] [MONITOR] start asserted
[24258000 ns] [MONITOR] start asserted
[24263000 ns] [MONITOR] start asserted
[24268000 ns] [MONITOR] start asserted
[24268000 ns] [MONITOR] Input handshake: data=0xfff8 (pixel #808)
[24273000 ns] [MONITOR] start asserted
[24278000 ns] [MONITOR] start asserted
[24283000 ns] [MONITOR] start asserted
[24288000 ns] [MONITOR] start asserted
[24293000 ns] [MONITOR] start asserted
[24298000 ns] [MONITOR] start asserted
[24298000 ns] [MONITOR] Input handshake: data=0x0217 (pixel #809)
[24303000 ns] [MONITOR] start asserted
[24308000 ns] [MONITOR] start asserted
[24313000 ns] [MONITOR] start asserted
[24318000 ns] [MONITOR] start asserted
[24323000 ns] [MONITOR] start asserted
[24328000 ns] [MONITOR] start asserted
[24328000 ns] [MONITOR] Input handshake: data=0x0078 (pixel #810)
[24333000 ns] [MONITOR] start asserted
[24338000 ns] [MONITOR] start asserted
[24343000 ns] [MONITOR] start asserted
[24348000 ns] [MONITOR] start asserted
[24353000 ns] [MONITOR] start asserted
[24358000 ns] [MONITOR] start asserted
[24358000 ns] [MONITOR] Input handshake: data=0xfe5a (pixel #811)
[24363000 ns] [MONITOR] start asserted
[24368000 ns] [MONITOR] start asserted
[24373000 ns] [MONITOR] start asserted
[24378000 ns] [MONITOR] start asserted
[24383000 ns] [MONITOR] start asserted
[24388000 ns] [MONITOR] start asserted
[24388000 ns] [MONITOR] Input handshake: data=0xfeee (pixel #812)
[24393000 ns] [MONITOR] start asserted
[24398000 ns] [MONITOR] start asserted
[24403000 ns] [MONITOR] start asserted
[24408000 ns] [MONITOR] start asserted
[24413000 ns] [MONITOR] start asserted
[24418000 ns] [MONITOR] start asserted
[24418000 ns] [MONITOR] Input handshake: data=0xffbc (pixel #813)
[24423000 ns] [MONITOR] start asserted
[24428000 ns] [MONITOR] start asserted
[24433000 ns] [MONITOR] start asserted
[24438000 ns] [MONITOR] start asserted
[24443000 ns] [MONITOR] start asserted
[24448000 ns] [MONITOR] start asserted
[24448000 ns] [MONITOR] Input handshake: data=0x0138 (pixel #814)
[24453000 ns] [MONITOR] start asserted
[24458000 ns] [MONITOR] start asserted
[24463000 ns] [MONITOR] start asserted
[24468000 ns] [MONITOR] start asserted
[24473000 ns] [MONITOR] start asserted
[24478000 ns] [MONITOR] start asserted
[24478000 ns] [MONITOR] Input handshake: data=0x0088 (pixel #815)
[24483000 ns] [MONITOR] start asserted
[24488000 ns] [MONITOR] start asserted
[24493000 ns] [MONITOR] start asserted
[24498000 ns] [MONITOR] start asserted
[24503000 ns] [MONITOR] start asserted
[24508000 ns] [MONITOR] start asserted
[24508000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #816)
[24513000 ns] [MONITOR] start asserted
[24518000 ns] [MONITOR] start asserted
[24523000 ns] [MONITOR] start asserted
[24528000 ns] [MONITOR] start asserted
[24533000 ns] [MONITOR] start asserted
[24538000 ns] [MONITOR] start asserted
[24538000 ns] [MONITOR] Input handshake: data=0x01d5 (pixel #817)
[24543000 ns] [MONITOR] start asserted
[24548000 ns] [MONITOR] start asserted
[24553000 ns] [MONITOR] start asserted
[24558000 ns] [MONITOR] start asserted
[24563000 ns] [MONITOR] start asserted
[24568000 ns] [MONITOR] start asserted
[24568000 ns] [MONITOR] Input handshake: data=0xffe6 (pixel #818)
[24573000 ns] [MONITOR] start asserted
[24578000 ns] [MONITOR] start asserted
[24583000 ns] [MONITOR] start asserted
[24588000 ns] [MONITOR] start asserted
[24593000 ns] [MONITOR] start asserted
[24598000 ns] [MONITOR] start asserted
[24598000 ns] [MONITOR] Input handshake: data=0xfedb (pixel #819)
[24603000 ns] [MONITOR] start asserted
[24608000 ns] [MONITOR] start asserted
[24613000 ns] [MONITOR] start asserted
[24618000 ns] [MONITOR] start asserted
[24623000 ns] [MONITOR] start asserted
[24628000 ns] [MONITOR] start asserted
[24628000 ns] [MONITOR] Input handshake: data=0x003f (pixel #820)
[24633000 ns] [MONITOR] start asserted
[24638000 ns] [MONITOR] start asserted
[24643000 ns] [MONITOR] start asserted
[24648000 ns] [MONITOR] start asserted
[24653000 ns] [MONITOR] start asserted
[24658000 ns] [MONITOR] start asserted
[24658000 ns] [MONITOR] Input handshake: data=0xff8a (pixel #821)
[24663000 ns] [MONITOR] start asserted
[24668000 ns] [MONITOR] start asserted
[24673000 ns] [MONITOR] start asserted
[24678000 ns] [MONITOR] start asserted
[24683000 ns] [MONITOR] start asserted
[24688000 ns] [MONITOR] start asserted
[24688000 ns] [MONITOR] Input handshake: data=0xfeff (pixel #822)
[24693000 ns] [MONITOR] start asserted
[24698000 ns] [MONITOR] start asserted
[24703000 ns] [MONITOR] start asserted
[24708000 ns] [MONITOR] start asserted
[24713000 ns] [MONITOR] start asserted
[24718000 ns] [MONITOR] start asserted
[24718000 ns] [MONITOR] Input handshake: data=0xff29 (pixel #823)
[24723000 ns] [MONITOR] start asserted
[24728000 ns] [MONITOR] start asserted
[24733000 ns] [MONITOR] start asserted
[24738000 ns] [MONITOR] start asserted
[24743000 ns] [MONITOR] start asserted
[24748000 ns] [MONITOR] start asserted
[24748000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #824)
[24753000 ns] [MONITOR] start asserted
[24758000 ns] [MONITOR] start asserted
[24763000 ns] [MONITOR] start asserted
[24768000 ns] [MONITOR] start asserted
[24773000 ns] [MONITOR] start asserted
[24778000 ns] [MONITOR] start asserted
[24778000 ns] [MONITOR] Input handshake: data=0x004a (pixel #825)
[24783000 ns] [MONITOR] start asserted
[24788000 ns] [MONITOR] start asserted
[24793000 ns] [MONITOR] start asserted
[24798000 ns] [MONITOR] start asserted
[24803000 ns] [MONITOR] start asserted
[24808000 ns] [MONITOR] start asserted
[24808000 ns] [MONITOR] Input handshake: data=0xffb6 (pixel #826)
[24813000 ns] [MONITOR] start asserted
[24818000 ns] [MONITOR] start asserted
[24823000 ns] [MONITOR] start asserted
[24828000 ns] [MONITOR] start asserted
[24833000 ns] [MONITOR] start asserted
[24838000 ns] [MONITOR] start asserted
[24838000 ns] [MONITOR] Input handshake: data=0x0223 (pixel #827)
[24843000 ns] [MONITOR] start asserted
[24848000 ns] [MONITOR] start asserted
[24853000 ns] [MONITOR] start asserted
[24858000 ns] [MONITOR] start asserted
[24863000 ns] [MONITOR] start asserted
[24868000 ns] [MONITOR] start asserted
[24868000 ns] [MONITOR] Input handshake: data=0x015d (pixel #828)
[24873000 ns] [MONITOR] start asserted
[24878000 ns] [MONITOR] start asserted
[24883000 ns] [MONITOR] start asserted
[24888000 ns] [MONITOR] start asserted
[24893000 ns] [MONITOR] start asserted
[24898000 ns] [MONITOR] start asserted
[24898000 ns] [MONITOR] Input handshake: data=0xfe11 (pixel #829)
[24903000 ns] [MONITOR] start asserted
[24908000 ns] [MONITOR] start asserted
[24913000 ns] [MONITOR] start asserted
[24918000 ns] [MONITOR] start asserted
[24923000 ns] [MONITOR] start asserted
[24928000 ns] [MONITOR] start asserted
[24928000 ns] [MONITOR] Input handshake: data=0xfdb0 (pixel #830)
[24933000 ns] [MONITOR] start asserted
[24938000 ns] [MONITOR] start asserted
[24943000 ns] [MONITOR] start asserted
[24948000 ns] [MONITOR] start asserted
[24953000 ns] [MONITOR] start asserted
[24958000 ns] [MONITOR] start asserted
[24958000 ns] [MONITOR] Input handshake: data=0x0044 (pixel #831)
[24963000 ns] [MONITOR] start asserted
[24968000 ns] [MONITOR] start asserted
[24973000 ns] [MONITOR] start asserted
[24978000 ns] [MONITOR] start asserted
[24983000 ns] [MONITOR] start asserted
[24988000 ns] [MONITOR] start asserted
[24988000 ns] [MONITOR] Input handshake: data=0x012c (pixel #832)
[24993000 ns] [MONITOR] start asserted
[24998000 ns] [MONITOR] start asserted
[25003000 ns] [MONITOR] start asserted
[25008000 ns] [MONITOR] start asserted
[25013000 ns] [MONITOR] start asserted
[25018000 ns] [MONITOR] start asserted
[25018000 ns] [MONITOR] Input handshake: data=0x0198 (pixel #833)
[25023000 ns] [MONITOR] start asserted
[25028000 ns] [MONITOR] start asserted
[25033000 ns] [MONITOR] start asserted
[25038000 ns] [MONITOR] start asserted
[25043000 ns] [MONITOR] start asserted
[25048000 ns] [MONITOR] start asserted
[25048000 ns] [MONITOR] Input handshake: data=0x0056 (pixel #834)
[25053000 ns] [MONITOR] start asserted
[25058000 ns] [MONITOR] start asserted
[25063000 ns] [MONITOR] start asserted
[25068000 ns] [MONITOR] start asserted
[25073000 ns] [MONITOR] start asserted
[25078000 ns] [MONITOR] start asserted
[25078000 ns] [MONITOR] Input handshake: data=0xfdd8 (pixel #835)
[25083000 ns] [MONITOR] start asserted
[25088000 ns] [MONITOR] start asserted
[25093000 ns] [MONITOR] start asserted
[25098000 ns] [MONITOR] start asserted
[25103000 ns] [MONITOR] start asserted
[25108000 ns] [MONITOR] start asserted
[25108000 ns] [MONITOR] Input handshake: data=0x0002 (pixel #836)
[25113000 ns] [MONITOR] start asserted
[25118000 ns] [MONITOR] start asserted
[25123000 ns] [MONITOR] start asserted
[25128000 ns] [MONITOR] start asserted
[25133000 ns] [MONITOR] start asserted
[25138000 ns] [MONITOR] start asserted
[25138000 ns] [MONITOR] Input handshake: data=0xff0b (pixel #837)
[25143000 ns] [MONITOR] start asserted
[25148000 ns] [MONITOR] start asserted
[25153000 ns] [MONITOR] start asserted
[25158000 ns] [MONITOR] start asserted
[25163000 ns] [MONITOR] start asserted
[25168000 ns] [MONITOR] start asserted
[25168000 ns] [MONITOR] Input handshake: data=0xff20 (pixel #838)
[25173000 ns] [MONITOR] start asserted
[25178000 ns] [MONITOR] start asserted
[25183000 ns] [MONITOR] start asserted
[25188000 ns] [MONITOR] start asserted
[25193000 ns] [MONITOR] start asserted
[25198000 ns] [MONITOR] start asserted
[25198000 ns] [MONITOR] Input handshake: data=0x01b6 (pixel #839)
[25203000 ns] [MONITOR] start asserted
[25208000 ns] [MONITOR] start asserted
[25213000 ns] [MONITOR] start asserted
[25218000 ns] [MONITOR] start asserted
[25223000 ns] [MONITOR] start asserted
[25228000 ns] [MONITOR] start asserted
[25228000 ns] [MONITOR] Input handshake: data=0x0029 (pixel #840)
[25233000 ns] [MONITOR] start asserted
[25238000 ns] [MONITOR] start asserted
[25243000 ns] [MONITOR] start asserted
[25248000 ns] [MONITOR] start asserted
[25253000 ns] [MONITOR] start asserted
[25258000 ns] [MONITOR] start asserted
[25258000 ns] [MONITOR] Input handshake: data=0xfff1 (pixel #841)
[25263000 ns] [MONITOR] start asserted
[25268000 ns] [MONITOR] start asserted
[25273000 ns] [MONITOR] start asserted
[25278000 ns] [MONITOR] start asserted
[25283000 ns] [MONITOR] start asserted
[25288000 ns] [MONITOR] start asserted
[25288000 ns] [MONITOR] Input handshake: data=0x013b (pixel #842)
[25293000 ns] [MONITOR] start asserted
[25298000 ns] [MONITOR] start asserted
[25303000 ns] [MONITOR] start asserted
[25308000 ns] [MONITOR] start asserted
[25313000 ns] [MONITOR] start asserted
[25318000 ns] [MONITOR] start asserted
[25318000 ns] [MONITOR] Input handshake: data=0x0070 (pixel #843)
[25323000 ns] [MONITOR] start asserted
[25328000 ns] [MONITOR] start asserted
[25333000 ns] [MONITOR] start asserted
[25338000 ns] [MONITOR] start asserted
[25343000 ns] [MONITOR] start asserted
[25348000 ns] [MONITOR] start asserted
[25348000 ns] [MONITOR] Input handshake: data=0xfea2 (pixel #844)
[25353000 ns] [MONITOR] start asserted
[25358000 ns] [MONITOR] start asserted
[25363000 ns] [MONITOR] start asserted
[25368000 ns] [MONITOR] start asserted
[25373000 ns] [MONITOR] start asserted
[25378000 ns] [MONITOR] start asserted
[25378000 ns] [MONITOR] Input handshake: data=0xff66 (pixel #845)
[25383000 ns] [MONITOR] start asserted
[25388000 ns] [MONITOR] start asserted
[25393000 ns] [MONITOR] start asserted
[25398000 ns] [MONITOR] start asserted
[25403000 ns] [MONITOR] start asserted
[25408000 ns] [MONITOR] start asserted
[25408000 ns] [MONITOR] Input handshake: data=0x0114 (pixel #846)
[25413000 ns] [MONITOR] start asserted
[25418000 ns] [MONITOR] start asserted
[25423000 ns] [MONITOR] start asserted
[25428000 ns] [MONITOR] start asserted
[25433000 ns] [MONITOR] start asserted
[25438000 ns] [MONITOR] start asserted
[25438000 ns] [MONITOR] Input handshake: data=0x00fb (pixel #847)
[25443000 ns] [MONITOR] start asserted
[25448000 ns] [MONITOR] start asserted
[25453000 ns] [MONITOR] start asserted
[25458000 ns] [MONITOR] start asserted
[25463000 ns] [MONITOR] start asserted
[25468000 ns] [MONITOR] start asserted
[25468000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #848)
[25473000 ns] [MONITOR] start asserted
[25478000 ns] [MONITOR] start asserted
[25483000 ns] [MONITOR] start asserted
[25488000 ns] [MONITOR] start asserted
[25493000 ns] [MONITOR] start asserted
[25498000 ns] [MONITOR] start asserted
[25498000 ns] [MONITOR] Input handshake: data=0x0020 (pixel #849)
[25503000 ns] [MONITOR] start asserted
[25508000 ns] [MONITOR] start asserted
[25513000 ns] [MONITOR] start asserted
[25518000 ns] [MONITOR] start asserted
[25523000 ns] [MONITOR] start asserted
[25528000 ns] [MONITOR] start asserted
[25528000 ns] [MONITOR] Input handshake: data=0x0151 (pixel #850)
[25533000 ns] [MONITOR] start asserted
[25538000 ns] [MONITOR] start asserted
[25543000 ns] [MONITOR] start asserted
[25548000 ns] [MONITOR] start asserted
[25553000 ns] [MONITOR] start asserted
[25558000 ns] [MONITOR] start asserted
[25558000 ns] [MONITOR] Input handshake: data=0x0103 (pixel #851)
[25563000 ns] [MONITOR] start asserted
[25568000 ns] [MONITOR] start asserted
[25573000 ns] [MONITOR] start asserted
[25578000 ns] [MONITOR] start asserted
[25583000 ns] [MONITOR] start asserted
[25588000 ns] [MONITOR] start asserted
[25588000 ns] [MONITOR] Input handshake: data=0xfe61 (pixel #852)
[25593000 ns] [MONITOR] start asserted
[25598000 ns] [MONITOR] start asserted
[25603000 ns] [MONITOR] start asserted
[25608000 ns] [MONITOR] start asserted
[25613000 ns] [MONITOR] start asserted
[25618000 ns] [MONITOR] start asserted
[25618000 ns] [MONITOR] Input handshake: data=0xfd4d (pixel #853)
[25623000 ns] [MONITOR] start asserted
[25628000 ns] [MONITOR] start asserted
[25633000 ns] [MONITOR] start asserted
[25638000 ns] [MONITOR] start asserted
[25643000 ns] [MONITOR] start asserted
[25648000 ns] [MONITOR] start asserted
[25648000 ns] [MONITOR] Input handshake: data=0xfe7e (pixel #854)
[25653000 ns] [MONITOR] start asserted
[25658000 ns] [MONITOR] start asserted
[25663000 ns] [MONITOR] start asserted
[25668000 ns] [MONITOR] start asserted
[25673000 ns] [MONITOR] start asserted
[25678000 ns] [MONITOR] start asserted
[25678000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #855)
[25683000 ns] [MONITOR] start asserted
[25688000 ns] [MONITOR] start asserted
[25693000 ns] [MONITOR] start asserted
[25698000 ns] [MONITOR] start asserted
[25703000 ns] [MONITOR] start asserted
[25708000 ns] [MONITOR] start asserted
[25708000 ns] [MONITOR] Input handshake: data=0x0003 (pixel #856)
[25713000 ns] [MONITOR] start asserted
[25718000 ns] [MONITOR] start asserted
[25723000 ns] [MONITOR] start asserted
[25728000 ns] [MONITOR] start asserted
[25733000 ns] [MONITOR] start asserted
[25738000 ns] [MONITOR] start asserted
[25738000 ns] [MONITOR] Input handshake: data=0xff53 (pixel #857)
[25743000 ns] [MONITOR] start asserted
[25748000 ns] [MONITOR] start asserted
[25753000 ns] [MONITOR] start asserted
[25758000 ns] [MONITOR] start asserted
[25763000 ns] [MONITOR] start asserted
[25768000 ns] [MONITOR] start asserted
[25768000 ns] [MONITOR] Input handshake: data=0x0185 (pixel #858)
[25773000 ns] [MONITOR] start asserted
[25778000 ns] [MONITOR] start asserted
[25783000 ns] [MONITOR] start asserted
[25788000 ns] [MONITOR] start asserted
[25793000 ns] [MONITOR] start asserted
[25798000 ns] [MONITOR] start asserted
[25798000 ns] [MONITOR] Input handshake: data=0x01a8 (pixel #859)
[25803000 ns] [MONITOR] start asserted
[25808000 ns] [MONITOR] start asserted
[25813000 ns] [MONITOR] start asserted
[25818000 ns] [MONITOR] start asserted
[25823000 ns] [MONITOR] start asserted
[25828000 ns] [MONITOR] start asserted
[25828000 ns] [MONITOR] Input handshake: data=0x006d (pixel #860)
[25833000 ns] [MONITOR] start asserted
[25838000 ns] [MONITOR] start asserted
[25843000 ns] [MONITOR] start asserted
[25848000 ns] [MONITOR] start asserted
[25853000 ns] [MONITOR] start asserted
[25858000 ns] [MONITOR] start asserted
[25858000 ns] [MONITOR] Input handshake: data=0xfed4 (pixel #861)
[25863000 ns] [MONITOR] start asserted
[25868000 ns] [MONITOR] start asserted
[25873000 ns] [MONITOR] start asserted
[25878000 ns] [MONITOR] start asserted
[25883000 ns] [MONITOR] start asserted
[25888000 ns] [MONITOR] start asserted
[25888000 ns] [MONITOR] Input handshake: data=0xffa3 (pixel #862)
[25893000 ns] [MONITOR] start asserted
[25898000 ns] [MONITOR] start asserted
[25903000 ns] [MONITOR] start asserted
[25908000 ns] [MONITOR] start asserted
[25913000 ns] [MONITOR] start asserted
[25918000 ns] [MONITOR] start asserted
[25918000 ns] [MONITOR] Input handshake: data=0x017b (pixel #863)
[25923000 ns] [MONITOR] start asserted
[25928000 ns] [MONITOR] start asserted
[25933000 ns] [MONITOR] start asserted
[25938000 ns] [MONITOR] start asserted
[25943000 ns] [MONITOR] start asserted
[25948000 ns] [MONITOR] start asserted
[25948000 ns] [MONITOR] Input handshake: data=0x017c (pixel #864)
[25953000 ns] [MONITOR] start asserted
[25958000 ns] [MONITOR] start asserted
[25963000 ns] [MONITOR] start asserted
[25968000 ns] [MONITOR] start asserted
[25973000 ns] [MONITOR] start asserted
[25978000 ns] [MONITOR] start asserted
[25978000 ns] [MONITOR] Input handshake: data=0x01b0 (pixel #865)
[25983000 ns] [MONITOR] start asserted
[25988000 ns] [MONITOR] start asserted
[25993000 ns] [MONITOR] start asserted
[25998000 ns] [MONITOR] start asserted
[26003000 ns] [MONITOR] start asserted
[26008000 ns] [MONITOR] start asserted
[26008000 ns] [MONITOR] Input handshake: data=0x016c (pixel #866)
[26013000 ns] [MONITOR] start asserted
[26018000 ns] [MONITOR] start asserted
[26023000 ns] [MONITOR] start asserted
[26028000 ns] [MONITOR] start asserted
[26033000 ns] [MONITOR] start asserted
[26038000 ns] [MONITOR] start asserted
[26038000 ns] [MONITOR] Input handshake: data=0xffec (pixel #867)
[26043000 ns] [MONITOR] start asserted
[26048000 ns] [MONITOR] start asserted
[26053000 ns] [MONITOR] start asserted
[26058000 ns] [MONITOR] start asserted
[26063000 ns] [MONITOR] start asserted
[26068000 ns] [MONITOR] start asserted
[26068000 ns] [MONITOR] Input handshake: data=0xfd47 (pixel #868)
[26073000 ns] [MONITOR] start asserted
[26078000 ns] [MONITOR] start asserted
[26083000 ns] [MONITOR] start asserted
[26088000 ns] [MONITOR] start asserted
[26093000 ns] [MONITOR] start asserted
[26098000 ns] [MONITOR] start asserted
[26098000 ns] [MONITOR] Input handshake: data=0xfd73 (pixel #869)
[26103000 ns] [MONITOR] start asserted
[26108000 ns] [MONITOR] start asserted
[26113000 ns] [MONITOR] start asserted
[26118000 ns] [MONITOR] start asserted
[26123000 ns] [MONITOR] start asserted
[26128000 ns] [MONITOR] start asserted
[26128000 ns] [MONITOR] Input handshake: data=0xfd16 (pixel #870)
[26133000 ns] [MONITOR] start asserted
[26138000 ns] [MONITOR] start asserted
[26143000 ns] [MONITOR] start asserted
[26148000 ns] [MONITOR] start asserted
[26153000 ns] [MONITOR] start asserted
[26158000 ns] [MONITOR] start asserted
[26158000 ns] [MONITOR] Input handshake: data=0xfdf6 (pixel #871)
[26163000 ns] [MONITOR] start asserted
[26168000 ns] [MONITOR] start asserted
[26173000 ns] [MONITOR] start asserted
[26178000 ns] [MONITOR] start asserted
[26183000 ns] [MONITOR] start asserted
[26188000 ns] [MONITOR] start asserted
[26188000 ns] [MONITOR] Input handshake: data=0x00f8 (pixel #872)
[26193000 ns] [MONITOR] start asserted
[26198000 ns] [MONITOR] start asserted
[26203000 ns] [MONITOR] start asserted
[26208000 ns] [MONITOR] start asserted
[26213000 ns] [MONITOR] start asserted
[26218000 ns] [MONITOR] start asserted
[26218000 ns] [MONITOR] Input handshake: data=0x01d0 (pixel #873)
[26223000 ns] [MONITOR] start asserted
[26228000 ns] [MONITOR] start asserted
[26233000 ns] [MONITOR] start asserted
[26238000 ns] [MONITOR] start asserted
[26243000 ns] [MONITOR] start asserted
[26248000 ns] [MONITOR] start asserted
[26248000 ns] [MONITOR] Input handshake: data=0x037f (pixel #874)
[26253000 ns] [MONITOR] start asserted
[26258000 ns] [MONITOR] start asserted
[26263000 ns] [MONITOR] start asserted
[26268000 ns] [MONITOR] start asserted
[26273000 ns] [MONITOR] start asserted
[26278000 ns] [MONITOR] start asserted
[26278000 ns] [MONITOR] Input handshake: data=0x01e4 (pixel #875)
[26283000 ns] [MONITOR] start asserted
[26288000 ns] [MONITOR] start asserted
[26293000 ns] [MONITOR] start asserted
[26298000 ns] [MONITOR] start asserted
[26303000 ns] [MONITOR] start asserted
[26308000 ns] [MONITOR] start asserted
[26308000 ns] [MONITOR] Input handshake: data=0xfd9f (pixel #876)
[26313000 ns] [MONITOR] start asserted
[26318000 ns] [MONITOR] start asserted
[26323000 ns] [MONITOR] start asserted
[26328000 ns] [MONITOR] start asserted
[26333000 ns] [MONITOR] start asserted
[26338000 ns] [MONITOR] start asserted
[26338000 ns] [MONITOR] Input handshake: data=0xfdc5 (pixel #877)
[26343000 ns] [MONITOR] start asserted
[26348000 ns] [MONITOR] start asserted
[26353000 ns] [MONITOR] start asserted
[26358000 ns] [MONITOR] start asserted
[26363000 ns] [MONITOR] start asserted
[26368000 ns] [MONITOR] start asserted
[26368000 ns] [MONITOR] Input handshake: data=0xff37 (pixel #878)
[26373000 ns] [MONITOR] start asserted
[26378000 ns] [MONITOR] start asserted
[26383000 ns] [MONITOR] start asserted
[26388000 ns] [MONITOR] start asserted
[26393000 ns] [MONITOR] start asserted
[26398000 ns] [MONITOR] start asserted
[26398000 ns] [MONITOR] Input handshake: data=0xfed2 (pixel #879)
[26403000 ns] [MONITOR] start asserted
[26408000 ns] [MONITOR] start asserted
[26413000 ns] [MONITOR] start asserted
[26418000 ns] [MONITOR] start asserted
[26423000 ns] [MONITOR] start asserted
[26428000 ns] [MONITOR] start asserted
[26428000 ns] [MONITOR] Input handshake: data=0x040b (pixel #880)
[26433000 ns] [MONITOR] start asserted
[26438000 ns] [MONITOR] start asserted
[26443000 ns] [MONITOR] start asserted
[26448000 ns] [MONITOR] start asserted
[26453000 ns] [MONITOR] start asserted
[26458000 ns] [MONITOR] start asserted
[26458000 ns] [MONITOR] Input handshake: data=0x0755 (pixel #881)
[26463000 ns] [MONITOR] start asserted
[26468000 ns] [MONITOR] start asserted
[26473000 ns] [MONITOR] start asserted
[26478000 ns] [MONITOR] start asserted
[26483000 ns] [MONITOR] start asserted
[26488000 ns] [MONITOR] start asserted
[26488000 ns] [MONITOR] Input handshake: data=0xfeff (pixel #882)
[26493000 ns] [MONITOR] start asserted
[26498000 ns] [MONITOR] start asserted
[26503000 ns] [MONITOR] start asserted
[26508000 ns] [MONITOR] start asserted
[26513000 ns] [MONITOR] start asserted
[26518000 ns] [MONITOR] start asserted
[26518000 ns] [MONITOR] Input handshake: data=0xfa56 (pixel #883)
[26523000 ns] [MONITOR] start asserted
[26528000 ns] [MONITOR] start asserted
[26533000 ns] [MONITOR] start asserted
[26538000 ns] [MONITOR] start asserted
[26543000 ns] [MONITOR] start asserted
[26548000 ns] [MONITOR] start asserted
[26548000 ns] [MONITOR] Input handshake: data=0xfaab (pixel #884)
[26553000 ns] [MONITOR] start asserted
[26558000 ns] [MONITOR] start asserted
[26563000 ns] [MONITOR] start asserted
[26568000 ns] [MONITOR] start asserted
[26573000 ns] [MONITOR] start asserted
[26578000 ns] [MONITOR] start asserted
[26578000 ns] [MONITOR] Input handshake: data=0xff92 (pixel #885)
[26583000 ns] [MONITOR] start asserted
[26588000 ns] [MONITOR] start asserted
[26593000 ns] [MONITOR] start asserted
[26598000 ns] [MONITOR] start asserted
[26603000 ns] [MONITOR] start asserted
[26608000 ns] [MONITOR] start asserted
[26608000 ns] [MONITOR] Input handshake: data=0x0318 (pixel #886)
[26613000 ns] [MONITOR] start asserted
[26618000 ns] [MONITOR] start asserted
[26623000 ns] [MONITOR] start asserted
[26628000 ns] [MONITOR] start asserted
[26633000 ns] [MONITOR] start asserted
[26638000 ns] [MONITOR] start asserted
[26638000 ns] [MONITOR] Input handshake: data=0x02d4 (pixel #887)
[26643000 ns] [MONITOR] start asserted
[26648000 ns] [MONITOR] start asserted
[26653000 ns] [MONITOR] start asserted
[26658000 ns] [MONITOR] start asserted
[26663000 ns] [MONITOR] start asserted
[26668000 ns] [MONITOR] start asserted
[26668000 ns] [MONITOR] Input handshake: data=0xffdb (pixel #888)
[26673000 ns] [MONITOR] start asserted
[26678000 ns] [MONITOR] start asserted
[26683000 ns] [MONITOR] start asserted
[26688000 ns] [MONITOR] start asserted
[26693000 ns] [MONITOR] start asserted
[26698000 ns] [MONITOR] start asserted
[26698000 ns] [MONITOR] Input handshake: data=0xfdec (pixel #889)
[26703000 ns] [MONITOR] start asserted
[26708000 ns] [MONITOR] start asserted
[26713000 ns] [MONITOR] start asserted
[26718000 ns] [MONITOR] start asserted
[26723000 ns] [MONITOR] start asserted
[26728000 ns] [MONITOR] start asserted
[26728000 ns] [MONITOR] Input handshake: data=0xfe47 (pixel #890)
[26733000 ns] [MONITOR] start asserted
[26738000 ns] [MONITOR] start asserted
[26743000 ns] [MONITOR] start asserted
[26748000 ns] [MONITOR] start asserted
[26753000 ns] [MONITOR] start asserted
[26758000 ns] [MONITOR] start asserted
[26758000 ns] [MONITOR] Input handshake: data=0x00e3 (pixel #891)
[26763000 ns] [MONITOR] start asserted
[26768000 ns] [MONITOR] start asserted
[26773000 ns] [MONITOR] start asserted
[26778000 ns] [MONITOR] start asserted
[26783000 ns] [MONITOR] start asserted
[26788000 ns] [MONITOR] start asserted
[26788000 ns] [MONITOR] Input handshake: data=0x041d (pixel #892)
[26793000 ns] [MONITOR] start asserted
[26798000 ns] [MONITOR] start asserted
[26803000 ns] [MONITOR] start asserted
[26808000 ns] [MONITOR] start asserted
[26813000 ns] [MONITOR] start asserted
[26818000 ns] [MONITOR] start asserted
[26818000 ns] [MONITOR] Input handshake: data=0x009a (pixel #893)
[26823000 ns] [MONITOR] start asserted
[26828000 ns] [MONITOR] start asserted
[26833000 ns] [MONITOR] start asserted
[26838000 ns] [MONITOR] start asserted
[26843000 ns] [MONITOR] start asserted
[26848000 ns] [MONITOR] start asserted
[26848000 ns] [MONITOR] Input handshake: data=0xfda9 (pixel #894)
[26853000 ns] [MONITOR] start asserted
[26858000 ns] [MONITOR] start asserted
[26863000 ns] [MONITOR] start asserted
[26868000 ns] [MONITOR] start asserted
[26873000 ns] [MONITOR] start asserted
[26878000 ns] [MONITOR] start asserted
[26878000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #895)
[26883000 ns] [MONITOR] start asserted
[26888000 ns] [MONITOR] start asserted
[26893000 ns] [MONITOR] start asserted
[26898000 ns] [MONITOR] start asserted
[26903000 ns] [MONITOR] start asserted
[26908000 ns] [MONITOR] start asserted
[26908000 ns] [MONITOR] Input handshake: data=0x0030 (pixel #896)
[26913000 ns] [MONITOR] start asserted
[26918000 ns] [MONITOR] start asserted
[26923000 ns] [MONITOR] start asserted
[26928000 ns] [MONITOR] start asserted
[26933000 ns] [MONITOR] start asserted
[26938000 ns] [MONITOR] start asserted
[26938000 ns] [MONITOR] Input handshake: data=0x0199 (pixel #897)
[26943000 ns] [MONITOR] start asserted
[26948000 ns] [MONITOR] start asserted
[26953000 ns] [MONITOR] start asserted
[26958000 ns] [MONITOR] start asserted
[26963000 ns] [MONITOR] start asserted
[26968000 ns] [MONITOR] start asserted
[26968000 ns] [MONITOR] Input handshake: data=0x0159 (pixel #898)
[26973000 ns] [MONITOR] start asserted
[26978000 ns] [MONITOR] start asserted
[26983000 ns] [MONITOR] start asserted
[26988000 ns] [MONITOR] start asserted
[26993000 ns] [MONITOR] start asserted
[26998000 ns] [MONITOR] start asserted
[26998000 ns] [MONITOR] Input handshake: data=0xff73 (pixel #899)
[27003000 ns] [MONITOR] start asserted
[27008000 ns] [MONITOR] start asserted
[27013000 ns] [MONITOR] start asserted
[27018000 ns] [MONITOR] start asserted
[27023000 ns] [MONITOR] start asserted
[27028000 ns] [MONITOR] start asserted
[27028000 ns] [MONITOR] Input handshake: data=0xfe6a (pixel #900)
[27033000 ns] [MONITOR] start asserted
[27038000 ns] [MONITOR] start asserted
[27043000 ns] [MONITOR] start asserted
[27048000 ns] [MONITOR] start asserted
[27053000 ns] [MONITOR] start asserted
[27058000 ns] [MONITOR] start asserted
[27058000 ns] [MONITOR] Input handshake: data=0xfe59 (pixel #901)
[27063000 ns] [MONITOR] start asserted
[27068000 ns] [MONITOR] start asserted
[27073000 ns] [MONITOR] start asserted
[27078000 ns] [MONITOR] start asserted
[27083000 ns] [MONITOR] start asserted
[27088000 ns] [MONITOR] start asserted
[27088000 ns] [MONITOR] Input handshake: data=0xff6b (pixel #902)
[27093000 ns] [MONITOR] start asserted
[27098000 ns] [MONITOR] start asserted
[27103000 ns] [MONITOR] start asserted
[27108000 ns] [MONITOR] start asserted
[27113000 ns] [MONITOR] start asserted
[27118000 ns] [MONITOR] start asserted
[27118000 ns] [MONITOR] Input handshake: data=0x019c (pixel #903)
[27123000 ns] [MONITOR] start asserted
[27128000 ns] [MONITOR] start asserted
[27133000 ns] [MONITOR] start asserted
[27138000 ns] [MONITOR] start asserted
[27143000 ns] [MONITOR] start asserted
[27148000 ns] [MONITOR] start asserted
[27148000 ns] [MONITOR] Input handshake: data=0x0142 (pixel #904)
[27153000 ns] [MONITOR] start asserted
[27158000 ns] [MONITOR] start asserted
[27163000 ns] [MONITOR] start asserted
[27168000 ns] [MONITOR] start asserted
[27173000 ns] [MONITOR] start asserted
[27178000 ns] [MONITOR] start asserted
[27178000 ns] [MONITOR] Input handshake: data=0x01a1 (pixel #905)
[27183000 ns] [MONITOR] start asserted
[27188000 ns] [MONITOR] start asserted
[27193000 ns] [MONITOR] start asserted
[27198000 ns] [MONITOR] start asserted
[27203000 ns] [MONITOR] start asserted
[27208000 ns] [MONITOR] start asserted
[27208000 ns] [MONITOR] Input handshake: data=0x000d (pixel #906)
[27213000 ns] [MONITOR] start asserted
[27218000 ns] [MONITOR] start asserted
[27223000 ns] [MONITOR] start asserted
[27228000 ns] [MONITOR] start asserted
[27233000 ns] [MONITOR] start asserted
[27238000 ns] [MONITOR] start asserted
[27238000 ns] [MONITOR] Input handshake: data=0xfe50 (pixel #907)
[27243000 ns] [MONITOR] start asserted
[27248000 ns] [MONITOR] start asserted
[27253000 ns] [MONITOR] start asserted
[27258000 ns] [MONITOR] start asserted
[27263000 ns] [MONITOR] start asserted
[27268000 ns] [MONITOR] start asserted
[27268000 ns] [MONITOR] Input handshake: data=0xfcd0 (pixel #908)
[27273000 ns] [MONITOR] start asserted
[27278000 ns] [MONITOR] start asserted
[27283000 ns] [MONITOR] start asserted
[27288000 ns] [MONITOR] start asserted
[27293000 ns] [MONITOR] start asserted
[27298000 ns] [MONITOR] start asserted
[27298000 ns] [MONITOR] Input handshake: data=0xfddb (pixel #909)
[27303000 ns] [MONITOR] start asserted
[27308000 ns] [MONITOR] start asserted
[27313000 ns] [MONITOR] start asserted
[27318000 ns] [MONITOR] start asserted
[27323000 ns] [MONITOR] start asserted
[27328000 ns] [MONITOR] start asserted
[27328000 ns] [MONITOR] Input handshake: data=0x02c9 (pixel #910)
[27333000 ns] [MONITOR] start asserted
[27338000 ns] [MONITOR] start asserted
[27343000 ns] [MONITOR] start asserted
[27348000 ns] [MONITOR] start asserted
[27353000 ns] [MONITOR] start asserted
[27358000 ns] [MONITOR] start asserted
[27358000 ns] [MONITOR] Input handshake: data=0x0272 (pixel #911)
[27363000 ns] [MONITOR] start asserted
[27368000 ns] [MONITOR] start asserted
[27373000 ns] [MONITOR] start asserted
[27378000 ns] [MONITOR] start asserted
[27383000 ns] [MONITOR] start asserted
[27388000 ns] [MONITOR] start asserted
[27388000 ns] [MONITOR] Input handshake: data=0x0272 (pixel #912)
[27393000 ns] [MONITOR] start asserted
[27398000 ns] [MONITOR] start asserted
[27403000 ns] [MONITOR] start asserted
[27408000 ns] [MONITOR] start asserted
[27413000 ns] [MONITOR] start asserted
[27418000 ns] [MONITOR] start asserted
[27418000 ns] [MONITOR] Input handshake: data=0x00aa (pixel #913)
[27423000 ns] [MONITOR] start asserted
[27428000 ns] [MONITOR] start asserted
[27433000 ns] [MONITOR] start asserted
[27438000 ns] [MONITOR] start asserted
[27443000 ns] [MONITOR] start asserted
[27448000 ns] [MONITOR] start asserted
[27448000 ns] [MONITOR] Input handshake: data=0xfeda (pixel #914)
[27453000 ns] [MONITOR] start asserted
[27458000 ns] [MONITOR] start asserted
[27463000 ns] [MONITOR] start asserted
[27468000 ns] [MONITOR] start asserted
[27473000 ns] [MONITOR] start asserted
[27478000 ns] [MONITOR] start asserted
[27478000 ns] [MONITOR] Input handshake: data=0xfe6e (pixel #915)
[27483000 ns] [MONITOR] start asserted
[27488000 ns] [MONITOR] start asserted
[27493000 ns] [MONITOR] start asserted
[27498000 ns] [MONITOR] start asserted
[27503000 ns] [MONITOR] start asserted
[27508000 ns] [MONITOR] start asserted
[27508000 ns] [MONITOR] Input handshake: data=0xffa3 (pixel #916)
[27513000 ns] [MONITOR] start asserted
[27518000 ns] [MONITOR] start asserted
[27523000 ns] [MONITOR] start asserted
[27528000 ns] [MONITOR] start asserted
[27533000 ns] [MONITOR] start asserted
[27538000 ns] [MONITOR] start asserted
[27538000 ns] [MONITOR] Input handshake: data=0xff46 (pixel #917)
[27543000 ns] [MONITOR] start asserted
[27548000 ns] [MONITOR] start asserted
[27553000 ns] [MONITOR] start asserted
[27558000 ns] [MONITOR] start asserted
[27563000 ns] [MONITOR] start asserted
[27568000 ns] [MONITOR] start asserted
[27568000 ns] [MONITOR] Input handshake: data=0xfe5d (pixel #918)
[27573000 ns] [MONITOR] start asserted
[27578000 ns] [MONITOR] start asserted
[27583000 ns] [MONITOR] start asserted
[27588000 ns] [MONITOR] start asserted
[27593000 ns] [MONITOR] start asserted
[27598000 ns] [MONITOR] start asserted
[27598000 ns] [MONITOR] Input handshake: data=0xfffd (pixel #919)
[27603000 ns] [MONITOR] start asserted
[27608000 ns] [MONITOR] start asserted
[27613000 ns] [MONITOR] start asserted
[27618000 ns] [MONITOR] start asserted
[27623000 ns] [MONITOR] start asserted
[27628000 ns] [MONITOR] start asserted
[27628000 ns] [MONITOR] Input handshake: data=0x013c (pixel #920)
[27633000 ns] [MONITOR] start asserted
[27638000 ns] [MONITOR] start asserted
[27643000 ns] [MONITOR] start asserted
[27648000 ns] [MONITOR] start asserted
[27653000 ns] [MONITOR] start asserted
[27658000 ns] [MONITOR] start asserted
[27658000 ns] [MONITOR] Input handshake: data=0x00fc (pixel #921)
[27663000 ns] [MONITOR] start asserted
[27668000 ns] [MONITOR] start asserted
[27673000 ns] [MONITOR] start asserted
[27678000 ns] [MONITOR] start asserted
[27683000 ns] [MONITOR] start asserted
[27688000 ns] [MONITOR] start asserted
[27688000 ns] [MONITOR] Input handshake: data=0x006b (pixel #922)
[27693000 ns] [MONITOR] start asserted
[27698000 ns] [MONITOR] start asserted
[27703000 ns] [MONITOR] start asserted
[27708000 ns] [MONITOR] start asserted
[27713000 ns] [MONITOR] start asserted
[27718000 ns] [MONITOR] start asserted
[27718000 ns] [MONITOR] Input handshake: data=0xff0d (pixel #923)
[27723000 ns] [MONITOR] start asserted
[27728000 ns] [MONITOR] start asserted
[27733000 ns] [MONITOR] start asserted
[27738000 ns] [MONITOR] start asserted
[27743000 ns] [MONITOR] start asserted
[27748000 ns] [MONITOR] start asserted
[27748000 ns] [MONITOR] Input handshake: data=0xff13 (pixel #924)
[27753000 ns] [MONITOR] start asserted
[27758000 ns] [MONITOR] start asserted
[27763000 ns] [MONITOR] start asserted
[27768000 ns] [MONITOR] start asserted
[27773000 ns] [MONITOR] start asserted
[27778000 ns] [MONITOR] start asserted
[27778000 ns] [MONITOR] Input handshake: data=0x0013 (pixel #925)
[27783000 ns] [MONITOR] start asserted
[27788000 ns] [MONITOR] start asserted
[27793000 ns] [MONITOR] start asserted
[27798000 ns] [MONITOR] start asserted
[27803000 ns] [MONITOR] start asserted
[27808000 ns] [MONITOR] start asserted
[27808000 ns] [MONITOR] Input handshake: data=0xffe5 (pixel #926)
[27813000 ns] [MONITOR] start asserted
[27818000 ns] [MONITOR] start asserted
[27823000 ns] [MONITOR] start asserted
[27828000 ns] [MONITOR] start asserted
[27833000 ns] [MONITOR] start asserted
[27838000 ns] [MONITOR] start asserted
[27838000 ns] [MONITOR] Input handshake: data=0x00aa (pixel #927)
[27843000 ns] [MONITOR] start asserted
[27848000 ns] [MONITOR] start asserted
[27853000 ns] [MONITOR] start asserted
[27858000 ns] [MONITOR] start asserted
[27863000 ns] [MONITOR] start asserted
[27868000 ns] [MONITOR] start asserted
[27868000 ns] [MONITOR] Input handshake: data=0x00d3 (pixel #928)
[27873000 ns] [MONITOR] start asserted
[27878000 ns] [MONITOR] start asserted
[27883000 ns] [MONITOR] start asserted
[27888000 ns] [MONITOR] start asserted
[27893000 ns] [MONITOR] start asserted
[27898000 ns] [MONITOR] start asserted
[27898000 ns] [MONITOR] Input handshake: data=0x0048 (pixel #929)
[27903000 ns] [MONITOR] start asserted
[27908000 ns] [MONITOR] start asserted
[27913000 ns] [MONITOR] start asserted
[27918000 ns] [MONITOR] start asserted
[27923000 ns] [MONITOR] start asserted
[27928000 ns] [MONITOR] start asserted
[27928000 ns] [MONITOR] Input handshake: data=0x00a0 (pixel #930)
[27933000 ns] [MONITOR] start asserted
[27938000 ns] [MONITOR] start asserted
[27943000 ns] [MONITOR] start asserted
[27948000 ns] [MONITOR] start asserted
[27953000 ns] [MONITOR] start asserted
[27958000 ns] [MONITOR] start asserted
[27958000 ns] [MONITOR] Input handshake: data=0xff41 (pixel #931)
[27963000 ns] [MONITOR] start asserted
[27968000 ns] [MONITOR] start asserted
[27973000 ns] [MONITOR] start asserted
[27978000 ns] [MONITOR] start asserted
[27983000 ns] [MONITOR] start asserted
[27988000 ns] [MONITOR] start asserted
[27988000 ns] [MONITOR] Input handshake: data=0xff93 (pixel #932)
[27993000 ns] [MONITOR] start asserted
[27998000 ns] [MONITOR] start asserted
[28003000 ns] [MONITOR] start asserted
[28008000 ns] [MONITOR] start asserted
[28013000 ns] [MONITOR] start asserted
[28018000 ns] [MONITOR] start asserted
[28018000 ns] [MONITOR] Input handshake: data=0xfefc (pixel #933)
[28023000 ns] [MONITOR] start asserted
[28028000 ns] [MONITOR] start asserted
[28033000 ns] [MONITOR] start asserted
[28038000 ns] [MONITOR] start asserted
[28043000 ns] [MONITOR] start asserted
[28048000 ns] [MONITOR] start asserted
[28048000 ns] [MONITOR] Input handshake: data=0xfffa (pixel #934)
[28053000 ns] [MONITOR] start asserted
[28058000 ns] [MONITOR] start asserted
[28063000 ns] [MONITOR] start asserted
[28068000 ns] [MONITOR] start asserted
[28073000 ns] [MONITOR] start asserted
[28078000 ns] [MONITOR] start asserted
[28078000 ns] [MONITOR] Input handshake: data=0x00e8 (pixel #935)
[28083000 ns] [MONITOR] start asserted
[28088000 ns] [MONITOR] start asserted
[28093000 ns] [MONITOR] start asserted
[28098000 ns] [MONITOR] start asserted
[28103000 ns] [MONITOR] start asserted
[28108000 ns] [MONITOR] start asserted
[28108000 ns] [MONITOR] Input handshake: data=0x010e (pixel #936)
[28113000 ns] [MONITOR] start asserted
[28118000 ns] [MONITOR] start asserted
[28123000 ns] [MONITOR] start asserted
[28128000 ns] [MONITOR] start asserted
[28133000 ns] [MONITOR] start asserted
[28138000 ns] [MONITOR] start asserted
[28138000 ns] [MONITOR] Input handshake: data=0x0065 (pixel #937)
[28143000 ns] [MONITOR] start asserted
[28148000 ns] [MONITOR] start asserted
[28153000 ns] [MONITOR] start asserted
[28158000 ns] [MONITOR] start asserted
[28163000 ns] [MONITOR] start asserted
[28168000 ns] [MONITOR] start asserted
[28168000 ns] [MONITOR] Input handshake: data=0xff7d (pixel #938)
[28173000 ns] [MONITOR] start asserted
[28178000 ns] [MONITOR] start asserted
[28183000 ns] [MONITOR] start asserted
[28188000 ns] [MONITOR] start asserted
[28193000 ns] [MONITOR] start asserted
[28198000 ns] [MONITOR] start asserted
[28198000 ns] [MONITOR] Input handshake: data=0xfeba (pixel #939)
[28203000 ns] [MONITOR] start asserted
[28208000 ns] [MONITOR] start asserted
[28213000 ns] [MONITOR] start asserted
[28218000 ns] [MONITOR] start asserted
[28223000 ns] [MONITOR] start asserted
[28228000 ns] [MONITOR] start asserted
[28228000 ns] [MONITOR] Input handshake: data=0xff3d (pixel #940)
[28233000 ns] [MONITOR] start asserted
[28238000 ns] [MONITOR] start asserted
[28243000 ns] [MONITOR] start asserted
[28248000 ns] [MONITOR] start asserted
[28253000 ns] [MONITOR] start asserted
[28258000 ns] [MONITOR] start asserted
[28258000 ns] [MONITOR] Input handshake: data=0x011b (pixel #941)
[28263000 ns] [MONITOR] start asserted
[28268000 ns] [MONITOR] start asserted
[28273000 ns] [MONITOR] start asserted
[28278000 ns] [MONITOR] start asserted
[28283000 ns] [MONITOR] start asserted
[28288000 ns] [MONITOR] start asserted
[28288000 ns] [MONITOR] Input handshake: data=0xfffe (pixel #942)
[28293000 ns] [MONITOR] start asserted
[28298000 ns] [MONITOR] start asserted
[28303000 ns] [MONITOR] start asserted
[28308000 ns] [MONITOR] start asserted
[28313000 ns] [MONITOR] start asserted
[28318000 ns] [MONITOR] start asserted
[28318000 ns] [MONITOR] Input handshake: data=0x0153 (pixel #943)
[28323000 ns] [MONITOR] start asserted
[28328000 ns] [MONITOR] start asserted
[28333000 ns] [MONITOR] start asserted
[28338000 ns] [MONITOR] start asserted
[28343000 ns] [MONITOR] start asserted
[28348000 ns] [MONITOR] start asserted
[28348000 ns] [MONITOR] Input handshake: data=0x0049 (pixel #944)
[28353000 ns] [MONITOR] start asserted
[28358000 ns] [MONITOR] start asserted
[28363000 ns] [MONITOR] start asserted
[28368000 ns] [MONITOR] start asserted
[28373000 ns] [MONITOR] start asserted
[28378000 ns] [MONITOR] start asserted
[28378000 ns] [MONITOR] Input handshake: data=0xfed6 (pixel #945)
[28383000 ns] [MONITOR] start asserted
[28388000 ns] [MONITOR] start asserted
[28393000 ns] [MONITOR] start asserted
[28398000 ns] [MONITOR] start asserted
[28403000 ns] [MONITOR] start asserted
[28408000 ns] [MONITOR] start asserted
[28408000 ns] [MONITOR] Input handshake: data=0xff01 (pixel #946)
[28413000 ns] [MONITOR] start asserted
[28418000 ns] [MONITOR] start asserted
[28423000 ns] [MONITOR] start asserted
[28428000 ns] [MONITOR] start asserted
[28433000 ns] [MONITOR] start asserted
[28438000 ns] [MONITOR] start asserted
[28438000 ns] [MONITOR] Input handshake: data=0xfd8d (pixel #947)
[28443000 ns] [MONITOR] start asserted
[28448000 ns] [MONITOR] start asserted
[28453000 ns] [MONITOR] start asserted
[28458000 ns] [MONITOR] start asserted
[28463000 ns] [MONITOR] start asserted
[28468000 ns] [MONITOR] start asserted
[28468000 ns] [MONITOR] Input handshake: data=0xfff0 (pixel #948)
[28473000 ns] [MONITOR] start asserted
[28478000 ns] [MONITOR] start asserted
[28483000 ns] [MONITOR] start asserted
[28488000 ns] [MONITOR] start asserted
[28493000 ns] [MONITOR] start asserted
[28498000 ns] [MONITOR] start asserted
[28498000 ns] [MONITOR] Input handshake: data=0x0257 (pixel #949)
[28503000 ns] [MONITOR] start asserted
[28508000 ns] [MONITOR] start asserted
[28513000 ns] [MONITOR] start asserted
[28518000 ns] [MONITOR] start asserted
[28523000 ns] [MONITOR] start asserted
[28528000 ns] [MONITOR] start asserted
[28528000 ns] [MONITOR] Input handshake: data=0x037d (pixel #950)
[28533000 ns] [MONITOR] start asserted
[28538000 ns] [MONITOR] start asserted
[28543000 ns] [MONITOR] start asserted
[28548000 ns] [MONITOR] start asserted
[28553000 ns] [MONITOR] start asserted
[28558000 ns] [MONITOR] start asserted
[28558000 ns] [MONITOR] Input handshake: data=0x01eb (pixel #951)
[28563000 ns] [MONITOR] start asserted
[28568000 ns] [MONITOR] start asserted
[28573000 ns] [MONITOR] start asserted
[28578000 ns] [MONITOR] start asserted
[28583000 ns] [MONITOR] start asserted
[28588000 ns] [MONITOR] start asserted
[28588000 ns] [MONITOR] Input handshake: data=0xfdea (pixel #952)
[28593000 ns] [MONITOR] start asserted
[28598000 ns] [MONITOR] start asserted
[28603000 ns] [MONITOR] start asserted
[28608000 ns] [MONITOR] start asserted
[28613000 ns] [MONITOR] start asserted
[28618000 ns] [MONITOR] start asserted
[28618000 ns] [MONITOR] Input handshake: data=0xff16 (pixel #953)
[28623000 ns] [MONITOR] start asserted
[28628000 ns] [MONITOR] start asserted
[28633000 ns] [MONITOR] start asserted
[28638000 ns] [MONITOR] start asserted
[28643000 ns] [MONITOR] start asserted
[28648000 ns] [MONITOR] start asserted
[28648000 ns] [MONITOR] Input handshake: data=0xfd9c (pixel #954)
[28653000 ns] [MONITOR] start asserted
[28658000 ns] [MONITOR] start asserted
[28663000 ns] [MONITOR] start asserted
[28668000 ns] [MONITOR] start asserted
[28673000 ns] [MONITOR] start asserted
[28678000 ns] [MONITOR] start asserted
[28678000 ns] [MONITOR] Input handshake: data=0xfcc5 (pixel #955)
[28683000 ns] [MONITOR] start asserted
[28688000 ns] [MONITOR] start asserted
[28693000 ns] [MONITOR] start asserted
[28698000 ns] [MONITOR] start asserted
[28703000 ns] [MONITOR] start asserted
[28708000 ns] [MONITOR] start asserted
[28708000 ns] [MONITOR] Input handshake: data=0x00bf (pixel #956)
[28713000 ns] [MONITOR] start asserted
[28718000 ns] [MONITOR] start asserted
[28723000 ns] [MONITOR] start asserted
[28728000 ns] [MONITOR] start asserted
[28733000 ns] [MONITOR] start asserted
[28738000 ns] [MONITOR] start asserted
[28738000 ns] [MONITOR] Input handshake: data=0x02a5 (pixel #957)
[28743000 ns] [MONITOR] start asserted
[28748000 ns] [MONITOR] start asserted
[28753000 ns] [MONITOR] start asserted
[28758000 ns] [MONITOR] start asserted
[28763000 ns] [MONITOR] start asserted
[28768000 ns] [MONITOR] start asserted
[28768000 ns] [MONITOR] Input handshake: data=0x00f8 (pixel #958)
[28773000 ns] [MONITOR] start asserted
[28778000 ns] [MONITOR] start asserted
[28783000 ns] [MONITOR] start asserted
[28788000 ns] [MONITOR] start asserted
[28793000 ns] [MONITOR] start asserted
[28798000 ns] [MONITOR] start asserted
[28798000 ns] [MONITOR] Input handshake: data=0xff27 (pixel #959)
[28803000 ns] [MONITOR] start asserted
[28808000 ns] [MONITOR] start asserted
[28813000 ns] [MONITOR] start asserted
[28818000 ns] [MONITOR] start asserted
[28823000 ns] [MONITOR] start asserted
[28828000 ns] [MONITOR] start asserted
[28828000 ns] [MONITOR] Input handshake: data=0xff8a (pixel #960)
[28833000 ns] [MONITOR] start asserted
[28838000 ns] [MONITOR] start asserted
[28843000 ns] [MONITOR] start asserted
[28848000 ns] [MONITOR] start asserted
[28853000 ns] [MONITOR] start asserted
[28858000 ns] [MONITOR] start asserted
[28858000 ns] [MONITOR] Input handshake: data=0x00fc (pixel #961)
[28863000 ns] [MONITOR] start asserted
[28868000 ns] [MONITOR] start asserted
[28873000 ns] [MONITOR] start asserted
[28878000 ns] [MONITOR] start asserted
[28883000 ns] [MONITOR] start asserted
[28888000 ns] [MONITOR] start asserted
[28888000 ns] [MONITOR] Input handshake: data=0x016a (pixel #962)
[28893000 ns] [MONITOR] start asserted
[28898000 ns] [MONITOR] start asserted
[28903000 ns] [MONITOR] start asserted
[28908000 ns] [MONITOR] start asserted
[28913000 ns] [MONITOR] start asserted
[28918000 ns] [MONITOR] start asserted
[28918000 ns] [MONITOR] Input handshake: data=0xffb9 (pixel #963)
[28923000 ns] [MONITOR] start asserted
[28928000 ns] [MONITOR] start asserted
[28933000 ns] [MONITOR] start asserted
[28938000 ns] [MONITOR] start asserted
[28943000 ns] [MONITOR] start asserted
[28948000 ns] [MONITOR] start asserted
[28948000 ns] [MONITOR] Input handshake: data=0xff4d (pixel #964)
[28953000 ns] [MONITOR] start asserted
[28958000 ns] [MONITOR] start asserted
[28963000 ns] [MONITOR] start asserted
[28968000 ns] [MONITOR] start asserted
[28973000 ns] [MONITOR] start asserted
[28978000 ns] [MONITOR] start asserted
[28978000 ns] [MONITOR] Input handshake: data=0xff6f (pixel #965)
[28983000 ns] [MONITOR] start asserted
[28988000 ns] [MONITOR] start asserted
[28993000 ns] [MONITOR] start asserted
[28998000 ns] [MONITOR] start asserted
[29003000 ns] [MONITOR] start asserted
[29008000 ns] [MONITOR] start asserted
[29008000 ns] [MONITOR] Input handshake: data=0x003c (pixel #966)
[29013000 ns] [MONITOR] start asserted
[29018000 ns] [MONITOR] start asserted
[29023000 ns] [MONITOR] start asserted
[29028000 ns] [MONITOR] start asserted
[29033000 ns] [MONITOR] start asserted
[29038000 ns] [MONITOR] start asserted
[29038000 ns] [MONITOR] Input handshake: data=0x0175 (pixel #967)
[29043000 ns] [MONITOR] start asserted
[29048000 ns] [MONITOR] start asserted
[29053000 ns] [MONITOR] start asserted
[29058000 ns] [MONITOR] start asserted
[29063000 ns] [MONITOR] start asserted
[29068000 ns] [MONITOR] start asserted
[29068000 ns] [MONITOR] Input handshake: data=0xfe94 (pixel #968)
[29073000 ns] [MONITOR] start asserted
[29078000 ns] [MONITOR] start asserted
[29083000 ns] [MONITOR] start asserted
[29088000 ns] [MONITOR] start asserted
[29093000 ns] [MONITOR] start asserted
[29098000 ns] [MONITOR] start asserted
[29098000 ns] [MONITOR] Input handshake: data=0xff15 (pixel #969)
[29103000 ns] [MONITOR] start asserted
[29108000 ns] [MONITOR] start asserted
[29113000 ns] [MONITOR] start asserted
[29118000 ns] [MONITOR] start asserted
[29123000 ns] [MONITOR] start asserted
[29128000 ns] [MONITOR] start asserted
[29128000 ns] [MONITOR] Input handshake: data=0x002d (pixel #970)
[29133000 ns] [MONITOR] start asserted
[29138000 ns] [MONITOR] start asserted
[29143000 ns] [MONITOR] start asserted
[29148000 ns] [MONITOR] start asserted
[29153000 ns] [MONITOR] start asserted
[29158000 ns] [MONITOR] start asserted
[29158000 ns] [MONITOR] Input handshake: data=0xff72 (pixel #971)
[29163000 ns] [MONITOR] start asserted
[29168000 ns] [MONITOR] start asserted
[29173000 ns] [MONITOR] start asserted
[29178000 ns] [MONITOR] start asserted
[29183000 ns] [MONITOR] start asserted
[29188000 ns] [MONITOR] start asserted
[29188000 ns] [MONITOR] Input handshake: data=0x008f (pixel #972)
[29193000 ns] [MONITOR] start asserted
[29198000 ns] [MONITOR] start asserted
[29203000 ns] [MONITOR] start asserted
[29208000 ns] [MONITOR] start asserted
[29213000 ns] [MONITOR] start asserted
[29218000 ns] [MONITOR] start asserted
[29218000 ns] [MONITOR] Input handshake: data=0x003c (pixel #973)
[29223000 ns] [MONITOR] start asserted
[29228000 ns] [MONITOR] start asserted
[29233000 ns] [MONITOR] start asserted
[29238000 ns] [MONITOR] start asserted
[29243000 ns] [MONITOR] start asserted
[29248000 ns] [MONITOR] start asserted
[29248000 ns] [MONITOR] Input handshake: data=0xffb5 (pixel #974)
[29253000 ns] [MONITOR] start asserted
[29258000 ns] [MONITOR] start asserted
[29263000 ns] [MONITOR] start asserted
[29268000 ns] [MONITOR] start asserted
[29273000 ns] [MONITOR] start asserted
[29278000 ns] [MONITOR] start asserted
[29278000 ns] [MONITOR] Input handshake: data=0x01b2 (pixel #975)
[29283000 ns] [MONITOR] start asserted
[29288000 ns] [MONITOR] start asserted
[29293000 ns] [MONITOR] start asserted
[29298000 ns] [MONITOR] start asserted
[29303000 ns] [MONITOR] start asserted
[29308000 ns] [MONITOR] start asserted
[29308000 ns] [MONITOR] Input handshake: data=0x01e4 (pixel #976)
[29313000 ns] [MONITOR] start asserted
[29318000 ns] [MONITOR] start asserted
[29323000 ns] [MONITOR] start asserted
[29328000 ns] [MONITOR] start asserted
[29333000 ns] [MONITOR] start asserted
[29338000 ns] [MONITOR] start asserted
[29338000 ns] [MONITOR] Input handshake: data=0x003d (pixel #977)
[29343000 ns] [MONITOR] start asserted
[29348000 ns] [MONITOR] start asserted
[29353000 ns] [MONITOR] start asserted
[29358000 ns] [MONITOR] start asserted
[29363000 ns] [MONITOR] start asserted
[29368000 ns] [MONITOR] start asserted
[29368000 ns] [MONITOR] Input handshake: data=0xfe8c (pixel #978)
[29373000 ns] [MONITOR] start asserted
[29378000 ns] [MONITOR] start asserted
[29383000 ns] [MONITOR] start asserted
[29388000 ns] [MONITOR] start asserted
[29393000 ns] [MONITOR] start asserted
[29398000 ns] [MONITOR] start asserted
[29398000 ns] [MONITOR] Input handshake: data=0xfde7 (pixel #979)
[29403000 ns] [MONITOR] start asserted
[29408000 ns] [MONITOR] start asserted
[29413000 ns] [MONITOR] start asserted
[29418000 ns] [MONITOR] start asserted
[29423000 ns] [MONITOR] start asserted
[29428000 ns] [MONITOR] start asserted
[29428000 ns] [MONITOR] Input handshake: data=0xfc26 (pixel #980)
[29433000 ns] [MONITOR] start asserted
[29438000 ns] [MONITOR] start asserted
[29443000 ns] [MONITOR] start asserted
[29448000 ns] [MONITOR] start asserted
[29453000 ns] [MONITOR] start asserted
[29458000 ns] [MONITOR] start asserted
[29458000 ns] [MONITOR] Input handshake: data=0xfead (pixel #981)
[29463000 ns] [MONITOR] start asserted
[29468000 ns] [MONITOR] start asserted
[29473000 ns] [MONITOR] start asserted
[29478000 ns] [MONITOR] start asserted
[29483000 ns] [MONITOR] start asserted
[29488000 ns] [MONITOR] start asserted
[29488000 ns] [MONITOR] Input handshake: data=0x03a9 (pixel #982)
[29493000 ns] [MONITOR] start asserted
[29498000 ns] [MONITOR] start asserted
[29503000 ns] [MONITOR] start asserted
[29508000 ns] [MONITOR] start asserted
[29513000 ns] [MONITOR] start asserted
[29518000 ns] [MONITOR] start asserted
[29518000 ns] [MONITOR] Input handshake: data=0x02e6 (pixel #983)
[29523000 ns] [MONITOR] start asserted
[29528000 ns] [MONITOR] start asserted
[29533000 ns] [MONITOR] start asserted
[29538000 ns] [MONITOR] start asserted
[29543000 ns] [MONITOR] start asserted
[29548000 ns] [MONITOR] start asserted
[29548000 ns] [MONITOR] Input handshake: data=0x0133 (pixel #984)
[29553000 ns] [MONITOR] start asserted
[29558000 ns] [MONITOR] start asserted
[29563000 ns] [MONITOR] start asserted
[29568000 ns] [MONITOR] start asserted
[29573000 ns] [MONITOR] start asserted
[29578000 ns] [MONITOR] start asserted
[29578000 ns] [MONITOR] Input handshake: data=0x0093 (pixel #985)
[29583000 ns] [MONITOR] start asserted
[29588000 ns] [MONITOR] start asserted
[29593000 ns] [MONITOR] start asserted
[29598000 ns] [MONITOR] start asserted
[29603000 ns] [MONITOR] start asserted
[29608000 ns] [MONITOR] start asserted
[29608000 ns] [MONITOR] Input handshake: data=0xfe63 (pixel #986)
[29613000 ns] [MONITOR] start asserted
[29618000 ns] [MONITOR] start asserted
[29623000 ns] [MONITOR] start asserted
[29628000 ns] [MONITOR] start asserted
[29633000 ns] [MONITOR] start asserted
[29638000 ns] [MONITOR] start asserted
[29638000 ns] [MONITOR] Input handshake: data=0xfeb2 (pixel #987)
[29643000 ns] [MONITOR] start asserted
[29648000 ns] [MONITOR] start asserted
[29653000 ns] [MONITOR] start asserted
[29658000 ns] [MONITOR] start asserted
[29663000 ns] [MONITOR] start asserted
[29668000 ns] [MONITOR] start asserted
[29668000 ns] [MONITOR] Input handshake: data=0xfe61 (pixel #988)
[29673000 ns] [MONITOR] start asserted
[29678000 ns] [MONITOR] start asserted
[29683000 ns] [MONITOR] start asserted
[29688000 ns] [MONITOR] start asserted
[29693000 ns] [MONITOR] start asserted
[29698000 ns] [MONITOR] start asserted
[29698000 ns] [MONITOR] Input handshake: data=0xffba (pixel #989)
[29703000 ns] [MONITOR] start asserted
[29708000 ns] [MONITOR] start asserted
[29713000 ns] [MONITOR] start asserted
[29718000 ns] [MONITOR] start asserted
[29723000 ns] [MONITOR] start asserted
[29728000 ns] [MONITOR] start asserted
[29728000 ns] [MONITOR] Input handshake: data=0x02a9 (pixel #990)
[29733000 ns] [MONITOR] start asserted
[29738000 ns] [MONITOR] start asserted
[29743000 ns] [MONITOR] start asserted
[29748000 ns] [MONITOR] start asserted
[29753000 ns] [MONITOR] start asserted
[29758000 ns] [MONITOR] start asserted
[29758000 ns] [MONITOR] Input handshake: data=0xffee (pixel #991)
[29763000 ns] [MONITOR] start asserted
[29768000 ns] [MONITOR] start asserted
[29773000 ns] [MONITOR] start asserted
[29778000 ns] [MONITOR] start asserted
[29783000 ns] [MONITOR] start asserted
[29788000 ns] [MONITOR] start asserted
[29788000 ns] [MONITOR] Input handshake: data=0xff48 (pixel #992)
[29793000 ns] [MONITOR] start asserted
[29798000 ns] [MONITOR] start asserted
[29803000 ns] [MONITOR] start asserted
[29808000 ns] [MONITOR] start asserted
[29813000 ns] [MONITOR] start asserted
[29818000 ns] [MONITOR] start asserted
[29818000 ns] [MONITOR] Input handshake: data=0x0140 (pixel #993)
[29823000 ns] [MONITOR] start asserted
[29828000 ns] [MONITOR] start asserted
[29833000 ns] [MONITOR] start asserted
[29838000 ns] [MONITOR] start asserted
[29843000 ns] [MONITOR] start asserted
[29848000 ns] [MONITOR] start asserted
[29848000 ns] [MONITOR] Input handshake: data=0x00b7 (pixel #994)
[29853000 ns] [MONITOR] start asserted
[29858000 ns] [MONITOR] start asserted
[29863000 ns] [MONITOR] start asserted
[29868000 ns] [MONITOR] start asserted
[29873000 ns] [MONITOR] start asserted
[29878000 ns] [MONITOR] start asserted
[29878000 ns] [MONITOR] Input handshake: data=0x0015 (pixel #995)
[29883000 ns] [MONITOR] start asserted
[29888000 ns] [MONITOR] start asserted
[29893000 ns] [MONITOR] start asserted
[29898000 ns] [MONITOR] start asserted
[29903000 ns] [MONITOR] start asserted
[29908000 ns] [MONITOR] start asserted
[29908000 ns] [MONITOR] Input handshake: data=0xfdbc (pixel #996)
[29913000 ns] [MONITOR] start asserted
[29918000 ns] [MONITOR] start asserted
[29923000 ns] [MONITOR] start asserted
[29928000 ns] [MONITOR] start asserted
[29933000 ns] [MONITOR] start asserted
[29938000 ns] [MONITOR] start asserted
[29938000 ns] [MONITOR] Input handshake: data=0xfeb3 (pixel #997)
[29943000 ns] [MONITOR] start asserted
[29948000 ns] [MONITOR] start asserted
[29953000 ns] [MONITOR] start asserted
[29958000 ns] [MONITOR] start asserted
[29963000 ns] [MONITOR] start asserted
[29968000 ns] [MONITOR] start asserted
[29968000 ns] [MONITOR] Input handshake: data=0x001d (pixel #998)
[29973000 ns] [MONITOR] start asserted
[29978000 ns] [MONITOR] start asserted
[29983000 ns] [MONITOR] start asserted
[29988000 ns] [MONITOR] start asserted
[29993000 ns] [MONITOR] start asserted
[29998000 ns] [MONITOR] start asserted
[29998000 ns] [MONITOR] Input handshake: data=0xffd5 (pixel #999)
[30003000 ns] [MONITOR] start asserted
[30008000 ns] [MONITOR] start asserted
[30013000 ns] [MONITOR] start asserted
[30018000 ns] [MONITOR] start asserted
[30023000 ns] [MONITOR] start asserted
[30028000 ns] [MONITOR] start asserted
[30028000 ns] [MONITOR] Input handshake: data=0x0168 (pixel #1000)
[30033000 ns] [MONITOR] start asserted
[30038000 ns] [MONITOR] start asserted
[30043000 ns] [MONITOR] start asserted
[30048000 ns] [MONITOR] start asserted
[30053000 ns] [MONITOR] start asserted
[30058000 ns] [MONITOR] start asserted
[30058000 ns] [MONITOR] Input handshake: data=0xff97 (pixel #1001)
[30063000 ns] [MONITOR] start asserted
[30068000 ns] [MONITOR] start asserted
[30073000 ns] [MONITOR] start asserted
[30078000 ns] [MONITOR] start asserted
[30083000 ns] [MONITOR] start asserted
[30088000 ns] [MONITOR] start asserted
[30088000 ns] [MONITOR] Input handshake: data=0x0036 (pixel #1002)
[30093000 ns] [MONITOR] start asserted
[30098000 ns] [MONITOR] start asserted
[30103000 ns] [MONITOR] start asserted
[30108000 ns] [MONITOR] start asserted
[30113000 ns] [MONITOR] start asserted
[30118000 ns] [MONITOR] start asserted
[30118000 ns] [MONITOR] Input handshake: data=0x00e6 (pixel #1003)
[30123000 ns] [MONITOR] start asserted
[30128000 ns] [MONITOR] start asserted
[30133000 ns] [MONITOR] start asserted
[30138000 ns] [MONITOR] start asserted
[30143000 ns] [MONITOR] start asserted
[30148000 ns] [MONITOR] start asserted
[30148000 ns] [MONITOR] Input handshake: data=0xfe1e (pixel #1004)
[30153000 ns] [MONITOR] start asserted
[30158000 ns] [MONITOR] start asserted
[30163000 ns] [MONITOR] start asserted
[30168000 ns] [MONITOR] start asserted
[30173000 ns] [MONITOR] start asserted
[30178000 ns] [MONITOR] start asserted
[30178000 ns] [MONITOR] Input handshake: data=0xff94 (pixel #1005)
[30183000 ns] [MONITOR] start asserted
[30188000 ns] [MONITOR] start asserted
[30193000 ns] [MONITOR] start asserted
[30198000 ns] [MONITOR] start asserted
[30203000 ns] [MONITOR] start asserted
[30208000 ns] [MONITOR] start asserted
[30208000 ns] [MONITOR] Input handshake: data=0x0178 (pixel #1006)
[30213000 ns] [MONITOR] start asserted
[30218000 ns] [MONITOR] start asserted
[30223000 ns] [MONITOR] start asserted
[30228000 ns] [MONITOR] start asserted
[30233000 ns] [MONITOR] start asserted
[30238000 ns] [MONITOR] start asserted
[30238000 ns] [MONITOR] Input handshake: data=0x0105 (pixel #1007)
[30243000 ns] [MONITOR] start asserted
[30248000 ns] [MONITOR] start asserted
[30253000 ns] [MONITOR] start asserted
[30258000 ns] [MONITOR] start asserted
[30263000 ns] [MONITOR] start asserted
[30268000 ns] [MONITOR] start asserted
[30268000 ns] [MONITOR] Input handshake: data=0x0147 (pixel #1008)
[30273000 ns] [MONITOR] start asserted
[30278000 ns] [MONITOR] start asserted
[30283000 ns] [MONITOR] start asserted
[30288000 ns] [MONITOR] start asserted
[30293000 ns] [MONITOR] start asserted
[30298000 ns] [MONITOR] start asserted
[30298000 ns] [MONITOR] Input handshake: data=0x00b5 (pixel #1009)
[30303000 ns] [MONITOR] start asserted
[30308000 ns] [MONITOR] start asserted
[30313000 ns] [MONITOR] start asserted
[30318000 ns] [MONITOR] start asserted
[30323000 ns] [MONITOR] start asserted
[30328000 ns] [MONITOR] start asserted
[30328000 ns] [MONITOR] Input handshake: data=0xff0e (pixel #1010)
[30333000 ns] [MONITOR] start asserted
[30338000 ns] [MONITOR] start asserted
[30343000 ns] [MONITOR] start asserted
[30348000 ns] [MONITOR] start asserted
[30353000 ns] [MONITOR] start asserted
[30358000 ns] [MONITOR] start asserted
[30358000 ns] [MONITOR] Input handshake: data=0xfcc6 (pixel #1011)
[30363000 ns] [MONITOR] start asserted
[30368000 ns] [MONITOR] start asserted
[30373000 ns] [MONITOR] start asserted
[30378000 ns] [MONITOR] start asserted
[30383000 ns] [MONITOR] start asserted
[30388000 ns] [MONITOR] start asserted
[30388000 ns] [MONITOR] Input handshake: data=0xfed7 (pixel #1012)
[30393000 ns] [MONITOR] start asserted
[30398000 ns] [MONITOR] start asserted
[30403000 ns] [MONITOR] start asserted
[30408000 ns] [MONITOR] start asserted
[30413000 ns] [MONITOR] start asserted
[30418000 ns] [MONITOR] start asserted
[30418000 ns] [MONITOR] Input handshake: data=0x02c6 (pixel #1013)
[30423000 ns] [MONITOR] start asserted
[30428000 ns] [MONITOR] start asserted
[30433000 ns] [MONITOR] start asserted
[30438000 ns] [MONITOR] start asserted
[30443000 ns] [MONITOR] start asserted
[30448000 ns] [MONITOR] start asserted
[30448000 ns] [MONITOR] Input handshake: data=0x00a9 (pixel #1014)
[30453000 ns] [MONITOR] start asserted
[30458000 ns] [MONITOR] start asserted
[30463000 ns] [MONITOR] start asserted
[30468000 ns] [MONITOR] start asserted
[30473000 ns] [MONITOR] start asserted
[30478000 ns] [MONITOR] start asserted
[30478000 ns] [MONITOR] Input handshake: data=0xffd7 (pixel #1015)
[30483000 ns] [MONITOR] start asserted
[30488000 ns] [MONITOR] start asserted
[30493000 ns] [MONITOR] start asserted
[30498000 ns] [MONITOR] start asserted
[30503000 ns] [MONITOR] start asserted
[30508000 ns] [MONITOR] start asserted
[30508000 ns] [MONITOR] Input handshake: data=0x0221 (pixel #1016)
[30513000 ns] [MONITOR] start asserted
[30518000 ns] [MONITOR] start asserted
[30523000 ns] [MONITOR] start asserted
[30528000 ns] [MONITOR] start asserted
[30533000 ns] [MONITOR] start asserted
[30538000 ns] [MONITOR] start asserted
[30538000 ns] [MONITOR] Input handshake: data=0x0057 (pixel #1017)
[30543000 ns] [MONITOR] start asserted
[30548000 ns] [MONITOR] start asserted
[30553000 ns] [MONITOR] start asserted
[30558000 ns] [MONITOR] start asserted
[30563000 ns] [MONITOR] start asserted
[30568000 ns] [MONITOR] start asserted
[30568000 ns] [MONITOR] Input handshake: data=0xfee0 (pixel #1018)
[30573000 ns] [MONITOR] start asserted
[30578000 ns] [MONITOR] start asserted
[30583000 ns] [MONITOR] start asserted
[30588000 ns] [MONITOR] start asserted
[30593000 ns] [MONITOR] start asserted
[30598000 ns] [MONITOR] start asserted
[30598000 ns] [MONITOR] Input handshake: data=0xff01 (pixel #1019)
[30603000 ns] [MONITOR] start asserted
[30608000 ns] [MONITOR] start asserted
[30613000 ns] [MONITOR] start asserted
[30618000 ns] [MONITOR] start asserted
[30623000 ns] [MONITOR] start asserted
[30628000 ns] [MONITOR] start asserted
[30628000 ns] [MONITOR] Input handshake: data=0xfe82 (pixel #1020)
[30633000 ns] [MONITOR] start asserted
[30638000 ns] [MONITOR] start asserted
[30643000 ns] [MONITOR] start asserted
[30648000 ns] [MONITOR] start asserted
[30653000 ns] [MONITOR] start asserted
[30658000 ns] [MONITOR] start asserted
[30658000 ns] [MONITOR] Input handshake: data=0x008a (pixel #1021)
[30663000 ns] [MONITOR] start asserted
[30668000 ns] [MONITOR] start asserted
[30673000 ns] [MONITOR] start asserted
[30678000 ns] [MONITOR] start asserted
[30683000 ns] [MONITOR] start asserted
[30688000 ns] [MONITOR] start asserted
[30688000 ns] [MONITOR] Input handshake: data=0x0216 (pixel #1022)
[30693000 ns] [MONITOR] start asserted
[30698000 ns] [MONITOR] start asserted
[30703000 ns] [MONITOR] start asserted
[30708000 ns] [MONITOR] start asserted
[30713000 ns] [MONITOR] start asserted
[30718000 ns] [MONITOR] start asserted
[30718000 ns] [MONITOR] Input handshake: data=0x0082 (pixel #1023)
[30723000 ns] [MONITOR] start asserted
[30728000 ns] [MONITOR] start asserted
[30733000 ns] [MONITOR] start asserted
[30738000 ns] [MONITOR] start asserted
[30743000 ns] [MONITOR] start asserted
[30748000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30748000 ns] [MONITOR] start asserted
[30748000 ns] [MONITOR] Input handshake: data=0x0082 (pixel #1024)
[30753000 ns] All 1024 pixels transmitted

[30753000 ns] ========== COMPUTATION PHASE ==========
[30753000 ns] Waiting for output or done signal...
[30753000 ns] [MONITOR] start asserted
[30758000 ns] [MONITOR] start asserted
[30763000 ns] [MONITOR] start asserted
[30768000 ns] [MONITOR] start asserted
[30773000 ns] [MONITOR] start asserted
[30778000 ns] [MONITOR] start asserted
[30783000 ns] [MONITOR] start asserted
[30788000 ns] [MONITOR] start asserted
[30793000 ns] [MONITOR] start asserted
[30798000 ns] [MONITOR] start asserted
[30803000 ns] [MONITOR] start asserted
[30808000 ns] [MONITOR] start asserted
[30813000 ns] [MONITOR] start asserted
[30818000 ns] [MONITOR] start asserted
[30823000 ns] [MONITOR] start asserted
[30828000 ns] [MONITOR] start asserted
[30833000 ns] [MONITOR] start asserted
[30833000 ns] [MONITOR] ap_ready: 0 -> 1
[30838000 ns] [MONITOR] start asserted
[30838000 ns] [MONITOR] ap_ready: 1 -> 0
[30843000 ns] [MONITOR] start asserted
[30848000 ns] [MONITOR] start asserted
[30853000 ns] [MONITOR] start asserted
[30858000 ns] [MONITOR] start asserted
[30863000 ns] [MONITOR] start asserted
[30868000 ns] [MONITOR] start asserted
[30873000 ns] [MONITOR] start asserted
[30878000 ns] [MONITOR] start asserted
[30883000 ns] [MONITOR] start asserted
[30888000 ns] [MONITOR] start asserted
[30893000 ns] [MONITOR] start asserted
[30898000 ns] [MONITOR] start asserted
[30903000 ns] [MONITOR] start asserted
[30908000 ns] [MONITOR] start asserted
[30913000 ns] [MONITOR] start asserted
[30918000 ns] [MONITOR] start asserted
[30923000 ns] [MONITOR] start asserted
[30928000 ns] [MONITOR] start asserted
[30933000 ns] [MONITOR] start asserted
[30938000 ns] [MONITOR] start asserted
[30943000 ns] [MONITOR] start asserted
[30948000 ns] [MONITOR] start asserted
[30953000 ns] [MONITOR] start asserted
[30958000 ns] [MONITOR] start asserted
[30963000 ns] [MONITOR] start asserted
[30968000 ns] [MONITOR] start asserted
[30973000 ns] [MONITOR] start asserted
[30978000 ns] [MONITOR] start asserted
[30983000 ns] [MONITOR] start asserted
[30988000 ns] [MONITOR] start asserted
[30993000 ns] [MONITOR] start asserted
[30998000 ns] [MONITOR] start asserted
[31003000 ns] [MONITOR] start asserted
[31008000 ns] [MONITOR] start asserted
[31013000 ns] [MONITOR] start asserted
[31018000 ns] [MONITOR] start asserted
[31023000 ns] [MONITOR] start asserted
[31028000 ns] [MONITOR] start asserted
[31033000 ns] [MONITOR] start asserted
[31038000 ns] [MONITOR] start asserted
[31043000 ns] [MONITOR] start asserted
[31048000 ns] [MONITOR] start asserted
[31053000 ns] [MONITOR] start asserted
[31058000 ns] [MONITOR] start asserted
[31063000 ns] [MONITOR] start asserted
[31068000 ns] [MONITOR] start asserted
[31073000 ns] [MONITOR] start asserted
[31078000 ns] [MONITOR] start asserted
[31083000 ns] [MONITOR] start asserted
[31088000 ns] [MONITOR] start asserted
[31093000 ns] [MONITOR] start asserted
[31098000 ns] [MONITOR] start asserted
[31103000 ns] [MONITOR] start asserted
[31108000 ns] [MONITOR] start asserted
[31113000 ns] [MONITOR] start asserted
[31118000 ns] [MONITOR] start asserted
[31123000 ns] [MONITOR] start asserted
[31128000 ns] [MONITOR] start asserted
[31133000 ns] [MONITOR] start asserted
[31138000 ns] [MONITOR] start asserted
[31143000 ns] [MONITOR] start asserted
[31148000 ns] [MONITOR] start asserted
[31153000 ns] [MONITOR] start asserted
[31158000 ns] [MONITOR] start asserted
[31163000 ns] [MONITOR] start asserted
[31168000 ns] [MONITOR] start asserted
[31173000 ns] [MONITOR] start asserted
[31178000 ns] [MONITOR] start asserted
[31183000 ns] [MONITOR] start asserted
[31188000 ns] [MONITOR] start asserted
[31193000 ns] [MONITOR] start asserted
[31198000 ns] [MONITOR] start asserted
[31203000 ns] [MONITOR] start asserted
[31208000 ns] [MONITOR] start asserted
[31213000 ns] [MONITOR] start asserted
[31218000 ns] [MONITOR] start asserted
[31223000 ns] [MONITOR] start asserted
[31228000 ns] [MONITOR] start asserted
[31233000 ns] [MONITOR] start asserted
[31238000 ns] [MONITOR] start asserted
[31243000 ns] [MONITOR] start asserted
[31248000 ns] [MONITOR] start asserted
[31253000 ns] [MONITOR] start asserted
[31258000 ns] [MONITOR] start asserted
[31263000 ns] [MONITOR] start asserted
[31268000 ns] [MONITOR] start asserted
[31273000 ns] [MONITOR] start asserted
[31278000 ns] [MONITOR] start asserted
[31283000 ns] [MONITOR] start asserted
[31288000 ns] [MONITOR] start asserted
[31293000 ns] [MONITOR] start asserted
[31298000 ns] [MONITOR] start asserted
[31303000 ns] [MONITOR] start asserted
[31308000 ns] [MONITOR] start asserted
[31313000 ns] [MONITOR] start asserted
[31318000 ns] [MONITOR] start asserted
[31323000 ns] [MONITOR] start asserted
[31328000 ns] [MONITOR] start asserted
[31333000 ns] [MONITOR] start asserted
[31338000 ns] [MONITOR] start asserted
[31343000 ns] [MONITOR] start asserted
[31348000 ns] [MONITOR] start asserted
[31353000 ns] [MONITOR] start asserted
[31358000 ns] [MONITOR] start asserted
[31363000 ns] [MONITOR] start asserted
[31368000 ns] [MONITOR] start asserted
[31373000 ns] [MONITOR] start asserted
[31378000 ns] [MONITOR] start asserted
[31383000 ns] [MONITOR] start asserted
[31388000 ns] [MONITOR] start asserted
[31393000 ns] [MONITOR] start asserted
[31398000 ns] [MONITOR] start asserted
[31403000 ns] [MONITOR] start asserted
[31408000 ns] [MONITOR] start asserted
[31413000 ns] [MONITOR] start asserted
[31418000 ns] [MONITOR] start asserted
[31423000 ns] [MONITOR] start asserted
[31428000 ns] [MONITOR] start asserted
[31433000 ns] [MONITOR] start asserted
[31438000 ns] [MONITOR] start asserted
[31443000 ns] [MONITOR] start asserted
[31448000 ns] [MONITOR] start asserted
[31453000 ns] [MONITOR] start asserted
[31458000 ns] [MONITOR] start asserted
[31463000 ns] [MONITOR] start asserted
[31468000 ns] [MONITOR] start asserted
[31473000 ns] [MONITOR] start asserted
[31478000 ns] [MONITOR] start asserted
[31483000 ns] [MONITOR] start asserted
[31488000 ns] [MONITOR] start asserted
[31493000 ns] [MONITOR] start asserted
[31498000 ns] [MONITOR] start asserted
[31503000 ns] [MONITOR] start asserted
[31508000 ns] [MONITOR] start asserted
[31513000 ns] [MONITOR] start asserted
[31518000 ns] [MONITOR] start asserted
[31523000 ns] [MONITOR] start asserted
[31528000 ns] [MONITOR] start asserted
[31533000 ns] [MONITOR] start asserted
[31538000 ns] [MONITOR] start asserted
[31543000 ns] [MONITOR] start asserted
[31548000 ns] [MONITOR] start asserted
[31553000 ns] [MONITOR] start asserted
[31558000 ns] [MONITOR] start asserted
[31563000 ns] [MONITOR] start asserted
[31568000 ns] [MONITOR] start asserted
[31573000 ns] [MONITOR] start asserted
[31578000 ns] [MONITOR] start asserted
[31583000 ns] [MONITOR] start asserted
[31588000 ns] [MONITOR] start asserted
[31593000 ns] [MONITOR] start asserted
[31598000 ns] [MONITOR] start asserted
[31603000 ns] [MONITOR] start asserted
[31608000 ns] [MONITOR] start asserted
[31613000 ns] [MONITOR] start asserted
[31618000 ns] [MONITOR] start asserted
[31623000 ns] [MONITOR] start asserted
[31628000 ns] [MONITOR] start asserted
[31633000 ns] [MONITOR] start asserted
[31638000 ns] [MONITOR] start asserted
[31643000 ns] [MONITOR] start asserted
[31648000 ns] [MONITOR] start asserted
[31653000 ns] [MONITOR] start asserted
[31658000 ns] [MONITOR] start asserted
[31663000 ns] [MONITOR] start asserted
[31668000 ns] [MONITOR] start asserted
[31673000 ns] [MONITOR] start asserted
[31678000 ns] [MONITOR] start asserted
[31683000 ns] [MONITOR] start asserted
[31688000 ns] [MONITOR] start asserted
[31693000 ns] [MONITOR] start asserted
[31698000 ns] [MONITOR] start asserted
[31703000 ns] [MONITOR] start asserted
[31708000 ns] [MONITOR] start asserted
[31713000 ns] [MONITOR] start asserted
[31718000 ns] [MONITOR] start asserted
[31723000 ns] [MONITOR] start asserted
[31728000 ns] [MONITOR] start asserted
[31733000 ns] [MONITOR] start asserted
[31738000 ns] [MONITOR] start asserted
[31743000 ns] [MONITOR] start asserted
[31748000 ns] [MONITOR] start asserted
[31753000 ns] Waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[31753000 ns] [MONITOR] start asserted
[31758000 ns] [MONITOR] start asserted
[31763000 ns] [MONITOR] start asserted
[31768000 ns] [MONITOR] start asserted
[31773000 ns] [MONITOR] start asserted
[31778000 ns] [MONITOR] start asserted
[31783000 ns] [MONITOR] start asserted
[31788000 ns] [MONITOR] start asserted
[31793000 ns] [MONITOR] start asserted
[31798000 ns] [MONITOR] start asserted
[31803000 ns] [MONITOR] start asserted
[31808000 ns] [MONITOR] start asserted
[31813000 ns] [MONITOR] start asserted
[31818000 ns] [MONITOR] start asserted
[31823000 ns] [MONITOR] start asserted
[31828000 ns] [MONITOR] start asserted
[31833000 ns] [MONITOR] start asserted
[31838000 ns] [MONITOR] start asserted
[31843000 ns] [MONITOR] start asserted
[31848000 ns] [MONITOR] start asserted
[31853000 ns] [MONITOR] start asserted
[31858000 ns] [MONITOR] start asserted
[31863000 ns] [MONITOR] start asserted
[31868000 ns] [MONITOR] start asserted
[31873000 ns] [MONITOR] start asserted
[31878000 ns] [MONITOR] start asserted
[31883000 ns] [MONITOR] start asserted
[31888000 ns] [MONITOR] start asserted
[31893000 ns] [MONITOR] start asserted
[31898000 ns] [MONITOR] start asserted
[31903000 ns] [MONITOR] start asserted
[31908000 ns] [MONITOR] start asserted
[31913000 ns] [MONITOR] start asserted
[31918000 ns] [MONITOR] start asserted
[31923000 ns] [MONITOR] start asserted
[31928000 ns] [MONITOR] start asserted
[31933000 ns] [MONITOR] start asserted
[31938000 ns] [MONITOR] start asserted
[31943000 ns] [MONITOR] start asserted
[31948000 ns] [MONITOR] start asserted
[31953000 ns] [MONITOR] start asserted
[31958000 ns] [MONITOR] start asserted
[31963000 ns] [MONITOR] start asserted
[31968000 ns] [MONITOR] start asserted
[31973000 ns] [MONITOR] start asserted
[31978000 ns] [MONITOR] start asserted
[31983000 ns] [MONITOR] start asserted
[31988000 ns] [MONITOR] start asserted
[31993000 ns] [MONITOR] start asserted
[31998000 ns] [MONITOR] start asserted
[32003000 ns] [MONITOR] start asserted
[32008000 ns] [MONITOR] start asserted
[32013000 ns] [MONITOR] start asserted
[32018000 ns] [MONITOR] start asserted
[32023000 ns] [MONITOR] start asserted
[32028000 ns] [MONITOR] start asserted
[32033000 ns] [MONITOR] start asserted
[32038000 ns] [MONITOR] start asserted
[32043000 ns] [MONITOR] start asserted
[32048000 ns] [MONITOR] start asserted
[32053000 ns] [MONITOR] start asserted
[32058000 ns] [MONITOR] start asserted
[32063000 ns] [MONITOR] start asserted
[32068000 ns] [MONITOR] start asserted
[32073000 ns] [MONITOR] start asserted
[32078000 ns] [MONITOR] start asserted
[32083000 ns] [MONITOR] start asserted
[32088000 ns] [MONITOR] start asserted
[32093000 ns] [MONITOR] start asserted
[32098000 ns] [MONITOR] start asserted
[32103000 ns] [MONITOR] start asserted
[32108000 ns] [MONITOR] start asserted
[32113000 ns] [MONITOR] start asserted
[32118000 ns] [MONITOR] start asserted
[32123000 ns] [MONITOR] start asserted
[32128000 ns] [MONITOR] start asserted
[32133000 ns] [MONITOR] start asserted
[32138000 ns] [MONITOR] start asserted
[32143000 ns] [MONITOR] start asserted
[32148000 ns] [MONITOR] start asserted
[32153000 ns] [MONITOR] start asserted
[32158000 ns] [MONITOR] start asserted
[32163000 ns] [MONITOR] start asserted
[32168000 ns] [MONITOR] start asserted
[32173000 ns] [MONITOR] start asserted
[32178000 ns] [MONITOR] start asserted
[32183000 ns] [MONITOR] start asserted
[32188000 ns] [MONITOR] start asserted
[32193000 ns] [MONITOR] start asserted
[32198000 ns] [MONITOR] start asserted
[32203000 ns] [MONITOR] start asserted
[32208000 ns] [MONITOR] start asserted
[32213000 ns] [MONITOR] start asserted
[32218000 ns] [MONITOR] start asserted
[32223000 ns] [MONITOR] start asserted
[32228000 ns] [MONITOR] start asserted
[32233000 ns] [MONITOR] start asserted
[32238000 ns] [MONITOR] start asserted
[32243000 ns] [MONITOR] start asserted
[32248000 ns] [MONITOR] start asserted
[32253000 ns] [MONITOR] start asserted
[32258000 ns] [MONITOR] start asserted
[32263000 ns] [MONITOR] start asserted
[32268000 ns] [MONITOR] start asserted
[32273000 ns] [MONITOR] start asserted
[32278000 ns] [MONITOR] start asserted
[32283000 ns] [MONITOR] start asserted
[32288000 ns] [MONITOR] start asserted
[32293000 ns] [MONITOR] start asserted
[32298000 ns] [MONITOR] start asserted
[32303000 ns] [MONITOR] start asserted
[32308000 ns] [MONITOR] start asserted
[32313000 ns] [MONITOR] start asserted
[32318000 ns] [MONITOR] start asserted
[32323000 ns] [MONITOR] start asserted
[32328000 ns] [MONITOR] start asserted
[32333000 ns] [MONITOR] start asserted
[32338000 ns] [MONITOR] start asserted
[32343000 ns] [MONITOR] start asserted
[32348000 ns] [MONITOR] start asserted
[32353000 ns] [MONITOR] start asserted
[32358000 ns] [MONITOR] start asserted
[32363000 ns] [MONITOR] start asserted
[32368000 ns] [MONITOR] start asserted
[32373000 ns] [MONITOR] start asserted
[32378000 ns] [MONITOR] start asserted
[32383000 ns] [MONITOR] start asserted
[32388000 ns] [MONITOR] start asserted
[32393000 ns] [MONITOR] start asserted
[32398000 ns] [MONITOR] start asserted
[32403000 ns] [MONITOR] start asserted
[32408000 ns] [MONITOR] start asserted
[32413000 ns] [MONITOR] start asserted
[32418000 ns] [MONITOR] start asserted
[32423000 ns] [MONITOR] start asserted
[32428000 ns] [MONITOR] start asserted
[32433000 ns] [MONITOR] start asserted
[32438000 ns] [MONITOR] start asserted
[32443000 ns] [MONITOR] start asserted
[32448000 ns] [MONITOR] start asserted
[32453000 ns] [MONITOR] start asserted
[32458000 ns] [MONITOR] start asserted
[32463000 ns] [MONITOR] start asserted
[32468000 ns] [MONITOR] start asserted
[32473000 ns] [MONITOR] start asserted
[32478000 ns] [MONITOR] start asserted
[32483000 ns] [MONITOR] start asserted
[32488000 ns] [MONITOR] start asserted
[32493000 ns] [MONITOR] start asserted
[32498000 ns] [MONITOR] start asserted
[32503000 ns] [MONITOR] start asserted
[32508000 ns] [MONITOR] start asserted
[32513000 ns] [MONITOR] start asserted
[32518000 ns] [MONITOR] start asserted
[32523000 ns] [MONITOR] start asserted
[32528000 ns] [MONITOR] start asserted
[32533000 ns] [MONITOR] start asserted
[32538000 ns] [MONITOR] start asserted
[32543000 ns] [MONITOR] start asserted
[32548000 ns] [MONITOR] start asserted
[32553000 ns] [MONITOR] start asserted
[32558000 ns] [MONITOR] start asserted
[32563000 ns] [MONITOR] start asserted
[32568000 ns] [MONITOR] start asserted
[32573000 ns] [MONITOR] start asserted
[32578000 ns] [MONITOR] start asserted
[32583000 ns] [MONITOR] start asserted
[32588000 ns] [MONITOR] start asserted
[32593000 ns] [MONITOR] start asserted
[32598000 ns] [MONITOR] start asserted
[32603000 ns] [MONITOR] start asserted
[32608000 ns] [MONITOR] start asserted
[32613000 ns] [MONITOR] start asserted
[32618000 ns] [MONITOR] start asserted
[32623000 ns] [MONITOR] start asserted
[32628000 ns] [MONITOR] start asserted
[32633000 ns] [MONITOR] start asserted
[32638000 ns] [MONITOR] start asserted
[32643000 ns] [MONITOR] start asserted
[32648000 ns] [MONITOR] start asserted
[32653000 ns] [MONITOR] start asserted
[32658000 ns] [MONITOR] start asserted
[32663000 ns] [MONITOR] start asserted
[32668000 ns] [MONITOR] start asserted
[32673000 ns] [MONITOR] start asserted
[32678000 ns] [MONITOR] start asserted
[32683000 ns] [MONITOR] start asserted
[32688000 ns] [MONITOR] start asserted
[32693000 ns] [MONITOR] start asserted
[32698000 ns] [MONITOR] start asserted
[32703000 ns] [MONITOR] start asserted
[32708000 ns] [MONITOR] start asserted
[32713000 ns] [MONITOR] start asserted
[32718000 ns] [MONITOR] start asserted
[32723000 ns] [MONITOR] start asserted
[32728000 ns] [MONITOR] start asserted
[32733000 ns] [MONITOR] start asserted
[32738000 ns] [MONITOR] start asserted
[32743000 ns] [MONITOR] start asserted
[32748000 ns] [MONITOR] start asserted
[32753000 ns] Waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[32753000 ns] [MONITOR] start asserted
[32758000 ns] [MONITOR] start asserted
[32763000 ns] [MONITOR] start asserted
[32768000 ns] [MONITOR] start asserted
[32773000 ns] [MONITOR] start asserted
[32778000 ns] [MONITOR] start asserted
[32783000 ns] [MONITOR] start asserted
[32788000 ns] [MONITOR] start asserted
[32793000 ns] [MONITOR] start asserted
[32798000 ns] [MONITOR] start asserted
[32803000 ns] [MONITOR] start asserted
[32808000 ns] [MONITOR] start asserted
[32813000 ns] [MONITOR] start asserted
[32818000 ns] [MONITOR] start asserted
[32823000 ns] [MONITOR] start asserted
[32828000 ns] [MONITOR] start asserted
[32833000 ns] [MONITOR] start asserted
[32838000 ns] [MONITOR] start asserted
[32843000 ns] [MONITOR] start asserted
[32848000 ns] [MONITOR] start asserted
[32853000 ns] [MONITOR] start asserted
[32858000 ns] [MONITOR] start asserted
[32863000 ns] [MONITOR] start asserted
[32868000 ns] [MONITOR] start asserted
[32873000 ns] [MONITOR] start asserted
[32878000 ns] [MONITOR] start asserted
[32883000 ns] [MONITOR] start asserted
[32888000 ns] [MONITOR] start asserted
[32893000 ns] [MONITOR] start asserted
[32898000 ns] [MONITOR] start asserted
[32903000 ns] [MONITOR] start asserted
[32908000 ns] [MONITOR] start asserted
[32913000 ns] [MONITOR] start asserted
[32918000 ns] [MONITOR] start asserted
[32923000 ns] [MONITOR] start asserted
[32928000 ns] [MONITOR] start asserted
[32933000 ns] [MONITOR] start asserted
[32938000 ns] [MONITOR] start asserted
[32943000 ns] [MONITOR] start asserted
[32948000 ns] [MONITOR] start asserted
[32953000 ns] [MONITOR] start asserted
[32958000 ns] [MONITOR] start asserted
[32963000 ns] [MONITOR] start asserted
[32968000 ns] [MONITOR] start asserted
[32973000 ns] [MONITOR] start asserted
[32978000 ns] [MONITOR] start asserted
[32983000 ns] [MONITOR] start asserted
[32988000 ns] [MONITOR] start asserted
[32993000 ns] [MONITOR] start asserted
[32998000 ns] [MONITOR] start asserted
[33003000 ns] [MONITOR] start asserted
[33008000 ns] [MONITOR] start asserted
[33013000 ns] [MONITOR] start asserted
[33018000 ns] [MONITOR] start asserted
[33023000 ns] [MONITOR] start asserted
[33028000 ns] [MONITOR] start asserted
[33033000 ns] [MONITOR] start asserted
[33038000 ns] [MONITOR] start asserted
[33043000 ns] [MONITOR] start asserted
[33048000 ns] [MONITOR] start asserted
[33053000 ns] [MONITOR] start asserted
[33058000 ns] [MONITOR] start asserted
[33063000 ns] [MONITOR] start asserted
[33068000 ns] [MONITOR] start asserted
[33073000 ns] [MONITOR] start asserted
[33078000 ns] [MONITOR] start asserted
[33083000 ns] [MONITOR] start asserted
[33088000 ns] [MONITOR] start asserted
[33093000 ns] [MONITOR] start asserted
[33098000 ns] [MONITOR] start asserted
[33103000 ns] [MONITOR] start asserted
[33108000 ns] [MONITOR] start asserted
[33113000 ns] [MONITOR] start asserted
[33118000 ns] [MONITOR] start asserted
[33123000 ns] [MONITOR] start asserted
[33128000 ns] [MONITOR] start asserted
[33133000 ns] [MONITOR] start asserted
[33138000 ns] [MONITOR] start asserted
[33143000 ns] [MONITOR] start asserted
[33148000 ns] [MONITOR] start asserted
[33153000 ns] [MONITOR] start asserted
[33158000 ns] [MONITOR] start asserted
[33163000 ns] [MONITOR] start asserted
[33168000 ns] [MONITOR] start asserted
[33173000 ns] [MONITOR] start asserted
[33178000 ns] [MONITOR] start asserted
[33183000 ns] [MONITOR] start asserted
[33188000 ns] [MONITOR] start asserted
[33193000 ns] [MONITOR] start asserted
[33198000 ns] [MONITOR] start asserted
[33203000 ns] [MONITOR] start asserted
[33208000 ns] [MONITOR] start asserted
[33213000 ns] [MONITOR] start asserted
[33218000 ns] [MONITOR] start asserted
[33223000 ns] [MONITOR] start asserted
[33228000 ns] [MONITOR] start asserted
[33233000 ns] [MONITOR] start asserted
[33238000 ns] [MONITOR] start asserted
[33243000 ns] [MONITOR] start asserted
[33248000 ns] [MONITOR] start asserted
[33253000 ns] [MONITOR] start asserted
[33258000 ns] [MONITOR] start asserted
[33263000 ns] [MONITOR] start asserted
[33268000 ns] [MONITOR] start asserted
[33273000 ns] [MONITOR] start asserted
[33278000 ns] [MONITOR] start asserted
[33283000 ns] [MONITOR] start asserted
[33288000 ns] [MONITOR] start asserted
[33293000 ns] [MONITOR] start asserted
[33298000 ns] [MONITOR] start asserted
[33303000 ns] [MONITOR] start asserted
[33308000 ns] [MONITOR] start asserted
[33313000 ns] [MONITOR] start asserted
[33318000 ns] [MONITOR] start asserted
[33323000 ns] [MONITOR] start asserted
[33328000 ns] [MONITOR] start asserted
[33333000 ns] [MONITOR] start asserted
[33338000 ns] [MONITOR] start asserted
[33343000 ns] [MONITOR] start asserted
[33348000 ns] [MONITOR] start asserted
[33353000 ns] [MONITOR] start asserted
[33358000 ns] [MONITOR] start asserted
[33363000 ns] [MONITOR] start asserted
[33368000 ns] [MONITOR] start asserted
[33373000 ns] [MONITOR] start asserted
[33378000 ns] [MONITOR] start asserted
[33383000 ns] [MONITOR] start asserted
[33388000 ns] [MONITOR] start asserted
[33393000 ns] [MONITOR] start asserted
[33398000 ns] [MONITOR] start asserted
[33403000 ns] [MONITOR] start asserted
[33408000 ns] [MONITOR] start asserted
[33413000 ns] [MONITOR] start asserted
[33418000 ns] [MONITOR] start asserted
[33423000 ns] [MONITOR] start asserted
[33428000 ns] [MONITOR] start asserted
[33433000 ns] [MONITOR] start asserted
[33438000 ns] [MONITOR] start asserted
[33443000 ns] [MONITOR] start asserted
[33448000 ns] [MONITOR] start asserted
[33453000 ns] [MONITOR] start asserted
[33458000 ns] [MONITOR] start asserted
[33463000 ns] [MONITOR] start asserted
[33468000 ns] [MONITOR] start asserted
[33473000 ns] [MONITOR] start asserted
[33478000 ns] [MONITOR] start asserted
[33483000 ns] [MONITOR] start asserted
[33488000 ns] [MONITOR] start asserted
[33493000 ns] [MONITOR] start asserted
[33498000 ns] [MONITOR] start asserted
[33503000 ns] [MONITOR] start asserted
[33508000 ns] [MONITOR] start asserted
[33513000 ns] [MONITOR] start asserted
[33518000 ns] [MONITOR] start asserted
[33523000 ns] [MONITOR] start asserted
[33528000 ns] [MONITOR] start asserted
[33533000 ns] [MONITOR] start asserted
[33538000 ns] [MONITOR] start asserted
[33543000 ns] [MONITOR] start asserted
[33548000 ns] [MONITOR] start asserted
[33553000 ns] [MONITOR] start asserted
[33558000 ns] [MONITOR] start asserted
[33563000 ns] [MONITOR] start asserted
[33568000 ns] [MONITOR] start asserted
[33573000 ns] [MONITOR] start asserted
[33578000 ns] [MONITOR] start asserted
[33583000 ns] [MONITOR] start asserted
[33588000 ns] [MONITOR] start asserted
[33593000 ns] [MONITOR] start asserted
[33598000 ns] [MONITOR] start asserted
[33603000 ns] [MONITOR] start asserted
[33608000 ns] [MONITOR] start asserted
[33613000 ns] [MONITOR] start asserted
[33618000 ns] [MONITOR] start asserted
[33623000 ns] [MONITOR] start asserted
[33628000 ns] [MONITOR] start asserted
[33633000 ns] [MONITOR] start asserted
[33638000 ns] [MONITOR] start asserted
[33643000 ns] [MONITOR] start asserted
[33648000 ns] [MONITOR] start asserted
[33653000 ns] [MONITOR] start asserted
[33658000 ns] [MONITOR] start asserted
[33663000 ns] [MONITOR] start asserted
[33668000 ns] [MONITOR] start asserted
[33673000 ns] [MONITOR] start asserted
[33678000 ns] [MONITOR] start asserted
[33683000 ns] [MONITOR] start asserted
[33688000 ns] [MONITOR] start asserted
[33693000 ns] [MONITOR] start asserted
[33698000 ns] [MONITOR] start asserted
[33703000 ns] [MONITOR] start asserted
[33708000 ns] [MONITOR] start asserted
[33713000 ns] [MONITOR] start asserted
[33718000 ns] [MONITOR] start asserted
[33723000 ns] [MONITOR] start asserted
[33728000 ns] [MONITOR] start asserted
[33733000 ns] [MONITOR] start asserted
[33738000 ns] [MONITOR] start asserted
[33743000 ns] [MONITOR] start asserted
[33748000 ns] [MONITOR] start asserted
[33753000 ns] Waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[33753000 ns] [MONITOR] start asserted
[33758000 ns] [MONITOR] start asserted
[33763000 ns] [MONITOR] start asserted
[33768000 ns] [MONITOR] start asserted
[33773000 ns] [MONITOR] start asserted
[33778000 ns] [MONITOR] start asserted
[33783000 ns] [MONITOR] start asserted
[33788000 ns] [MONITOR] start asserted
[33793000 ns] [MONITOR] start asserted
[33798000 ns] [MONITOR] start asserted
[33803000 ns] [MONITOR] start asserted
[33808000 ns] [MONITOR] start asserted
[33813000 ns] [MONITOR] start asserted
[33818000 ns] [MONITOR] start asserted
[33823000 ns] [MONITOR] start asserted
[33828000 ns] [MONITOR] start asserted
[33833000 ns] [MONITOR] start asserted
[33838000 ns] [MONITOR] start asserted
[33843000 ns] [MONITOR] start asserted
[33848000 ns] [MONITOR] start asserted
[33853000 ns] [MONITOR] start asserted
[33858000 ns] [MONITOR] start asserted
[33863000 ns] [MONITOR] start asserted
[33868000 ns] [MONITOR] start asserted
[33873000 ns] [MONITOR] start asserted
[33878000 ns] [MONITOR] start asserted
[33883000 ns] [MONITOR] start asserted
[33888000 ns] [MONITOR] start asserted
[33893000 ns] [MONITOR] start asserted
[33898000 ns] [MONITOR] start asserted
[33903000 ns] [MONITOR] start asserted
[33908000 ns] [MONITOR] start asserted
[33913000 ns] [MONITOR] start asserted
[33918000 ns] [MONITOR] start asserted
[33923000 ns] [MONITOR] start asserted
[33928000 ns] [MONITOR] start asserted
[33933000 ns] [MONITOR] start asserted
[33938000 ns] [MONITOR] start asserted
[33943000 ns] [MONITOR] start asserted
[33948000 ns] [MONITOR] start asserted
[33953000 ns] [MONITOR] start asserted
[33958000 ns] [MONITOR] start asserted
[33963000 ns] [MONITOR] start asserted
[33968000 ns] [MONITOR] start asserted
[33973000 ns] [MONITOR] start asserted
[33978000 ns] [MONITOR] start asserted
[33983000 ns] [MONITOR] start asserted
[33988000 ns] [MONITOR] start asserted
[33993000 ns] [MONITOR] start asserted
[33998000 ns] [MONITOR] start asserted
[34003000 ns] [MONITOR] start asserted
[34008000 ns] [MONITOR] start asserted
[34013000 ns] [MONITOR] start asserted
[34018000 ns] [MONITOR] start asserted
[34023000 ns] [MONITOR] start asserted
[34028000 ns] [MONITOR] start asserted
[34033000 ns] [MONITOR] start asserted
[34038000 ns] [MONITOR] start asserted
[34043000 ns] [MONITOR] start asserted
[34048000 ns] [MONITOR] start asserted
[34053000 ns] [MONITOR] start asserted
[34058000 ns] [MONITOR] start asserted
[34063000 ns] [MONITOR] start asserted
[34068000 ns] [MONITOR] start asserted
[34073000 ns] [MONITOR] start asserted
[34078000 ns] [MONITOR] start asserted
[34083000 ns] [MONITOR] start asserted
[34088000 ns] [MONITOR] start asserted
[34093000 ns] [MONITOR] start asserted
[34098000 ns] [MONITOR] start asserted
[34103000 ns] [MONITOR] start asserted
[34108000 ns] [MONITOR] start asserted
[34113000 ns] [MONITOR] start asserted
[34118000 ns] [MONITOR] start asserted
[34123000 ns] [MONITOR] start asserted
[34128000 ns] [MONITOR] start asserted
[34133000 ns] [MONITOR] start asserted
[34138000 ns] [MONITOR] start asserted
[34143000 ns] [MONITOR] start asserted
[34148000 ns] [MONITOR] start asserted
[34153000 ns] [MONITOR] start asserted
[34158000 ns] [MONITOR] start asserted
[34163000 ns] [MONITOR] start asserted
[34168000 ns] [MONITOR] start asserted
[34173000 ns] [MONITOR] start asserted
[34178000 ns] [MONITOR] start asserted
[34183000 ns] [MONITOR] start asserted
[34188000 ns] [MONITOR] start asserted
[34193000 ns] [MONITOR] start asserted
[34198000 ns] [MONITOR] start asserted
[34203000 ns] [MONITOR] start asserted
[34208000 ns] [MONITOR] start asserted
[34213000 ns] [MONITOR] start asserted
[34218000 ns] [MONITOR] start asserted
[34223000 ns] [MONITOR] start asserted
[34228000 ns] [MONITOR] start asserted
[34233000 ns] [MONITOR] start asserted
[34238000 ns] [MONITOR] start asserted
[34243000 ns] [MONITOR] start asserted
[34248000 ns] [MONITOR] start asserted
[34253000 ns] [MONITOR] start asserted
[34258000 ns] [MONITOR] start asserted
[34263000 ns] [MONITOR] start asserted
[34268000 ns] [MONITOR] start asserted
[34273000 ns] [MONITOR] start asserted
[34278000 ns] [MONITOR] start asserted
[34283000 ns] [MONITOR] start asserted
[34288000 ns] [MONITOR] start asserted
[34293000 ns] [MONITOR] start asserted
[34298000 ns] [MONITOR] start asserted
[34303000 ns] [MONITOR] start asserted
[34308000 ns] [MONITOR] start asserted
[34313000 ns] [MONITOR] start asserted
[34318000 ns] [MONITOR] start asserted
[34323000 ns] [MONITOR] start asserted
[34328000 ns] [MONITOR] start asserted
[34333000 ns] [MONITOR] start asserted
[34338000 ns] [MONITOR] start asserted
[34343000 ns] [MONITOR] start asserted
[34348000 ns] [MONITOR] start asserted
[34353000 ns] [MONITOR] start asserted
[34358000 ns] [MONITOR] start asserted
[34363000 ns] [MONITOR] start asserted
[34368000 ns] [MONITOR] start asserted
[34373000 ns] [MONITOR] start asserted
[34378000 ns] [MONITOR] start asserted
[34383000 ns] [MONITOR] start asserted
[34388000 ns] [MONITOR] start asserted
[34393000 ns] [MONITOR] start asserted
[34398000 ns] [MONITOR] start asserted
[34403000 ns] [MONITOR] start asserted
[34408000 ns] [MONITOR] start asserted
[34413000 ns] [MONITOR] start asserted
[34418000 ns] [MONITOR] start asserted
[34423000 ns] [MONITOR] start asserted
[34428000 ns] [MONITOR] start asserted
[34433000 ns] [MONITOR] start asserted
[34438000 ns] [MONITOR] start asserted
[34443000 ns] [MONITOR] start asserted
[34448000 ns] [MONITOR] start asserted
[34453000 ns] [MONITOR] start asserted
[34458000 ns] [MONITOR] start asserted
[34463000 ns] [MONITOR] start asserted
[34468000 ns] [MONITOR] start asserted
[34473000 ns] [MONITOR] start asserted
[34478000 ns] [MONITOR] start asserted
[34483000 ns] [MONITOR] start asserted
[34488000 ns] [MONITOR] start asserted
[34493000 ns] [MONITOR] start asserted
[34498000 ns] [MONITOR] start asserted
[34503000 ns] [MONITOR] start asserted
[34508000 ns] [MONITOR] start asserted
[34513000 ns] [MONITOR] start asserted
[34518000 ns] [MONITOR] start asserted
[34523000 ns] [MONITOR] start asserted
[34528000 ns] [MONITOR] start asserted
[34533000 ns] [MONITOR] start asserted
[34538000 ns] [MONITOR] start asserted
[34543000 ns] [MONITOR] start asserted
[34548000 ns] [MONITOR] start asserted
[34553000 ns] [MONITOR] start asserted
[34558000 ns] [MONITOR] start asserted
[34563000 ns] [MONITOR] start asserted
[34568000 ns] [MONITOR] start asserted
[34573000 ns] [MONITOR] start asserted
[34578000 ns] [MONITOR] start asserted
[34583000 ns] [MONITOR] start asserted
[34588000 ns] [MONITOR] start asserted
[34593000 ns] [MONITOR] start asserted
[34598000 ns] [MONITOR] start asserted
[34603000 ns] [MONITOR] start asserted
[34608000 ns] [MONITOR] start asserted
[34613000 ns] [MONITOR] start asserted
[34618000 ns] [MONITOR] start asserted
[34623000 ns] [MONITOR] start asserted
[34628000 ns] [MONITOR] start asserted
[34633000 ns] [MONITOR] start asserted
[34638000 ns] [MONITOR] start asserted
[34643000 ns] [MONITOR] start asserted
[34648000 ns] [MONITOR] start asserted
[34653000 ns] [MONITOR] start asserted
[34658000 ns] [MONITOR] start asserted
[34663000 ns] [MONITOR] start asserted
[34668000 ns] [MONITOR] start asserted
[34673000 ns] [MONITOR] start asserted
[34678000 ns] [MONITOR] start asserted
[34683000 ns] [MONITOR] start asserted
[34688000 ns] [MONITOR] start asserted
[34693000 ns] [MONITOR] start asserted
[34698000 ns] [MONITOR] start asserted
[34703000 ns] [MONITOR] start asserted
[34708000 ns] [MONITOR] start asserted
[34713000 ns] [MONITOR] start asserted
[34718000 ns] [MONITOR] start asserted
[34723000 ns] [MONITOR] start asserted
[34728000 ns] [MONITOR] start asserted
[34733000 ns] [MONITOR] start asserted
[34738000 ns] [MONITOR] start asserted
[34743000 ns] [MONITOR] start asserted
[34748000 ns] [MONITOR] start asserted
[34753000 ns] Waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[34753000 ns] [MONITOR] start asserted
[34758000 ns] [MONITOR] start asserted
[34763000 ns] [MONITOR] start asserted
[34768000 ns] [MONITOR] start asserted
[34773000 ns] [MONITOR] start asserted
[34778000 ns] [MONITOR] start asserted
[34783000 ns] [MONITOR] start asserted
[34788000 ns] [MONITOR] start asserted
[34793000 ns] [MONITOR] start asserted
[34798000 ns] [MONITOR] start asserted
[34803000 ns] [MONITOR] start asserted
[34808000 ns] [MONITOR] start asserted
[34813000 ns] [MONITOR] start asserted
[34818000 ns] [MONITOR] start asserted
[34823000 ns] [MONITOR] start asserted
[34828000 ns] [MONITOR] start asserted
[34833000 ns] [MONITOR] start asserted
[34838000 ns] [MONITOR] start asserted
[34843000 ns] [MONITOR] start asserted
[34848000 ns] [MONITOR] start asserted
[34853000 ns] [MONITOR] start asserted
[34858000 ns] [MONITOR] start asserted
[34863000 ns] [MONITOR] start asserted
[34868000 ns] [MONITOR] start asserted
[34873000 ns] [MONITOR] start asserted
[34878000 ns] [MONITOR] start asserted
[34883000 ns] [MONITOR] start asserted
[34888000 ns] [MONITOR] start asserted
[34893000 ns] [MONITOR] start asserted
[34898000 ns] [MONITOR] start asserted
[34903000 ns] [MONITOR] start asserted
[34908000 ns] [MONITOR] start asserted
[34913000 ns] [MONITOR] start asserted
[34918000 ns] [MONITOR] start asserted
[34923000 ns] [MONITOR] start asserted
[34928000 ns] [MONITOR] start asserted
[34933000 ns] [MONITOR] start asserted
[34938000 ns] [MONITOR] start asserted
[34943000 ns] [MONITOR] start asserted
[34948000 ns] [MONITOR] start asserted
[34953000 ns] [MONITOR] start asserted
[34958000 ns] [MONITOR] start asserted
[34963000 ns] [MONITOR] start asserted
[34968000 ns] [MONITOR] start asserted
[34973000 ns] [MONITOR] start asserted
[34978000 ns] [MONITOR] start asserted
[34983000 ns] [MONITOR] start asserted
[34988000 ns] [MONITOR] start asserted
[34993000 ns] [MONITOR] start asserted
[34998000 ns] [MONITOR] start asserted
[35003000 ns] [MONITOR] start asserted
[35008000 ns] [MONITOR] start asserted
[35013000 ns] [MONITOR] start asserted
[35018000 ns] [MONITOR] start asserted
[35023000 ns] [MONITOR] start asserted
[35028000 ns] [MONITOR] start asserted
[35033000 ns] [MONITOR] start asserted
[35038000 ns] [MONITOR] start asserted
[35043000 ns] [MONITOR] start asserted
[35048000 ns] [MONITOR] start asserted
[35053000 ns] [MONITOR] start asserted
[35058000 ns] [MONITOR] start asserted
[35063000 ns] [MONITOR] start asserted
[35068000 ns] [MONITOR] start asserted
[35073000 ns] [MONITOR] start asserted
[35078000 ns] [MONITOR] start asserted
[35083000 ns] [MONITOR] start asserted
[35088000 ns] [MONITOR] start asserted
[35093000 ns] [MONITOR] start asserted
[35098000 ns] [MONITOR] start asserted
[35103000 ns] [MONITOR] start asserted
[35108000 ns] [MONITOR] start asserted
[35113000 ns] [MONITOR] start asserted
[35118000 ns] [MONITOR] start asserted
[35123000 ns] [MONITOR] start asserted
[35128000 ns] [MONITOR] start asserted
[35133000 ns] [MONITOR] start asserted
[35138000 ns] [MONITOR] start asserted
[35143000 ns] [MONITOR] start asserted
[35148000 ns] [MONITOR] start asserted
[35153000 ns] [MONITOR] start asserted
[35158000 ns] [MONITOR] start asserted
[35163000 ns] [MONITOR] start asserted
[35168000 ns] [MONITOR] start asserted
[35173000 ns] [MONITOR] start asserted
[35178000 ns] [MONITOR] start asserted
[35183000 ns] [MONITOR] start asserted
[35188000 ns] [MONITOR] start asserted
[35193000 ns] [MONITOR] start asserted
[35198000 ns] [MONITOR] start asserted
[35203000 ns] [MONITOR] start asserted
[35208000 ns] [MONITOR] start asserted
[35213000 ns] [MONITOR] start asserted
[35218000 ns] [MONITOR] start asserted
[35223000 ns] [MONITOR] start asserted
[35228000 ns] [MONITOR] start asserted
[35233000 ns] [MONITOR] start asserted
[35238000 ns] [MONITOR] start asserted
[35243000 ns] [MONITOR] start asserted
[35248000 ns] [MONITOR] start asserted
[35253000 ns] [MONITOR] start asserted
[35258000 ns] [MONITOR] start asserted
[35263000 ns] [MONITOR] start asserted
[35268000 ns] [MONITOR] start asserted
[35273000 ns] [MONITOR] start asserted
[35278000 ns] [MONITOR] start asserted
[35283000 ns] [MONITOR] start asserted
[35288000 ns] [MONITOR] start asserted
[35293000 ns] [MONITOR] start asserted
[35298000 ns] [MONITOR] start asserted
[35303000 ns] [MONITOR] start asserted
[35308000 ns] [MONITOR] start asserted
[35313000 ns] [MONITOR] start asserted
[35318000 ns] [MONITOR] start asserted
[35323000 ns] [MONITOR] start asserted
[35328000 ns] [MONITOR] start asserted
[35333000 ns] [MONITOR] start asserted
[35338000 ns] [MONITOR] start asserted
[35343000 ns] [MONITOR] start asserted
[35348000 ns] [MONITOR] start asserted
[35353000 ns] [MONITOR] start asserted
[35358000 ns] [MONITOR] start asserted
[35363000 ns] [MONITOR] start asserted
[35368000 ns] [MONITOR] start asserted
[35373000 ns] [MONITOR] start asserted
[35378000 ns] [MONITOR] start asserted
[35383000 ns] [MONITOR] start asserted
[35388000 ns] [MONITOR] start asserted
[35393000 ns] [MONITOR] start asserted
[35398000 ns] [MONITOR] start asserted
[35403000 ns] [MONITOR] start asserted
[35408000 ns] [MONITOR] start asserted
[35413000 ns] [MONITOR] start asserted
[35418000 ns] [MONITOR] start asserted
[35423000 ns] [MONITOR] start asserted
[35428000 ns] [MONITOR] start asserted
[35433000 ns] [MONITOR] start asserted
[35438000 ns] [MONITOR] start asserted
[35443000 ns] [MONITOR] start asserted
[35448000 ns] [MONITOR] start asserted
[35453000 ns] [MONITOR] start asserted
[35458000 ns] [MONITOR] start asserted
[35463000 ns] [MONITOR] start asserted
[35468000 ns] [MONITOR] start asserted
[35473000 ns] [MONITOR] start asserted
[35478000 ns] [MONITOR] start asserted
[35483000 ns] [MONITOR] start asserted
[35488000 ns] [MONITOR] start asserted
[35493000 ns] [MONITOR] start asserted
[35498000 ns] [MONITOR] start asserted
[35503000 ns] [MONITOR] start asserted
[35508000 ns] [MONITOR] start asserted
[35513000 ns] [MONITOR] start asserted
[35518000 ns] [MONITOR] start asserted
[35523000 ns] [MONITOR] start asserted
[35528000 ns] [MONITOR] start asserted
[35533000 ns] [MONITOR] start asserted
[35538000 ns] [MONITOR] start asserted
[35543000 ns] [MONITOR] start asserted
[35548000 ns] [MONITOR] start asserted
[35553000 ns] [MONITOR] start asserted
[35558000 ns] [MONITOR] start asserted
[35563000 ns] [MONITOR] start asserted
[35568000 ns] [MONITOR] start asserted
[35573000 ns] [MONITOR] start asserted
[35578000 ns] [MONITOR] start asserted
[35583000 ns] [MONITOR] start asserted
[35588000 ns] [MONITOR] start asserted
[35593000 ns] [MONITOR] start asserted
[35598000 ns] [MONITOR] start asserted
[35603000 ns] [MONITOR] start asserted
[35608000 ns] [MONITOR] start asserted
[35613000 ns] [MONITOR] start asserted
[35618000 ns] [MONITOR] start asserted
[35623000 ns] [MONITOR] start asserted
[35628000 ns] [MONITOR] start asserted
[35633000 ns] [MONITOR] start asserted
[35638000 ns] [MONITOR] start asserted
[35643000 ns] [MONITOR] start asserted
[35648000 ns] [MONITOR] start asserted
[35653000 ns] [MONITOR] start asserted
[35658000 ns] [MONITOR] start asserted
[35663000 ns] [MONITOR] start asserted
[35668000 ns] [MONITOR] start asserted
[35673000 ns] [MONITOR] start asserted
[35678000 ns] [MONITOR] start asserted
[35683000 ns] [MONITOR] start asserted
[35688000 ns] [MONITOR] start asserted
[35693000 ns] [MONITOR] start asserted
[35698000 ns] [MONITOR] start asserted
[35703000 ns] [MONITOR] start asserted
[35708000 ns] [MONITOR] start asserted
[35713000 ns] [MONITOR] start asserted
[35718000 ns] [MONITOR] start asserted
[35723000 ns] [MONITOR] start asserted
[35728000 ns] [MONITOR] start asserted
[35733000 ns] [MONITOR] start asserted
[35738000 ns] [MONITOR] start asserted
[35743000 ns] [MONITOR] start asserted
[35748000 ns] [MONITOR] start asserted
[35753000 ns] Waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[35753000 ns] [MONITOR] start asserted
[35758000 ns] [MONITOR] start asserted
[35763000 ns] [MONITOR] start asserted
[35768000 ns] [MONITOR] start asserted
[35773000 ns] [MONITOR] start asserted
[35778000 ns] [MONITOR] start asserted
[35783000 ns] [MONITOR] start asserted
[35788000 ns] [MONITOR] start asserted
[35793000 ns] [MONITOR] start asserted
[35798000 ns] [MONITOR] start asserted
[35803000 ns] [MONITOR] start asserted
[35808000 ns] [MONITOR] start asserted
[35813000 ns] [MONITOR] start asserted
[35818000 ns] [MONITOR] start asserted
[35823000 ns] [MONITOR] start asserted
[35828000 ns] [MONITOR] start asserted
[35833000 ns] [MONITOR] start asserted
[35838000 ns] [MONITOR] start asserted
[35843000 ns] [MONITOR] start asserted
[35848000 ns] [MONITOR] start asserted
[35853000 ns] [MONITOR] start asserted
[35858000 ns] [MONITOR] start asserted
[35863000 ns] [MONITOR] start asserted
[35868000 ns] [MONITOR] start asserted
[35873000 ns] [MONITOR] start asserted
[35878000 ns] [MONITOR] start asserted
[35883000 ns] [MONITOR] start asserted
[35888000 ns] [MONITOR] start asserted
[35893000 ns] [MONITOR] start asserted
[35898000 ns] [MONITOR] start asserted
[35903000 ns] [MONITOR] start asserted
[35908000 ns] [MONITOR] start asserted
[35913000 ns] [MONITOR] start asserted
[35918000 ns] [MONITOR] start asserted
[35923000 ns] [MONITOR] start asserted
[35928000 ns] [MONITOR] start asserted
[35933000 ns] [MONITOR] start asserted
[35938000 ns] [MONITOR] start asserted
[35943000 ns] [MONITOR] start asserted
[35948000 ns] [MONITOR] start asserted
[35953000 ns] [MONITOR] start asserted
[35958000 ns] [MONITOR] start asserted
[35963000 ns] [MONITOR] start asserted
[35968000 ns] [MONITOR] start asserted
[35973000 ns] [MONITOR] start asserted
[35978000 ns] [MONITOR] start asserted
[35983000 ns] [MONITOR] start asserted
[35988000 ns] [MONITOR] start asserted
[35993000 ns] [MONITOR] start asserted
[35998000 ns] [MONITOR] start asserted
[36003000 ns] [MONITOR] start asserted
[36008000 ns] [MONITOR] start asserted
[36013000 ns] [MONITOR] start asserted
[36018000 ns] [MONITOR] start asserted
[36023000 ns] [MONITOR] start asserted
[36028000 ns] [MONITOR] start asserted
[36033000 ns] [MONITOR] start asserted
[36038000 ns] [MONITOR] start asserted
[36043000 ns] [MONITOR] start asserted
[36048000 ns] [MONITOR] start asserted
[36053000 ns] [MONITOR] start asserted
[36058000 ns] [MONITOR] start asserted
[36063000 ns] [MONITOR] start asserted
[36068000 ns] [MONITOR] start asserted
[36073000 ns] [MONITOR] start asserted
[36078000 ns] [MONITOR] start asserted
[36083000 ns] [MONITOR] start asserted
[36088000 ns] [MONITOR] start asserted
[36093000 ns] [MONITOR] start asserted
[36098000 ns] [MONITOR] start asserted
[36103000 ns] [MONITOR] start asserted
[36108000 ns] [MONITOR] start asserted
[36113000 ns] [MONITOR] start asserted
[36118000 ns] [MONITOR] start asserted
[36123000 ns] [MONITOR] start asserted
[36128000 ns] [MONITOR] start asserted
[36133000 ns] [MONITOR] start asserted
[36138000 ns] [MONITOR] start asserted
[36143000 ns] [MONITOR] start asserted
[36148000 ns] [MONITOR] start asserted
[36153000 ns] [MONITOR] start asserted
[36158000 ns] [MONITOR] start asserted
[36163000 ns] [MONITOR] start asserted
[36168000 ns] [MONITOR] start asserted
[36173000 ns] [MONITOR] start asserted
[36178000 ns] [MONITOR] start asserted
[36183000 ns] [MONITOR] start asserted
[36188000 ns] [MONITOR] start asserted
[36193000 ns] [MONITOR] start asserted
[36198000 ns] [MONITOR] start asserted
[36203000 ns] [MONITOR] start asserted
[36208000 ns] [MONITOR] start asserted
[36213000 ns] [MONITOR] start asserted
[36218000 ns] [MONITOR] start asserted
[36223000 ns] [MONITOR] start asserted
[36228000 ns] [MONITOR] start asserted
[36233000 ns] [MONITOR] start asserted
[36238000 ns] [MONITOR] start asserted
[36243000 ns] [MONITOR] start asserted
[36248000 ns] [MONITOR] start asserted
[36253000 ns] [MONITOR] start asserted
[36258000 ns] [MONITOR] start asserted
[36263000 ns] [MONITOR] start asserted
[36268000 ns] [MONITOR] start asserted
[36273000 ns] [MONITOR] start asserted
[36278000 ns] [MONITOR] start asserted
[36283000 ns] [MONITOR] start asserted
[36288000 ns] [MONITOR] start asserted
[36293000 ns] [MONITOR] start asserted
[36298000 ns] [MONITOR] start asserted
[36303000 ns] [MONITOR] start asserted
[36308000 ns] [MONITOR] start asserted
[36313000 ns] [MONITOR] start asserted
[36318000 ns] [MONITOR] start asserted
[36323000 ns] [MONITOR] start asserted
[36328000 ns] [MONITOR] start asserted
[36333000 ns] [MONITOR] start asserted
[36338000 ns] [MONITOR] start asserted
[36343000 ns] [MONITOR] start asserted
[36348000 ns] [MONITOR] start asserted
[36353000 ns] [MONITOR] start asserted
[36358000 ns] [MONITOR] start asserted
[36363000 ns] [MONITOR] start asserted
[36368000 ns] [MONITOR] start asserted
[36373000 ns] [MONITOR] start asserted
[36378000 ns] [MONITOR] start asserted
[36383000 ns] [MONITOR] start asserted
[36388000 ns] [MONITOR] start asserted
[36393000 ns] [MONITOR] start asserted
[36398000 ns] [MONITOR] start asserted
[36403000 ns] [MONITOR] start asserted
[36408000 ns] [MONITOR] start asserted
[36413000 ns] [MONITOR] start asserted
[36418000 ns] [MONITOR] start asserted
[36423000 ns] [MONITOR] start asserted
[36428000 ns] [MONITOR] start asserted
[36433000 ns] [MONITOR] start asserted
[36438000 ns] [MONITOR] start asserted
[36443000 ns] [MONITOR] start asserted
[36448000 ns] [MONITOR] start asserted
[36453000 ns] [MONITOR] start asserted
[36458000 ns] [MONITOR] start asserted
[36463000 ns] [MONITOR] start asserted
[36468000 ns] [MONITOR] start asserted
[36473000 ns] [MONITOR] start asserted
[36478000 ns] [MONITOR] start asserted
[36483000 ns] [MONITOR] start asserted
[36488000 ns] [MONITOR] start asserted
[36493000 ns] [MONITOR] start asserted
[36498000 ns] [MONITOR] start asserted
[36503000 ns] [MONITOR] start asserted
[36508000 ns] [MONITOR] start asserted
[36513000 ns] [MONITOR] start asserted
[36518000 ns] [MONITOR] start asserted
[36523000 ns] [MONITOR] start asserted
[36528000 ns] [MONITOR] start asserted
[36533000 ns] [MONITOR] start asserted
[36538000 ns] [MONITOR] start asserted
[36543000 ns] [MONITOR] start asserted
[36548000 ns] [MONITOR] start asserted
[36553000 ns] [MONITOR] start asserted
[36558000 ns] [MONITOR] start asserted
[36563000 ns] [MONITOR] start asserted
[36568000 ns] [MONITOR] start asserted
[36573000 ns] [MONITOR] start asserted
[36578000 ns] [MONITOR] start asserted
[36583000 ns] [MONITOR] start asserted
[36588000 ns] [MONITOR] start asserted
[36593000 ns] [MONITOR] start asserted
[36598000 ns] [MONITOR] start asserted
[36603000 ns] [MONITOR] start asserted
[36608000 ns] [MONITOR] start asserted
[36613000 ns] [MONITOR] start asserted
[36618000 ns] [MONITOR] start asserted
[36623000 ns] [MONITOR] start asserted
[36628000 ns] [MONITOR] start asserted
[36633000 ns] [MONITOR] start asserted
[36638000 ns] [MONITOR] start asserted
[36643000 ns] [MONITOR] start asserted
[36648000 ns] [MONITOR] start asserted
[36653000 ns] [MONITOR] start asserted
[36658000 ns] [MONITOR] start asserted
[36663000 ns] [MONITOR] start asserted
[36668000 ns] [MONITOR] start asserted
[36673000 ns] [MONITOR] start asserted
[36678000 ns] [MONITOR] start asserted
[36683000 ns] [MONITOR] start asserted
[36688000 ns] [MONITOR] start asserted
[36693000 ns] [MONITOR] start asserted
[36698000 ns] [MONITOR] start asserted
[36703000 ns] [MONITOR] start asserted
[36708000 ns] [MONITOR] start asserted
[36713000 ns] [MONITOR] start asserted
[36718000 ns] [MONITOR] start asserted
[36723000 ns] [MONITOR] start asserted
[36728000 ns] [MONITOR] start asserted
[36733000 ns] [MONITOR] start asserted
[36738000 ns] [MONITOR] start asserted
[36743000 ns] [MONITOR] start asserted
[36748000 ns] [MONITOR] start asserted
[36753000 ns] Waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[36753000 ns] [MONITOR] start asserted
[36758000 ns] [MONITOR] start asserted
[36763000 ns] [MONITOR] start asserted
[36768000 ns] [MONITOR] start asserted
[36773000 ns] [MONITOR] start asserted
[36778000 ns] [MONITOR] start asserted
[36783000 ns] [MONITOR] start asserted
[36788000 ns] [MONITOR] start asserted
[36793000 ns] [MONITOR] start asserted
[36798000 ns] [MONITOR] start asserted
[36803000 ns] [MONITOR] start asserted
[36808000 ns] [MONITOR] start asserted
[36813000 ns] [MONITOR] start asserted
[36818000 ns] [MONITOR] start asserted
[36823000 ns] [MONITOR] start asserted
[36828000 ns] [MONITOR] start asserted
[36833000 ns] [MONITOR] start asserted
[36838000 ns] [MONITOR] start asserted
[36843000 ns] [MONITOR] start asserted
[36848000 ns] [MONITOR] start asserted
[36853000 ns] [MONITOR] start asserted
[36858000 ns] [MONITOR] start asserted
[36863000 ns] [MONITOR] start asserted
[36868000 ns] [MONITOR] start asserted
[36873000 ns] [MONITOR] start asserted
[36878000 ns] [MONITOR] start asserted
[36883000 ns] [MONITOR] start asserted
[36888000 ns] [MONITOR] start asserted
[36893000 ns] [MONITOR] start asserted
[36898000 ns] [MONITOR] start asserted
[36903000 ns] [MONITOR] start asserted
[36908000 ns] [MONITOR] start asserted
[36913000 ns] [MONITOR] start asserted
[36918000 ns] [MONITOR] start asserted
[36923000 ns] [MONITOR] start asserted
[36928000 ns] [MONITOR] start asserted
[36933000 ns] [MONITOR] start asserted
[36938000 ns] [MONITOR] start asserted
[36943000 ns] [MONITOR] start asserted
[36948000 ns] [MONITOR] start asserted
[36953000 ns] [MONITOR] start asserted
[36958000 ns] [MONITOR] start asserted
[36963000 ns] [MONITOR] start asserted
[36968000 ns] [MONITOR] start asserted
[36973000 ns] [MONITOR] start asserted
[36978000 ns] [MONITOR] start asserted
[36983000 ns] [MONITOR] start asserted
[36988000 ns] [MONITOR] start asserted
[36993000 ns] [MONITOR] start asserted
[36998000 ns] [MONITOR] start asserted
[37003000 ns] [MONITOR] start asserted
[37008000 ns] [MONITOR] start asserted
[37013000 ns] [MONITOR] start asserted
[37018000 ns] [MONITOR] start asserted
[37023000 ns] [MONITOR] start asserted
[37028000 ns] [MONITOR] start asserted
[37033000 ns] [MONITOR] start asserted
[37038000 ns] [MONITOR] start asserted
[37043000 ns] [MONITOR] start asserted
[37048000 ns] [MONITOR] start asserted
[37053000 ns] [MONITOR] start asserted
[37058000 ns] [MONITOR] start asserted
[37063000 ns] [MONITOR] start asserted
[37068000 ns] [MONITOR] start asserted
[37073000 ns] [MONITOR] start asserted
[37078000 ns] [MONITOR] start asserted
[37083000 ns] [MONITOR] start asserted
[37088000 ns] [MONITOR] start asserted
[37093000 ns] [MONITOR] start asserted
[37098000 ns] [MONITOR] start asserted
[37103000 ns] [MONITOR] start asserted
[37108000 ns] [MONITOR] start asserted
[37113000 ns] [MONITOR] start asserted
[37118000 ns] [MONITOR] start asserted
[37123000 ns] [MONITOR] start asserted
[37128000 ns] [MONITOR] start asserted
[37133000 ns] [MONITOR] start asserted
[37138000 ns] [MONITOR] start asserted
[37143000 ns] [MONITOR] start asserted
[37148000 ns] [MONITOR] start asserted
[37153000 ns] [MONITOR] start asserted
[37158000 ns] [MONITOR] start asserted
[37163000 ns] [MONITOR] start asserted
[37168000 ns] [MONITOR] start asserted
[37173000 ns] [MONITOR] start asserted
[37178000 ns] [MONITOR] start asserted
[37183000 ns] [MONITOR] start asserted
[37188000 ns] [MONITOR] start asserted
[37193000 ns] [MONITOR] start asserted
[37198000 ns] [MONITOR] start asserted
[37203000 ns] [MONITOR] start asserted
[37208000 ns] [MONITOR] start asserted
[37213000 ns] [MONITOR] start asserted
[37218000 ns] [MONITOR] start asserted
[37223000 ns] [MONITOR] start asserted
[37228000 ns] [MONITOR] start asserted
[37233000 ns] [MONITOR] start asserted
[37238000 ns] [MONITOR] start asserted
[37243000 ns] [MONITOR] start asserted
[37248000 ns] [MONITOR] start asserted
[37253000 ns] [MONITOR] start asserted
[37258000 ns] [MONITOR] start asserted
[37263000 ns] [MONITOR] start asserted
[37268000 ns] [MONITOR] start asserted
[37273000 ns] [MONITOR] start asserted
[37278000 ns] [MONITOR] start asserted
[37283000 ns] [MONITOR] start asserted
[37288000 ns] [MONITOR] start asserted
[37293000 ns] [MONITOR] start asserted
[37298000 ns] [MONITOR] start asserted
[37303000 ns] [MONITOR] start asserted
[37308000 ns] [MONITOR] start asserted
[37313000 ns] [MONITOR] start asserted
[37318000 ns] [MONITOR] start asserted
[37323000 ns] [MONITOR] start asserted
[37328000 ns] [MONITOR] start asserted
[37333000 ns] [MONITOR] start asserted
[37338000 ns] [MONITOR] start asserted
[37343000 ns] [MONITOR] start asserted
[37348000 ns] [MONITOR] start asserted
[37353000 ns] [MONITOR] start asserted
[37358000 ns] [MONITOR] start asserted
[37363000 ns] [MONITOR] start asserted
[37368000 ns] [MONITOR] start asserted
[37373000 ns] [MONITOR] start asserted
[37378000 ns] [MONITOR] start asserted
[37383000 ns] [MONITOR] start asserted
[37388000 ns] [MONITOR] start asserted
[37393000 ns] [MONITOR] start asserted
[37398000 ns] [MONITOR] start asserted
[37403000 ns] [MONITOR] start asserted
[37408000 ns] [MONITOR] start asserted
[37413000 ns] [MONITOR] start asserted
[37418000 ns] [MONITOR] start asserted
[37423000 ns] [MONITOR] start asserted
[37428000 ns] [MONITOR] start asserted
[37433000 ns] [MONITOR] start asserted
[37438000 ns] [MONITOR] start asserted
[37443000 ns] [MONITOR] start asserted
[37448000 ns] [MONITOR] start asserted
[37453000 ns] [MONITOR] start asserted
[37458000 ns] [MONITOR] start asserted
[37463000 ns] [MONITOR] start asserted
[37468000 ns] [MONITOR] start asserted
[37473000 ns] [MONITOR] start asserted
[37478000 ns] [MONITOR] start asserted
[37483000 ns] [MONITOR] start asserted
[37488000 ns] [MONITOR] start asserted
[37493000 ns] [MONITOR] start asserted
[37498000 ns] [MONITOR] start asserted
[37503000 ns] [MONITOR] start asserted
[37508000 ns] [MONITOR] start asserted
[37513000 ns] [MONITOR] start asserted
[37518000 ns] [MONITOR] start asserted
[37523000 ns] [MONITOR] start asserted
[37528000 ns] [MONITOR] start asserted
[37533000 ns] [MONITOR] start asserted
[37538000 ns] [MONITOR] start asserted
[37543000 ns] [MONITOR] start asserted
[37548000 ns] [MONITOR] start asserted
[37553000 ns] [MONITOR] start asserted
[37558000 ns] [MONITOR] start asserted
[37563000 ns] [MONITOR] start asserted
[37568000 ns] [MONITOR] start asserted
[37573000 ns] [MONITOR] start asserted
[37578000 ns] [MONITOR] start asserted
[37583000 ns] [MONITOR] start asserted
[37588000 ns] [MONITOR] start asserted
[37593000 ns] [MONITOR] start asserted
[37598000 ns] [MONITOR] start asserted
[37603000 ns] [MONITOR] start asserted
[37608000 ns] [MONITOR] start asserted
[37613000 ns] [MONITOR] start asserted
[37618000 ns] [MONITOR] start asserted
[37623000 ns] [MONITOR] start asserted
[37628000 ns] [MONITOR] start asserted
[37633000 ns] [MONITOR] start asserted
[37638000 ns] [MONITOR] start asserted
[37643000 ns] [MONITOR] start asserted
[37648000 ns] [MONITOR] start asserted
[37653000 ns] [MONITOR] start asserted
[37658000 ns] [MONITOR] start asserted
[37663000 ns] [MONITOR] start asserted
[37668000 ns] [MONITOR] start asserted
[37673000 ns] [MONITOR] start asserted
[37678000 ns] [MONITOR] start asserted
[37683000 ns] [MONITOR] start asserted
[37688000 ns] [MONITOR] start asserted
[37693000 ns] [MONITOR] start asserted
[37698000 ns] [MONITOR] start asserted
[37703000 ns] [MONITOR] start asserted
[37708000 ns] [MONITOR] start asserted
[37713000 ns] [MONITOR] start asserted
[37718000 ns] [MONITOR] start asserted
[37723000 ns] [MONITOR] start asserted
[37728000 ns] [MONITOR] start asserted
[37733000 ns] [MONITOR] start asserted
[37738000 ns] [MONITOR] start asserted
[37743000 ns] [MONITOR] start asserted
[37748000 ns] [MONITOR] start asserted
[37753000 ns] Waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[37753000 ns] [MONITOR] start asserted
[37758000 ns] [MONITOR] start asserted
[37763000 ns] [MONITOR] start asserted
[37768000 ns] [MONITOR] start asserted
[37773000 ns] [MONITOR] start asserted
[37778000 ns] [MONITOR] start asserted
[37783000 ns] [MONITOR] start asserted
[37788000 ns] [MONITOR] start asserted
[37793000 ns] [MONITOR] start asserted
[37798000 ns] [MONITOR] start asserted
[37803000 ns] [MONITOR] start asserted
[37808000 ns] [MONITOR] start asserted
[37813000 ns] [MONITOR] start asserted
[37818000 ns] [MONITOR] start asserted
[37823000 ns] [MONITOR] start asserted
[37828000 ns] [MONITOR] start asserted
[37833000 ns] [MONITOR] start asserted
[37838000 ns] [MONITOR] start asserted
[37843000 ns] [MONITOR] start asserted
[37848000 ns] [MONITOR] start asserted
[37853000 ns] [MONITOR] start asserted
[37858000 ns] [MONITOR] start asserted
[37863000 ns] [MONITOR] start asserted
[37868000 ns] [MONITOR] start asserted
[37873000 ns] [MONITOR] start asserted
[37878000 ns] [MONITOR] start asserted
[37883000 ns] [MONITOR] start asserted
[37888000 ns] [MONITOR] start asserted
[37893000 ns] [MONITOR] start asserted
[37898000 ns] [MONITOR] start asserted
[37903000 ns] [MONITOR] start asserted
[37908000 ns] [MONITOR] start asserted
[37913000 ns] [MONITOR] start asserted
[37918000 ns] [MONITOR] start asserted
[37923000 ns] [MONITOR] start asserted
[37928000 ns] [MONITOR] start asserted
[37933000 ns] [MONITOR] start asserted
[37938000 ns] [MONITOR] start asserted
[37943000 ns] [MONITOR] start asserted
[37948000 ns] [MONITOR] start asserted
[37953000 ns] [MONITOR] start asserted
[37958000 ns] [MONITOR] start asserted
[37963000 ns] [MONITOR] start asserted
[37968000 ns] [MONITOR] start asserted
[37973000 ns] [MONITOR] start asserted
[37978000 ns] [MONITOR] start asserted
[37983000 ns] [MONITOR] start asserted
[37988000 ns] [MONITOR] start asserted
[37993000 ns] [MONITOR] start asserted
[37998000 ns] [MONITOR] start asserted
[38003000 ns] [MONITOR] start asserted
[38008000 ns] [MONITOR] start asserted
[38013000 ns] [MONITOR] start asserted
[38018000 ns] [MONITOR] start asserted
[38023000 ns] [MONITOR] start asserted
[38028000 ns] [MONITOR] start asserted
[38033000 ns] [MONITOR] start asserted
[38038000 ns] [MONITOR] start asserted
[38043000 ns] [MONITOR] start asserted
[38048000 ns] [MONITOR] start asserted
[38053000 ns] [MONITOR] start asserted
[38058000 ns] [MONITOR] start asserted
[38063000 ns] [MONITOR] start asserted
[38068000 ns] [MONITOR] start asserted
[38073000 ns] [MONITOR] start asserted
[38078000 ns] [MONITOR] start asserted
[38083000 ns] [MONITOR] start asserted
[38088000 ns] [MONITOR] start asserted
[38093000 ns] [MONITOR] start asserted
[38098000 ns] [MONITOR] start asserted
[38103000 ns] [MONITOR] start asserted
[38108000 ns] [MONITOR] start asserted
[38113000 ns] [MONITOR] start asserted
[38118000 ns] [MONITOR] start asserted
[38123000 ns] [MONITOR] start asserted
[38128000 ns] [MONITOR] start asserted
[38133000 ns] [MONITOR] start asserted
[38138000 ns] [MONITOR] start asserted
[38143000 ns] [MONITOR] start asserted
[38148000 ns] [MONITOR] start asserted
[38153000 ns] [MONITOR] start asserted
[38158000 ns] [MONITOR] start asserted
[38163000 ns] [MONITOR] start asserted
[38168000 ns] [MONITOR] start asserted
[38173000 ns] [MONITOR] start asserted
[38178000 ns] [MONITOR] start asserted
[38183000 ns] [MONITOR] start asserted
[38188000 ns] [MONITOR] start asserted
[38193000 ns] [MONITOR] start asserted
[38198000 ns] [MONITOR] start asserted
[38203000 ns] [MONITOR] start asserted
[38208000 ns] [MONITOR] start asserted
[38213000 ns] [MONITOR] start asserted
[38218000 ns] [MONITOR] start asserted
[38223000 ns] [MONITOR] start asserted
[38228000 ns] [MONITOR] start asserted
[38233000 ns] [MONITOR] start asserted
[38238000 ns] [MONITOR] start asserted
[38243000 ns] [MONITOR] start asserted
[38248000 ns] [MONITOR] start asserted
[38253000 ns] [MONITOR] start asserted
[38258000 ns] [MONITOR] start asserted
[38263000 ns] [MONITOR] start asserted
[38268000 ns] [MONITOR] start asserted
[38273000 ns] [MONITOR] start asserted
[38278000 ns] [MONITOR] start asserted
[38283000 ns] [MONITOR] start asserted
[38288000 ns] [MONITOR] start asserted
[38293000 ns] [MONITOR] start asserted
[38298000 ns] [MONITOR] start asserted
[38303000 ns] [MONITOR] start asserted
[38308000 ns] [MONITOR] start asserted
[38313000 ns] [MONITOR] start asserted
[38318000 ns] [MONITOR] start asserted
[38323000 ns] [MONITOR] start asserted
[38328000 ns] [MONITOR] start asserted
[38333000 ns] [MONITOR] start asserted
[38338000 ns] [MONITOR] start asserted
[38343000 ns] [MONITOR] start asserted
[38348000 ns] [MONITOR] start asserted
[38353000 ns] [MONITOR] start asserted
[38358000 ns] [MONITOR] start asserted
[38363000 ns] [MONITOR] start asserted
[38368000 ns] [MONITOR] start asserted
[38373000 ns] [MONITOR] start asserted
[38378000 ns] [MONITOR] start asserted
[38383000 ns] [MONITOR] start asserted
[38388000 ns] [MONITOR] start asserted
[38393000 ns] [MONITOR] start asserted
[38398000 ns] [MONITOR] start asserted
[38403000 ns] [MONITOR] start asserted
[38408000 ns] [MONITOR] start asserted
[38413000 ns] [MONITOR] start asserted
[38418000 ns] [MONITOR] start asserted
[38423000 ns] [MONITOR] start asserted
[38428000 ns] [MONITOR] start asserted
[38433000 ns] [MONITOR] start asserted
[38438000 ns] [MONITOR] start asserted
[38443000 ns] [MONITOR] start asserted
[38448000 ns] [MONITOR] start asserted
[38453000 ns] [MONITOR] start asserted
[38458000 ns] [MONITOR] start asserted
[38463000 ns] [MONITOR] start asserted
[38468000 ns] [MONITOR] start asserted
[38473000 ns] [MONITOR] start asserted
[38478000 ns] [MONITOR] start asserted
[38483000 ns] [MONITOR] start asserted
[38488000 ns] [MONITOR] start asserted
[38493000 ns] [MONITOR] start asserted
[38498000 ns] [MONITOR] start asserted
[38503000 ns] [MONITOR] start asserted
[38508000 ns] [MONITOR] start asserted
[38513000 ns] [MONITOR] start asserted
[38518000 ns] [MONITOR] start asserted
[38523000 ns] [MONITOR] start asserted
[38528000 ns] [MONITOR] start asserted
[38533000 ns] [MONITOR] start asserted
[38538000 ns] [MONITOR] start asserted
[38543000 ns] [MONITOR] start asserted
[38548000 ns] [MONITOR] start asserted
[38553000 ns] [MONITOR] start asserted
[38558000 ns] [MONITOR] start asserted
[38563000 ns] [MONITOR] start asserted
[38568000 ns] [MONITOR] start asserted
[38573000 ns] [MONITOR] start asserted
[38578000 ns] [MONITOR] start asserted
[38583000 ns] [MONITOR] start asserted
[38588000 ns] [MONITOR] start asserted
[38593000 ns] [MONITOR] start asserted
[38598000 ns] [MONITOR] start asserted
[38603000 ns] [MONITOR] start asserted
[38608000 ns] [MONITOR] start asserted
[38613000 ns] [MONITOR] start asserted
[38618000 ns] [MONITOR] start asserted
[38623000 ns] [MONITOR] start asserted
[38628000 ns] [MONITOR] start asserted
[38633000 ns] [MONITOR] start asserted
[38638000 ns] [MONITOR] start asserted
[38643000 ns] [MONITOR] start asserted
[38648000 ns] [MONITOR] start asserted
[38653000 ns] [MONITOR] start asserted
[38658000 ns] [MONITOR] start asserted
[38663000 ns] [MONITOR] start asserted
[38668000 ns] [MONITOR] start asserted
[38673000 ns] [MONITOR] start asserted
[38678000 ns] [MONITOR] start asserted
[38683000 ns] [MONITOR] start asserted
[38688000 ns] [MONITOR] start asserted
[38693000 ns] [MONITOR] start asserted
[38698000 ns] [MONITOR] start asserted
[38703000 ns] [MONITOR] start asserted
[38708000 ns] [MONITOR] start asserted
[38713000 ns] [MONITOR] start asserted
[38718000 ns] [MONITOR] start asserted
[38723000 ns] [MONITOR] start asserted
[38728000 ns] [MONITOR] start asserted
[38733000 ns] [MONITOR] start asserted
[38738000 ns] [MONITOR] start asserted
[38743000 ns] [MONITOR] start asserted
[38748000 ns] [MONITOR] start asserted
[38753000 ns] Waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[38753000 ns] [MONITOR] start asserted
[38758000 ns] [MONITOR] start asserted
[38763000 ns] [MONITOR] start asserted
[38768000 ns] [MONITOR] start asserted
[38773000 ns] [MONITOR] start asserted
[38778000 ns] [MONITOR] start asserted
[38783000 ns] [MONITOR] start asserted
[38788000 ns] [MONITOR] start asserted
[38793000 ns] [MONITOR] start asserted
[38798000 ns] [MONITOR] start asserted
[38803000 ns] [MONITOR] start asserted
[38808000 ns] [MONITOR] start asserted
[38813000 ns] [MONITOR] start asserted
[38818000 ns] [MONITOR] start asserted
[38823000 ns] [MONITOR] start asserted
[38828000 ns] [MONITOR] start asserted
[38833000 ns] [MONITOR] start asserted
[38838000 ns] [MONITOR] start asserted
[38843000 ns] [MONITOR] start asserted
[38848000 ns] [MONITOR] start asserted
[38853000 ns] [MONITOR] start asserted
[38858000 ns] [MONITOR] start asserted
[38863000 ns] [MONITOR] start asserted
[38868000 ns] [MONITOR] start asserted
[38873000 ns] [MONITOR] start asserted
[38878000 ns] [MONITOR] start asserted
[38883000 ns] [MONITOR] start asserted
[38888000 ns] [MONITOR] start asserted
[38893000 ns] [MONITOR] start asserted
[38898000 ns] [MONITOR] start asserted
[38903000 ns] [MONITOR] start asserted
[38908000 ns] [MONITOR] start asserted
[38913000 ns] [MONITOR] start asserted
[38918000 ns] [MONITOR] start asserted
[38923000 ns] [MONITOR] start asserted
[38928000 ns] [MONITOR] start asserted
[38933000 ns] [MONITOR] start asserted
[38938000 ns] [MONITOR] start asserted
[38943000 ns] [MONITOR] start asserted
[38948000 ns] [MONITOR] start asserted
[38953000 ns] [MONITOR] start asserted
[38958000 ns] [MONITOR] start asserted
[38963000 ns] [MONITOR] start asserted
[38968000 ns] [MONITOR] start asserted
[38973000 ns] [MONITOR] start asserted
[38978000 ns] [MONITOR] start asserted
[38983000 ns] [MONITOR] start asserted
[38988000 ns] [MONITOR] start asserted
[38993000 ns] [MONITOR] start asserted
[38998000 ns] [MONITOR] start asserted
[39003000 ns] [MONITOR] start asserted
[39008000 ns] [MONITOR] start asserted
[39013000 ns] [MONITOR] start asserted
[39018000 ns] [MONITOR] start asserted
[39023000 ns] [MONITOR] start asserted
[39028000 ns] [MONITOR] start asserted
[39033000 ns] [MONITOR] start asserted
[39038000 ns] [MONITOR] start asserted
[39043000 ns] [MONITOR] start asserted
[39048000 ns] [MONITOR] start asserted
[39053000 ns] [MONITOR] start asserted
[39058000 ns] [MONITOR] start asserted
[39063000 ns] [MONITOR] start asserted
[39068000 ns] [MONITOR] start asserted
[39073000 ns] [MONITOR] start asserted
[39078000 ns] [MONITOR] start asserted
[39083000 ns] [MONITOR] start asserted
[39088000 ns] [MONITOR] start asserted
[39093000 ns] [MONITOR] start asserted
[39098000 ns] [MONITOR] start asserted
[39103000 ns] [MONITOR] start asserted
[39108000 ns] [MONITOR] start asserted
[39113000 ns] [MONITOR] start asserted
[39118000 ns] [MONITOR] start asserted
[39123000 ns] [MONITOR] start asserted
[39128000 ns] [MONITOR] start asserted
[39133000 ns] [MONITOR] start asserted
[39138000 ns] [MONITOR] start asserted
[39143000 ns] [MONITOR] start asserted
[39148000 ns] [MONITOR] start asserted
[39153000 ns] [MONITOR] start asserted
[39158000 ns] [MONITOR] start asserted
[39163000 ns] [MONITOR] start asserted
[39168000 ns] [MONITOR] start asserted
[39173000 ns] [MONITOR] start asserted
[39178000 ns] [MONITOR] start asserted
[39183000 ns] [MONITOR] start asserted
[39188000 ns] [MONITOR] start asserted
[39193000 ns] [MONITOR] start asserted
[39198000 ns] [MONITOR] start asserted
[39203000 ns] [MONITOR] start asserted
[39208000 ns] [MONITOR] start asserted
[39213000 ns] [MONITOR] start asserted
[39218000 ns] [MONITOR] start asserted
[39223000 ns] [MONITOR] start asserted
[39228000 ns] [MONITOR] start asserted
[39233000 ns] [MONITOR] start asserted
[39238000 ns] [MONITOR] start asserted
[39243000 ns] [MONITOR] start asserted
[39248000 ns] [MONITOR] start asserted
[39253000 ns] [MONITOR] start asserted
[39258000 ns] [MONITOR] start asserted
[39263000 ns] [MONITOR] start asserted
[39268000 ns] [MONITOR] start asserted
[39273000 ns] [MONITOR] start asserted
[39278000 ns] [MONITOR] start asserted
[39283000 ns] [MONITOR] start asserted
[39288000 ns] [MONITOR] start asserted
[39293000 ns] [MONITOR] start asserted
[39298000 ns] [MONITOR] start asserted
[39303000 ns] [MONITOR] start asserted
[39308000 ns] [MONITOR] start asserted
[39313000 ns] [MONITOR] start asserted
[39318000 ns] [MONITOR] start asserted
[39323000 ns] [MONITOR] start asserted
[39328000 ns] [MONITOR] start asserted
[39333000 ns] [MONITOR] start asserted
[39338000 ns] [MONITOR] start asserted
[39343000 ns] [MONITOR] start asserted
[39348000 ns] [MONITOR] start asserted
[39353000 ns] [MONITOR] start asserted
[39358000 ns] [MONITOR] start asserted
[39363000 ns] [MONITOR] start asserted
[39368000 ns] [MONITOR] start asserted
[39373000 ns] [MONITOR] start asserted
[39378000 ns] [MONITOR] start asserted
[39383000 ns] [MONITOR] start asserted
[39388000 ns] [MONITOR] start asserted
[39393000 ns] [MONITOR] start asserted
[39398000 ns] [MONITOR] start asserted
[39403000 ns] [MONITOR] start asserted
[39408000 ns] [MONITOR] start asserted
[39413000 ns] [MONITOR] start asserted
[39418000 ns] [MONITOR] start asserted
[39423000 ns] [MONITOR] start asserted
[39428000 ns] [MONITOR] start asserted
[39433000 ns] [MONITOR] start asserted
[39438000 ns] [MONITOR] start asserted
[39443000 ns] [MONITOR] start asserted
[39448000 ns] [MONITOR] start asserted
[39453000 ns] [MONITOR] start asserted
[39458000 ns] [MONITOR] start asserted
[39463000 ns] [MONITOR] start asserted
[39468000 ns] [MONITOR] start asserted
[39473000 ns] [MONITOR] start asserted
[39478000 ns] [MONITOR] start asserted
[39483000 ns] [MONITOR] start asserted
[39488000 ns] [MONITOR] start asserted
[39493000 ns] [MONITOR] start asserted
[39498000 ns] [MONITOR] start asserted
[39503000 ns] [MONITOR] start asserted
[39508000 ns] [MONITOR] start asserted
[39513000 ns] [MONITOR] start asserted
[39518000 ns] [MONITOR] start asserted
[39523000 ns] [MONITOR] start asserted
[39528000 ns] [MONITOR] start asserted
[39533000 ns] [MONITOR] start asserted
[39538000 ns] [MONITOR] start asserted
[39543000 ns] [MONITOR] start asserted
[39548000 ns] [MONITOR] start asserted
[39553000 ns] [MONITOR] start asserted
[39558000 ns] [MONITOR] start asserted
[39563000 ns] [MONITOR] start asserted
[39568000 ns] [MONITOR] start asserted
[39573000 ns] [MONITOR] start asserted
[39578000 ns] [MONITOR] start asserted
[39583000 ns] [MONITOR] start asserted
[39588000 ns] [MONITOR] start asserted
[39593000 ns] [MONITOR] start asserted
[39598000 ns] [MONITOR] start asserted
[39603000 ns] [MONITOR] start asserted
[39608000 ns] [MONITOR] start asserted
[39613000 ns] [MONITOR] start asserted
[39618000 ns] [MONITOR] start asserted
[39623000 ns] [MONITOR] start asserted
[39628000 ns] [MONITOR] start asserted
[39633000 ns] [MONITOR] start asserted
[39638000 ns] [MONITOR] start asserted
[39643000 ns] [MONITOR] start asserted
[39648000 ns] [MONITOR] start asserted
[39653000 ns] [MONITOR] start asserted
[39658000 ns] [MONITOR] start asserted
[39663000 ns] [MONITOR] start asserted
[39668000 ns] [MONITOR] start asserted
[39673000 ns] [MONITOR] start asserted
[39678000 ns] [MONITOR] start asserted
[39683000 ns] [MONITOR] start asserted
[39688000 ns] [MONITOR] start asserted
[39693000 ns] [MONITOR] start asserted
[39698000 ns] [MONITOR] start asserted
[39703000 ns] [MONITOR] start asserted
[39708000 ns] [MONITOR] start asserted
[39713000 ns] [MONITOR] start asserted
[39718000 ns] [MONITOR] start asserted
[39723000 ns] [MONITOR] start asserted
[39728000 ns] [MONITOR] start asserted
[39733000 ns] [MONITOR] start asserted
[39738000 ns] [MONITOR] start asserted
[39743000 ns] [MONITOR] start asserted
[39748000 ns] [MONITOR] start asserted
[39753000 ns] Waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[39753000 ns] [MONITOR] start asserted
[39758000 ns] [MONITOR] start asserted
[39763000 ns] [MONITOR] start asserted
[39768000 ns] [MONITOR] start asserted
[39773000 ns] [MONITOR] start asserted
[39778000 ns] [MONITOR] start asserted
[39783000 ns] [MONITOR] start asserted
[39788000 ns] [MONITOR] start asserted
[39793000 ns] [MONITOR] start asserted
[39798000 ns] [MONITOR] start asserted
[39803000 ns] [MONITOR] start asserted
[39808000 ns] [MONITOR] start asserted
[39813000 ns] [MONITOR] start asserted
[39818000 ns] [MONITOR] start asserted
[39823000 ns] [MONITOR] start asserted
[39828000 ns] [MONITOR] start asserted
[39833000 ns] [MONITOR] start asserted
[39838000 ns] [MONITOR] start asserted
[39843000 ns] [MONITOR] start asserted
[39848000 ns] [MONITOR] start asserted
[39853000 ns] [MONITOR] start asserted
[39858000 ns] [MONITOR] start asserted
[39863000 ns] [MONITOR] start asserted
[39868000 ns] [MONITOR] start asserted
[39873000 ns] [MONITOR] start asserted
[39878000 ns] [MONITOR] start asserted
[39883000 ns] [MONITOR] start asserted
[39888000 ns] [MONITOR] start asserted
[39893000 ns] [MONITOR] start asserted
[39898000 ns] [MONITOR] start asserted
[39903000 ns] [MONITOR] start asserted
[39908000 ns] [MONITOR] start asserted
[39913000 ns] [MONITOR] start asserted
[39918000 ns] [MONITOR] start asserted
[39923000 ns] [MONITOR] start asserted
[39928000 ns] [MONITOR] start asserted
[39933000 ns] [MONITOR] start asserted
[39938000 ns] [MONITOR] start asserted
[39943000 ns] [MONITOR] start asserted
[39948000 ns] [MONITOR] start asserted
[39953000 ns] [MONITOR] start asserted
[39958000 ns] [MONITOR] start asserted
[39963000 ns] [MONITOR] start asserted
[39968000 ns] [MONITOR] start asserted
[39973000 ns] [MONITOR] start asserted
[39978000 ns] [MONITOR] start asserted
[39983000 ns] [MONITOR] start asserted
[39988000 ns] [MONITOR] start asserted
[39993000 ns] [MONITOR] start asserted
[39998000 ns] [MONITOR] start asserted
[40003000 ns] [MONITOR] start asserted
[40008000 ns] [MONITOR] start asserted
[40013000 ns] [MONITOR] start asserted
[40018000 ns] [MONITOR] start asserted
[40023000 ns] [MONITOR] start asserted
[40028000 ns] [MONITOR] start asserted
[40033000 ns] [MONITOR] start asserted
[40038000 ns] [MONITOR] start asserted
[40043000 ns] [MONITOR] start asserted
[40048000 ns] [MONITOR] start asserted
[40053000 ns] [MONITOR] start asserted
[40058000 ns] [MONITOR] start asserted
[40063000 ns] [MONITOR] start asserted
[40068000 ns] [MONITOR] start asserted
[40073000 ns] [MONITOR] start asserted
[40078000 ns] [MONITOR] start asserted
[40083000 ns] [MONITOR] start asserted
[40088000 ns] [MONITOR] start asserted
[40093000 ns] [MONITOR] start asserted
[40098000 ns] [MONITOR] start asserted
[40103000 ns] [MONITOR] start asserted
[40108000 ns] [MONITOR] start asserted
[40113000 ns] [MONITOR] start asserted
[40118000 ns] [MONITOR] start asserted
[40123000 ns] [MONITOR] start asserted
[40128000 ns] [MONITOR] start asserted
[40133000 ns] [MONITOR] start asserted
[40138000 ns] [MONITOR] start asserted
[40143000 ns] [MONITOR] start asserted
[40148000 ns] [MONITOR] start asserted
[40153000 ns] [MONITOR] start asserted
[40158000 ns] [MONITOR] start asserted
[40163000 ns] [MONITOR] start asserted
[40168000 ns] [MONITOR] start asserted
[40173000 ns] [MONITOR] start asserted
[40178000 ns] [MONITOR] start asserted
[40183000 ns] [MONITOR] start asserted
[40188000 ns] [MONITOR] start asserted
[40193000 ns] [MONITOR] start asserted
[40198000 ns] [MONITOR] start asserted
[40203000 ns] [MONITOR] start asserted
[40208000 ns] [MONITOR] start asserted
[40213000 ns] [MONITOR] start asserted
[40218000 ns] [MONITOR] start asserted
[40223000 ns] [MONITOR] start asserted
[40228000 ns] [MONITOR] start asserted
[40233000 ns] [MONITOR] start asserted
[40238000 ns] [MONITOR] start asserted
[40243000 ns] [MONITOR] start asserted
[40248000 ns] [MONITOR] start asserted
[40253000 ns] [MONITOR] start asserted
[40258000 ns] [MONITOR] start asserted
[40263000 ns] [MONITOR] start asserted
[40268000 ns] [MONITOR] start asserted
[40273000 ns] [MONITOR] start asserted
[40278000 ns] [MONITOR] start asserted
[40283000 ns] [MONITOR] start asserted
[40288000 ns] [MONITOR] start asserted
[40293000 ns] [MONITOR] start asserted
[40298000 ns] [MONITOR] start asserted
[40303000 ns] [MONITOR] start asserted
[40308000 ns] [MONITOR] start asserted
[40313000 ns] [MONITOR] start asserted
[40318000 ns] [MONITOR] start asserted
[40323000 ns] [MONITOR] start asserted
[40328000 ns] [MONITOR] start asserted
[40333000 ns] [MONITOR] start asserted
[40338000 ns] [MONITOR] start asserted
[40343000 ns] [MONITOR] start asserted
[40348000 ns] [MONITOR] start asserted
[40353000 ns] [MONITOR] start asserted
[40358000 ns] [MONITOR] start asserted
[40363000 ns] [MONITOR] start asserted
[40368000 ns] [MONITOR] start asserted
[40373000 ns] [MONITOR] start asserted
[40378000 ns] [MONITOR] start asserted
[40383000 ns] [MONITOR] start asserted
[40388000 ns] [MONITOR] start asserted
[40393000 ns] [MONITOR] start asserted
[40398000 ns] [MONITOR] start asserted
[40403000 ns] [MONITOR] start asserted
[40408000 ns] [MONITOR] start asserted
[40413000 ns] [MONITOR] start asserted
[40418000 ns] [MONITOR] start asserted
[40423000 ns] [MONITOR] start asserted
[40428000 ns] [MONITOR] start asserted
[40433000 ns] [MONITOR] start asserted
[40438000 ns] [MONITOR] start asserted
[40443000 ns] [MONITOR] start asserted
[40448000 ns] [MONITOR] start asserted
[40453000 ns] [MONITOR] start asserted
[40458000 ns] [MONITOR] start asserted
[40463000 ns] [MONITOR] start asserted
[40468000 ns] [MONITOR] start asserted
[40473000 ns] [MONITOR] start asserted
[40478000 ns] [MONITOR] start asserted
[40483000 ns] [MONITOR] start asserted
[40488000 ns] [MONITOR] start asserted
[40493000 ns] [MONITOR] start asserted
[40498000 ns] [MONITOR] start asserted
[40503000 ns] [MONITOR] start asserted
[40508000 ns] [MONITOR] start asserted
[40513000 ns] [MONITOR] start asserted
[40518000 ns] [MONITOR] start asserted
[40523000 ns] [MONITOR] start asserted
[40528000 ns] [MONITOR] start asserted
[40533000 ns] [MONITOR] start asserted
[40538000 ns] [MONITOR] start asserted
[40543000 ns] [MONITOR] start asserted
[40548000 ns] [MONITOR] start asserted
[40553000 ns] [MONITOR] start asserted
[40558000 ns] [MONITOR] start asserted
[40563000 ns] [MONITOR] start asserted
[40568000 ns] [MONITOR] start asserted
[40573000 ns] [MONITOR] start asserted
[40578000 ns] [MONITOR] start asserted
[40583000 ns] [MONITOR] start asserted
[40588000 ns] [MONITOR] start asserted
[40593000 ns] [MONITOR] start asserted
[40598000 ns] [MONITOR] start asserted
[40603000 ns] [MONITOR] start asserted
[40608000 ns] [MONITOR] start asserted
[40613000 ns] [MONITOR] start asserted
[40618000 ns] [MONITOR] start asserted
[40623000 ns] [MONITOR] start asserted
[40628000 ns] [MONITOR] start asserted
[40633000 ns] [MONITOR] start asserted
[40638000 ns] [MONITOR] start asserted
[40643000 ns] [MONITOR] start asserted
[40648000 ns] [MONITOR] start asserted
[40653000 ns] [MONITOR] start asserted
[40658000 ns] [MONITOR] start asserted
[40663000 ns] [MONITOR] start asserted
[40668000 ns] [MONITOR] start asserted
[40673000 ns] [MONITOR] start asserted
[40678000 ns] [MONITOR] start asserted
[40683000 ns] [MONITOR] start asserted
[40688000 ns] [MONITOR] start asserted
[40693000 ns] [MONITOR] start asserted
[40698000 ns] [MONITOR] start asserted
[40703000 ns] [MONITOR] start asserted
[40708000 ns] [MONITOR] start asserted
[40713000 ns] [MONITOR] start asserted
[40718000 ns] [MONITOR] start asserted
[40723000 ns] [MONITOR] start asserted
[40728000 ns] [MONITOR] start asserted
[40733000 ns] [MONITOR] start asserted
[40738000 ns] [MONITOR] start asserted
[40743000 ns] [MONITOR] start asserted
[40748000 ns] [MONITOR] start asserted
[40753000 ns] Waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[40753000 ns] [MONITOR] start asserted
[40758000 ns] [MONITOR] start asserted
[40763000 ns] [MONITOR] start asserted
[40768000 ns] [MONITOR] start asserted
[40773000 ns] [MONITOR] start asserted
[40778000 ns] [MONITOR] start asserted
[40783000 ns] [MONITOR] start asserted
[40788000 ns] [MONITOR] start asserted
[40793000 ns] [MONITOR] start asserted
[40798000 ns] [MONITOR] start asserted
[40803000 ns] [MONITOR] start asserted
[40808000 ns] [MONITOR] start asserted
[40813000 ns] [MONITOR] start asserted
[40818000 ns] [MONITOR] start asserted
[40823000 ns] [MONITOR] start asserted
[40828000 ns] [MONITOR] start asserted
[40833000 ns] [MONITOR] start asserted
[40838000 ns] [MONITOR] start asserted
[40843000 ns] [MONITOR] start asserted
[40848000 ns] [MONITOR] start asserted
[40853000 ns] [MONITOR] start asserted
[40858000 ns] [MONITOR] start asserted
[40863000 ns] [MONITOR] start asserted
[40868000 ns] [MONITOR] start asserted
[40873000 ns] [MONITOR] start asserted
[40878000 ns] [MONITOR] start asserted
[40883000 ns] [MONITOR] start asserted
[40888000 ns] [MONITOR] start asserted
[40893000 ns] [MONITOR] start asserted
[40898000 ns] [MONITOR] start asserted
[40903000 ns] [MONITOR] start asserted
[40908000 ns] [MONITOR] start asserted
[40913000 ns] [MONITOR] start asserted
[40918000 ns] [MONITOR] start asserted
[40923000 ns] [MONITOR] start asserted
[40928000 ns] [MONITOR] start asserted
[40933000 ns] [MONITOR] start asserted
[40938000 ns] [MONITOR] start asserted
[40943000 ns] [MONITOR] start asserted
[40948000 ns] [MONITOR] start asserted
[40953000 ns] [MONITOR] start asserted
[40958000 ns] [MONITOR] start asserted
[40963000 ns] [MONITOR] start asserted
[40968000 ns] [MONITOR] start asserted
[40973000 ns] [MONITOR] start asserted
[40978000 ns] [MONITOR] start asserted
[40983000 ns] [MONITOR] start asserted
[40988000 ns] [MONITOR] start asserted
[40993000 ns] [MONITOR] start asserted
[40998000 ns] [MONITOR] start asserted
[41003000 ns] [MONITOR] start asserted
[41008000 ns] [MONITOR] start asserted
[41013000 ns] [MONITOR] start asserted
[41018000 ns] [MONITOR] start asserted
[41023000 ns] [MONITOR] start asserted
[41028000 ns] [MONITOR] start asserted
[41033000 ns] [MONITOR] start asserted
[41038000 ns] [MONITOR] start asserted
[41043000 ns] [MONITOR] start asserted
[41048000 ns] [MONITOR] start asserted
[41053000 ns] [MONITOR] start asserted
[41058000 ns] [MONITOR] start asserted
[41063000 ns] [MONITOR] start asserted
[41068000 ns] [MONITOR] start asserted
[41073000 ns] [MONITOR] start asserted
[41078000 ns] [MONITOR] start asserted
[41083000 ns] [MONITOR] start asserted
[41088000 ns] [MONITOR] start asserted
[41093000 ns] [MONITOR] start asserted
[41098000 ns] [MONITOR] start asserted
[41103000 ns] [MONITOR] start asserted
[41108000 ns] [MONITOR] start asserted
[41113000 ns] [MONITOR] start asserted
[41118000 ns] [MONITOR] start asserted
[41123000 ns] [MONITOR] start asserted
[41128000 ns] [MONITOR] start asserted
[41133000 ns] [MONITOR] start asserted
[41138000 ns] [MONITOR] start asserted
[41143000 ns] [MONITOR] start asserted
[41148000 ns] [MONITOR] start asserted
[41153000 ns] [MONITOR] start asserted
[41158000 ns] [MONITOR] start asserted
[41163000 ns] [MONITOR] start asserted
[41168000 ns] [MONITOR] start asserted
[41173000 ns] [MONITOR] start asserted
[41178000 ns] [MONITOR] start asserted
[41183000 ns] [MONITOR] start asserted
[41188000 ns] [MONITOR] start asserted
[41193000 ns] [MONITOR] start asserted
[41198000 ns] [MONITOR] start asserted
[41203000 ns] [MONITOR] start asserted
[41208000 ns] [MONITOR] start asserted
[41213000 ns] [MONITOR] start asserted
[41218000 ns] [MONITOR] start asserted
[41223000 ns] [MONITOR] start asserted
[41228000 ns] [MONITOR] start asserted
[41233000 ns] [MONITOR] start asserted
[41238000 ns] [MONITOR] start asserted
[41243000 ns] [MONITOR] start asserted
[41248000 ns] [MONITOR] start asserted
[41253000 ns] [MONITOR] start asserted
[41258000 ns] [MONITOR] start asserted
[41263000 ns] [MONITOR] start asserted
[41268000 ns] [MONITOR] start asserted
[41273000 ns] [MONITOR] start asserted
[41278000 ns] [MONITOR] start asserted
[41283000 ns] [MONITOR] start asserted
[41288000 ns] [MONITOR] start asserted
[41293000 ns] [MONITOR] start asserted
[41298000 ns] [MONITOR] start asserted
[41303000 ns] [MONITOR] start asserted
[41308000 ns] [MONITOR] start asserted
[41313000 ns] [MONITOR] start asserted
[41318000 ns] [MONITOR] start asserted
[41323000 ns] [MONITOR] start asserted
[41328000 ns] [MONITOR] start asserted
[41333000 ns] [MONITOR] start asserted
[41338000 ns] [MONITOR] start asserted
[41343000 ns] [MONITOR] start asserted
[41348000 ns] [MONITOR] start asserted
[41353000 ns] [MONITOR] start asserted
[41358000 ns] [MONITOR] start asserted
[41363000 ns] [MONITOR] start asserted
[41368000 ns] [MONITOR] start asserted
[41373000 ns] [MONITOR] start asserted
[41378000 ns] [MONITOR] start asserted
[41383000 ns] [MONITOR] start asserted
[41388000 ns] [MONITOR] start asserted
[41393000 ns] [MONITOR] start asserted
[41398000 ns] [MONITOR] start asserted
[41403000 ns] [MONITOR] start asserted
[41408000 ns] [MONITOR] start asserted
[41413000 ns] [MONITOR] start asserted
[41418000 ns] [MONITOR] start asserted
[41423000 ns] [MONITOR] start asserted
[41428000 ns] [MONITOR] start asserted
[41433000 ns] [MONITOR] start asserted
[41438000 ns] [MONITOR] start asserted
[41443000 ns] [MONITOR] start asserted
[41448000 ns] [MONITOR] start asserted
[41453000 ns] [MONITOR] start asserted
[41458000 ns] [MONITOR] start asserted
[41463000 ns] [MONITOR] start asserted
[41468000 ns] [MONITOR] start asserted
[41473000 ns] [MONITOR] start asserted
[41478000 ns] [MONITOR] start asserted
[41483000 ns] [MONITOR] start asserted
[41488000 ns] [MONITOR] start asserted
[41493000 ns] [MONITOR] start asserted
[41498000 ns] [MONITOR] start asserted
[41503000 ns] [MONITOR] start asserted
[41508000 ns] [MONITOR] start asserted
[41513000 ns] [MONITOR] start asserted
[41518000 ns] [MONITOR] start asserted
[41523000 ns] [MONITOR] start asserted
[41528000 ns] [MONITOR] start asserted
[41533000 ns] [MONITOR] start asserted
[41538000 ns] [MONITOR] start asserted
[41543000 ns] [MONITOR] start asserted
[41548000 ns] [MONITOR] start asserted
[41553000 ns] [MONITOR] start asserted
[41558000 ns] [MONITOR] start asserted
[41563000 ns] [MONITOR] start asserted
[41568000 ns] [MONITOR] start asserted
[41573000 ns] [MONITOR] start asserted
[41578000 ns] [MONITOR] start asserted
[41583000 ns] [MONITOR] start asserted
[41588000 ns] [MONITOR] start asserted
[41593000 ns] [MONITOR] start asserted
[41598000 ns] [MONITOR] start asserted
[41603000 ns] [MONITOR] start asserted
[41608000 ns] [MONITOR] start asserted
[41613000 ns] [MONITOR] start asserted
[41618000 ns] [MONITOR] start asserted
[41623000 ns] [MONITOR] start asserted
[41628000 ns] [MONITOR] start asserted
[41633000 ns] [MONITOR] start asserted
[41638000 ns] [MONITOR] start asserted
[41643000 ns] [MONITOR] start asserted
[41648000 ns] [MONITOR] start asserted
[41653000 ns] [MONITOR] start asserted
[41658000 ns] [MONITOR] start asserted
[41663000 ns] [MONITOR] start asserted
[41668000 ns] [MONITOR] start asserted
[41673000 ns] [MONITOR] start asserted
[41678000 ns] [MONITOR] start asserted
[41683000 ns] [MONITOR] start asserted
[41688000 ns] [MONITOR] start asserted
[41693000 ns] [MONITOR] start asserted
[41698000 ns] [MONITOR] start asserted
[41703000 ns] [MONITOR] start asserted
[41708000 ns] [MONITOR] start asserted
[41713000 ns] [MONITOR] start asserted
[41718000 ns] [MONITOR] start asserted
[41723000 ns] [MONITOR] start asserted
[41728000 ns] [MONITOR] start asserted
[41733000 ns] [MONITOR] start asserted
[41738000 ns] [MONITOR] start asserted
[41743000 ns] [MONITOR] start asserted
[41748000 ns] [MONITOR] start asserted
[41753000 ns] Waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[41753000 ns] [MONITOR] start asserted
[41758000 ns] [MONITOR] start asserted
[41763000 ns] [MONITOR] start asserted
[41768000 ns] [MONITOR] start asserted
[41773000 ns] [MONITOR] start asserted
[41778000 ns] [MONITOR] start asserted
[41783000 ns] [MONITOR] start asserted
[41788000 ns] [MONITOR] start asserted
[41793000 ns] [MONITOR] start asserted
[41798000 ns] [MONITOR] start asserted
[41803000 ns] [MONITOR] start asserted
[41808000 ns] [MONITOR] start asserted
[41813000 ns] [MONITOR] start asserted
[41818000 ns] [MONITOR] start asserted
[41823000 ns] [MONITOR] start asserted
[41828000 ns] [MONITOR] start asserted
[41833000 ns] [MONITOR] start asserted
[41838000 ns] [MONITOR] start asserted
[41843000 ns] [MONITOR] start asserted
[41848000 ns] [MONITOR] start asserted
[41853000 ns] [MONITOR] start asserted
[41858000 ns] [MONITOR] start asserted
[41863000 ns] [MONITOR] start asserted
[41868000 ns] [MONITOR] start asserted
[41873000 ns] [MONITOR] start asserted
[41878000 ns] [MONITOR] start asserted
[41883000 ns] [MONITOR] start asserted
[41888000 ns] [MONITOR] start asserted
[41893000 ns] [MONITOR] start asserted
[41898000 ns] [MONITOR] start asserted
[41903000 ns] [MONITOR] start asserted
[41908000 ns] [MONITOR] start asserted
[41913000 ns] [MONITOR] start asserted
[41918000 ns] [MONITOR] start asserted
[41923000 ns] [MONITOR] start asserted
[41928000 ns] [MONITOR] start asserted
[41933000 ns] [MONITOR] start asserted
[41938000 ns] [MONITOR] start asserted
[41943000 ns] [MONITOR] start asserted
[41948000 ns] [MONITOR] start asserted
[41953000 ns] [MONITOR] start asserted
[41958000 ns] [MONITOR] start asserted
[41963000 ns] [MONITOR] start asserted
[41968000 ns] [MONITOR] start asserted
[41973000 ns] [MONITOR] start asserted
[41978000 ns] [MONITOR] start asserted
[41983000 ns] [MONITOR] start asserted
[41988000 ns] [MONITOR] start asserted
[41993000 ns] [MONITOR] start asserted
[41998000 ns] [MONITOR] start asserted
[42003000 ns] [MONITOR] start asserted
[42008000 ns] [MONITOR] start asserted
[42013000 ns] [MONITOR] start asserted
[42018000 ns] [MONITOR] start asserted
[42023000 ns] [MONITOR] start asserted
[42028000 ns] [MONITOR] start asserted
[42033000 ns] [MONITOR] start asserted
[42038000 ns] [MONITOR] start asserted
[42043000 ns] [MONITOR] start asserted
[42048000 ns] [MONITOR] start asserted
[42053000 ns] [MONITOR] start asserted
[42058000 ns] [MONITOR] start asserted
[42063000 ns] [MONITOR] start asserted
[42068000 ns] [MONITOR] start asserted
[42073000 ns] [MONITOR] start asserted
[42078000 ns] [MONITOR] start asserted
[42083000 ns] [MONITOR] start asserted
[42088000 ns] [MONITOR] start asserted
[42093000 ns] [MONITOR] start asserted
[42098000 ns] [MONITOR] start asserted
[42103000 ns] [MONITOR] start asserted
[42108000 ns] [MONITOR] start asserted
[42113000 ns] [MONITOR] start asserted
[42118000 ns] [MONITOR] start asserted
[42123000 ns] [MONITOR] start asserted
[42128000 ns] [MONITOR] start asserted
[42133000 ns] [MONITOR] start asserted
[42138000 ns] [MONITOR] start asserted
[42143000 ns] [MONITOR] start asserted
[42148000 ns] [MONITOR] start asserted
[42153000 ns] [MONITOR] start asserted
[42158000 ns] [MONITOR] start asserted
[42163000 ns] [MONITOR] start asserted
[42168000 ns] [MONITOR] start asserted
[42173000 ns] [MONITOR] start asserted
[42178000 ns] [MONITOR] start asserted
[42183000 ns] [MONITOR] start asserted
[42188000 ns] [MONITOR] start asserted
[42193000 ns] [MONITOR] start asserted
[42198000 ns] [MONITOR] start asserted
[42203000 ns] [MONITOR] start asserted
[42208000 ns] [MONITOR] start asserted
[42213000 ns] [MONITOR] start asserted
[42218000 ns] [MONITOR] start asserted
[42223000 ns] [MONITOR] start asserted
[42228000 ns] [MONITOR] start asserted
[42233000 ns] [MONITOR] start asserted
[42238000 ns] [MONITOR] start asserted
[42243000 ns] [MONITOR] start asserted
[42248000 ns] [MONITOR] start asserted
[42253000 ns] [MONITOR] start asserted
[42258000 ns] [MONITOR] start asserted
[42263000 ns] [MONITOR] start asserted
[42268000 ns] [MONITOR] start asserted
[42273000 ns] [MONITOR] start asserted
[42278000 ns] [MONITOR] start asserted
[42283000 ns] [MONITOR] start asserted
[42288000 ns] [MONITOR] start asserted
[42293000 ns] [MONITOR] start asserted
[42298000 ns] [MONITOR] start asserted
[42303000 ns] [MONITOR] start asserted
[42308000 ns] [MONITOR] start asserted
[42313000 ns] [MONITOR] start asserted
[42318000 ns] [MONITOR] start asserted
[42323000 ns] [MONITOR] start asserted
[42328000 ns] [MONITOR] start asserted
[42333000 ns] [MONITOR] start asserted
[42338000 ns] [MONITOR] start asserted
[42343000 ns] [MONITOR] start asserted
[42348000 ns] [MONITOR] start asserted
[42353000 ns] [MONITOR] start asserted
[42358000 ns] [MONITOR] start asserted
[42363000 ns] [MONITOR] start asserted
[42368000 ns] [MONITOR] start asserted
[42373000 ns] [MONITOR] start asserted
[42378000 ns] [MONITOR] start asserted
[42383000 ns] [MONITOR] start asserted
[42388000 ns] [MONITOR] start asserted
[42393000 ns] [MONITOR] start asserted
[42398000 ns] [MONITOR] start asserted
[42403000 ns] [MONITOR] start asserted
[42408000 ns] [MONITOR] start asserted
[42413000 ns] [MONITOR] start asserted
[42418000 ns] [MONITOR] start asserted
[42423000 ns] [MONITOR] start asserted
[42428000 ns] [MONITOR] start asserted
[42433000 ns] [MONITOR] start asserted
[42438000 ns] [MONITOR] start asserted
[42443000 ns] [MONITOR] start asserted
[42448000 ns] [MONITOR] start asserted
[42453000 ns] [MONITOR] start asserted
[42458000 ns] [MONITOR] start asserted
[42463000 ns] [MONITOR] start asserted
[42468000 ns] [MONITOR] start asserted
[42473000 ns] [MONITOR] start asserted
[42478000 ns] [MONITOR] start asserted
[42483000 ns] [MONITOR] start asserted
[42488000 ns] [MONITOR] start asserted
[42493000 ns] [MONITOR] start asserted
[42498000 ns] [MONITOR] start asserted
[42503000 ns] [MONITOR] start asserted
[42508000 ns] [MONITOR] start asserted
[42513000 ns] [MONITOR] start asserted
[42518000 ns] [MONITOR] start asserted
[42523000 ns] [MONITOR] start asserted
[42528000 ns] [MONITOR] start asserted
[42533000 ns] [MONITOR] start asserted
[42538000 ns] [MONITOR] start asserted
[42543000 ns] [MONITOR] start asserted
[42548000 ns] [MONITOR] start asserted
[42553000 ns] [MONITOR] start asserted
[42558000 ns] [MONITOR] start asserted
[42563000 ns] [MONITOR] start asserted
[42568000 ns] [MONITOR] start asserted
[42573000 ns] [MONITOR] start asserted
[42578000 ns] [MONITOR] start asserted
[42583000 ns] [MONITOR] start asserted
[42588000 ns] [MONITOR] start asserted
[42593000 ns] [MONITOR] start asserted
[42598000 ns] [MONITOR] start asserted
[42603000 ns] [MONITOR] start asserted
[42608000 ns] [MONITOR] start asserted
[42613000 ns] [MONITOR] start asserted
[42618000 ns] [MONITOR] start asserted
[42623000 ns] [MONITOR] start asserted
[42628000 ns] [MONITOR] start asserted
[42633000 ns] [MONITOR] start asserted
[42638000 ns] [MONITOR] start asserted
[42643000 ns] [MONITOR] start asserted
[42648000 ns] [MONITOR] start asserted
[42653000 ns] [MONITOR] start asserted
[42658000 ns] [MONITOR] start asserted
[42663000 ns] [MONITOR] start asserted
[42668000 ns] [MONITOR] start asserted
[42673000 ns] [MONITOR] start asserted
[42678000 ns] [MONITOR] start asserted
[42683000 ns] [MONITOR] start asserted
[42688000 ns] [MONITOR] start asserted
[42693000 ns] [MONITOR] start asserted
[42698000 ns] [MONITOR] start asserted
[42703000 ns] [MONITOR] start asserted
[42708000 ns] [MONITOR] start asserted
[42713000 ns] [MONITOR] start asserted
[42718000 ns] [MONITOR] start asserted
[42723000 ns] [MONITOR] start asserted
[42728000 ns] [MONITOR] start asserted
[42733000 ns] [MONITOR] start asserted
[42738000 ns] [MONITOR] start asserted
[42743000 ns] [MONITOR] start asserted
[42748000 ns] [MONITOR] start asserted
[42753000 ns] Waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[42753000 ns] [MONITOR] start asserted
[42758000 ns] [MONITOR] start asserted
[42763000 ns] [MONITOR] start asserted
[42768000 ns] [MONITOR] start asserted
[42773000 ns] [MONITOR] start asserted
[42778000 ns] [MONITOR] start asserted
[42783000 ns] [MONITOR] start asserted
[42788000 ns] [MONITOR] start asserted
[42793000 ns] [MONITOR] start asserted
[42798000 ns] [MONITOR] start asserted
[42803000 ns] [MONITOR] start asserted
[42808000 ns] [MONITOR] start asserted
[42813000 ns] [MONITOR] start asserted
[42818000 ns] [MONITOR] start asserted
[42823000 ns] [MONITOR] start asserted
[42828000 ns] [MONITOR] start asserted
[42833000 ns] [MONITOR] start asserted
[42838000 ns] [MONITOR] start asserted
[42843000 ns] [MONITOR] start asserted
[42848000 ns] [MONITOR] start asserted
[42853000 ns] [MONITOR] start asserted
[42858000 ns] [MONITOR] start asserted
[42863000 ns] [MONITOR] start asserted
[42868000 ns] [MONITOR] start asserted
[42873000 ns] [MONITOR] start asserted
[42878000 ns] [MONITOR] start asserted
[42883000 ns] [MONITOR] start asserted
[42888000 ns] [MONITOR] start asserted
[42893000 ns] [MONITOR] start asserted
[42898000 ns] [MONITOR] start asserted
[42903000 ns] [MONITOR] start asserted
[42908000 ns] [MONITOR] start asserted
[42913000 ns] [MONITOR] start asserted
[42918000 ns] [MONITOR] start asserted
[42923000 ns] [MONITOR] start asserted
[42928000 ns] [MONITOR] start asserted
[42933000 ns] [MONITOR] start asserted
[42938000 ns] [MONITOR] start asserted
[42943000 ns] [MONITOR] start asserted
[42948000 ns] [MONITOR] start asserted
[42953000 ns] [MONITOR] start asserted
[42958000 ns] [MONITOR] start asserted
[42963000 ns] [MONITOR] start asserted
[42968000 ns] [MONITOR] start asserted
[42973000 ns] [MONITOR] start asserted
[42978000 ns] [MONITOR] start asserted
[42983000 ns] [MONITOR] start asserted
[42988000 ns] [MONITOR] start asserted
[42993000 ns] [MONITOR] start asserted
[42998000 ns] [MONITOR] start asserted
[43003000 ns] [MONITOR] start asserted
[43008000 ns] [MONITOR] start asserted
[43013000 ns] [MONITOR] start asserted
[43018000 ns] [MONITOR] start asserted
[43023000 ns] [MONITOR] start asserted
[43028000 ns] [MONITOR] start asserted
[43033000 ns] [MONITOR] start asserted
[43038000 ns] [MONITOR] start asserted
[43043000 ns] [MONITOR] start asserted
[43048000 ns] [MONITOR] start asserted
[43053000 ns] [MONITOR] start asserted
[43058000 ns] [MONITOR] start asserted
[43063000 ns] [MONITOR] start asserted
[43068000 ns] [MONITOR] start asserted
[43073000 ns] [MONITOR] start asserted
[43078000 ns] [MONITOR] start asserted
[43083000 ns] [MONITOR] start asserted
[43088000 ns] [MONITOR] start asserted
[43093000 ns] [MONITOR] start asserted
[43098000 ns] [MONITOR] start asserted
[43103000 ns] [MONITOR] start asserted
[43108000 ns] [MONITOR] start asserted
[43113000 ns] [MONITOR] start asserted
[43118000 ns] [MONITOR] start asserted
[43123000 ns] [MONITOR] start asserted
[43128000 ns] [MONITOR] start asserted
[43133000 ns] [MONITOR] start asserted
[43138000 ns] [MONITOR] start asserted
[43143000 ns] [MONITOR] start asserted
[43148000 ns] [MONITOR] start asserted
[43153000 ns] [MONITOR] start asserted
[43158000 ns] [MONITOR] start asserted
[43163000 ns] [MONITOR] start asserted
[43168000 ns] [MONITOR] start asserted
[43173000 ns] [MONITOR] start asserted
[43178000 ns] [MONITOR] start asserted
[43183000 ns] [MONITOR] start asserted
[43188000 ns] [MONITOR] start asserted
[43193000 ns] [MONITOR] start asserted
[43198000 ns] [MONITOR] start asserted
[43203000 ns] [MONITOR] start asserted
[43208000 ns] [MONITOR] start asserted
[43213000 ns] [MONITOR] start asserted
[43218000 ns] [MONITOR] start asserted
[43223000 ns] [MONITOR] start asserted
[43228000 ns] [MONITOR] start asserted
[43233000 ns] [MONITOR] start asserted
[43238000 ns] [MONITOR] start asserted
[43243000 ns] [MONITOR] start asserted
[43248000 ns] [MONITOR] start asserted
[43253000 ns] [MONITOR] start asserted
[43258000 ns] [MONITOR] start asserted
[43263000 ns] [MONITOR] start asserted
[43268000 ns] [MONITOR] start asserted
[43273000 ns] [MONITOR] start asserted
[43278000 ns] [MONITOR] start asserted
[43283000 ns] [MONITOR] start asserted
[43288000 ns] [MONITOR] start asserted
[43293000 ns] [MONITOR] start asserted
[43298000 ns] [MONITOR] start asserted
[43303000 ns] [MONITOR] start asserted
[43308000 ns] [MONITOR] start asserted
[43313000 ns] [MONITOR] start asserted
[43318000 ns] [MONITOR] start asserted
[43323000 ns] [MONITOR] start asserted
[43328000 ns] [MONITOR] start asserted
[43333000 ns] [MONITOR] start asserted
[43338000 ns] [MONITOR] start asserted
[43343000 ns] [MONITOR] start asserted
[43348000 ns] [MONITOR] start asserted
[43353000 ns] [MONITOR] start asserted
[43358000 ns] [MONITOR] start asserted
[43363000 ns] [MONITOR] start asserted
[43368000 ns] [MONITOR] start asserted
[43373000 ns] [MONITOR] start asserted
[43378000 ns] [MONITOR] start asserted
[43383000 ns] [MONITOR] start asserted
[43388000 ns] [MONITOR] start asserted
[43393000 ns] [MONITOR] start asserted
[43398000 ns] [MONITOR] start asserted
[43403000 ns] [MONITOR] start asserted
[43408000 ns] [MONITOR] start asserted
[43413000 ns] [MONITOR] start asserted
[43418000 ns] [MONITOR] start asserted
[43423000 ns] [MONITOR] start asserted
[43428000 ns] [MONITOR] start asserted
[43433000 ns] [MONITOR] start asserted
[43438000 ns] [MONITOR] start asserted
[43443000 ns] [MONITOR] start asserted
[43448000 ns] [MONITOR] start asserted
[43453000 ns] [MONITOR] start asserted
[43458000 ns] [MONITOR] start asserted
[43463000 ns] [MONITOR] start asserted
[43468000 ns] [MONITOR] start asserted
[43473000 ns] [MONITOR] start asserted
[43478000 ns] [MONITOR] start asserted
[43483000 ns] [MONITOR] start asserted
[43488000 ns] [MONITOR] start asserted
[43493000 ns] [MONITOR] start asserted
[43498000 ns] [MONITOR] start asserted
[43503000 ns] [MONITOR] start asserted
[43508000 ns] [MONITOR] start asserted
[43513000 ns] [MONITOR] start asserted
[43518000 ns] [MONITOR] start asserted
[43523000 ns] [MONITOR] start asserted
[43528000 ns] [MONITOR] start asserted
[43533000 ns] [MONITOR] start asserted
[43538000 ns] [MONITOR] start asserted
[43543000 ns] [MONITOR] start asserted
[43548000 ns] [MONITOR] start asserted
[43553000 ns] [MONITOR] start asserted
[43558000 ns] [MONITOR] start asserted
[43563000 ns] [MONITOR] start asserted
[43568000 ns] [MONITOR] start asserted
[43573000 ns] [MONITOR] start asserted
[43578000 ns] [MONITOR] start asserted
[43583000 ns] [MONITOR] start asserted
[43588000 ns] [MONITOR] start asserted
[43593000 ns] [MONITOR] start asserted
[43598000 ns] [MONITOR] start asserted
[43603000 ns] [MONITOR] start asserted
[43608000 ns] [MONITOR] start asserted
[43613000 ns] [MONITOR] start asserted
[43618000 ns] [MONITOR] start asserted
[43623000 ns] [MONITOR] start asserted
[43628000 ns] [MONITOR] start asserted
[43633000 ns] [MONITOR] start asserted
[43638000 ns] [MONITOR] start asserted
[43643000 ns] [MONITOR] start asserted
[43648000 ns] [MONITOR] start asserted
[43653000 ns] [MONITOR] start asserted
[43658000 ns] [MONITOR] start asserted
[43663000 ns] [MONITOR] start asserted
[43668000 ns] [MONITOR] start asserted
[43673000 ns] [MONITOR] start asserted
[43678000 ns] [MONITOR] start asserted
[43683000 ns] [MONITOR] start asserted
[43688000 ns] [MONITOR] start asserted
[43693000 ns] [MONITOR] start asserted
[43698000 ns] [MONITOR] start asserted
[43703000 ns] [MONITOR] start asserted
[43708000 ns] [MONITOR] start asserted
[43713000 ns] [MONITOR] start asserted
[43718000 ns] [MONITOR] start asserted
[43723000 ns] [MONITOR] start asserted
[43728000 ns] [MONITOR] start asserted
[43733000 ns] [MONITOR] start asserted
[43738000 ns] [MONITOR] start asserted
[43743000 ns] [MONITOR] start asserted
[43748000 ns] [MONITOR] start asserted
[43753000 ns] Waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[43753000 ns] [MONITOR] start asserted
[43758000 ns] [MONITOR] start asserted
[43763000 ns] [MONITOR] start asserted
[43768000 ns] [MONITOR] start asserted
[43773000 ns] [MONITOR] start asserted
[43778000 ns] [MONITOR] start asserted
[43783000 ns] [MONITOR] start asserted
[43788000 ns] [MONITOR] start asserted
[43793000 ns] [MONITOR] start asserted
[43798000 ns] [MONITOR] start asserted
[43803000 ns] [MONITOR] start asserted
[43808000 ns] [MONITOR] start asserted
[43813000 ns] [MONITOR] start asserted
[43818000 ns] [MONITOR] start asserted
[43823000 ns] [MONITOR] start asserted
[43828000 ns] [MONITOR] start asserted
[43833000 ns] [MONITOR] start asserted
[43838000 ns] [MONITOR] start asserted
[43843000 ns] [MONITOR] start asserted
[43848000 ns] [MONITOR] start asserted
[43853000 ns] [MONITOR] start asserted
[43858000 ns] [MONITOR] start asserted
[43863000 ns] [MONITOR] start asserted
[43868000 ns] [MONITOR] start asserted
[43873000 ns] [MONITOR] start asserted
[43878000 ns] [MONITOR] start asserted
[43883000 ns] [MONITOR] start asserted
[43888000 ns] [MONITOR] start asserted
[43893000 ns] [MONITOR] start asserted
[43898000 ns] [MONITOR] start asserted
[43903000 ns] [MONITOR] start asserted
[43908000 ns] [MONITOR] start asserted
[43913000 ns] [MONITOR] start asserted
[43918000 ns] [MONITOR] start asserted
[43923000 ns] [MONITOR] start asserted
[43928000 ns] [MONITOR] start asserted
[43933000 ns] [MONITOR] start asserted
[43938000 ns] [MONITOR] start asserted
[43943000 ns] [MONITOR] start asserted
[43948000 ns] [MONITOR] start asserted
[43953000 ns] [MONITOR] start asserted
[43958000 ns] [MONITOR] start asserted
[43963000 ns] [MONITOR] start asserted
[43968000 ns] [MONITOR] start asserted
[43973000 ns] [MONITOR] start asserted
[43978000 ns] [MONITOR] start asserted
[43983000 ns] [MONITOR] start asserted
[43988000 ns] [MONITOR] start asserted
[43993000 ns] [MONITOR] start asserted
[43998000 ns] [MONITOR] start asserted
[44003000 ns] [MONITOR] start asserted
[44008000 ns] [MONITOR] start asserted
[44013000 ns] [MONITOR] start asserted
[44018000 ns] [MONITOR] start asserted
[44023000 ns] [MONITOR] start asserted
[44028000 ns] [MONITOR] start asserted
[44033000 ns] [MONITOR] start asserted
[44038000 ns] [MONITOR] start asserted
[44043000 ns] [MONITOR] start asserted
[44048000 ns] [MONITOR] start asserted
[44053000 ns] [MONITOR] start asserted
[44058000 ns] [MONITOR] start asserted
[44063000 ns] [MONITOR] start asserted
[44068000 ns] [MONITOR] start asserted
[44073000 ns] [MONITOR] start asserted
[44078000 ns] [MONITOR] start asserted
[44083000 ns] [MONITOR] start asserted
[44088000 ns] [MONITOR] start asserted
[44093000 ns] [MONITOR] start asserted
[44098000 ns] [MONITOR] start asserted
[44103000 ns] [MONITOR] start asserted
[44108000 ns] [MONITOR] start asserted
[44113000 ns] [MONITOR] start asserted
[44118000 ns] [MONITOR] start asserted
[44123000 ns] [MONITOR] start asserted
[44128000 ns] [MONITOR] start asserted
[44133000 ns] [MONITOR] start asserted
[44138000 ns] [MONITOR] start asserted
[44143000 ns] [MONITOR] start asserted
[44148000 ns] [MONITOR] start asserted
[44153000 ns] [MONITOR] start asserted
[44158000 ns] [MONITOR] start asserted
[44163000 ns] [MONITOR] start asserted
[44168000 ns] [MONITOR] start asserted
[44173000 ns] [MONITOR] start asserted
[44178000 ns] [MONITOR] start asserted
[44183000 ns] [MONITOR] start asserted
[44188000 ns] [MONITOR] start asserted
[44193000 ns] [MONITOR] start asserted
[44198000 ns] [MONITOR] start asserted
[44203000 ns] [MONITOR] start asserted
[44208000 ns] [MONITOR] start asserted
[44213000 ns] [MONITOR] start asserted
[44218000 ns] [MONITOR] start asserted
[44223000 ns] [MONITOR] start asserted
[44228000 ns] [MONITOR] start asserted
[44233000 ns] [MONITOR] start asserted
[44238000 ns] [MONITOR] start asserted
[44243000 ns] [MONITOR] start asserted
[44248000 ns] [MONITOR] start asserted
[44253000 ns] [MONITOR] start asserted
[44258000 ns] [MONITOR] start asserted
[44263000 ns] [MONITOR] start asserted
[44268000 ns] [MONITOR] start asserted
[44273000 ns] [MONITOR] start asserted
[44278000 ns] [MONITOR] start asserted
[44283000 ns] [MONITOR] start asserted
[44288000 ns] [MONITOR] start asserted
[44293000 ns] [MONITOR] start asserted
[44298000 ns] [MONITOR] start asserted
[44303000 ns] [MONITOR] start asserted
[44308000 ns] [MONITOR] start asserted
[44313000 ns] [MONITOR] start asserted
[44318000 ns] [MONITOR] start asserted
[44323000 ns] [MONITOR] start asserted
[44328000 ns] [MONITOR] start asserted
[44333000 ns] [MONITOR] start asserted
[44338000 ns] [MONITOR] start asserted
[44343000 ns] [MONITOR] start asserted
[44348000 ns] [MONITOR] start asserted
[44353000 ns] [MONITOR] start asserted
[44358000 ns] [MONITOR] start asserted
[44363000 ns] [MONITOR] start asserted
[44368000 ns] [MONITOR] start asserted
[44373000 ns] [MONITOR] start asserted
[44378000 ns] [MONITOR] start asserted
[44383000 ns] [MONITOR] start asserted
[44388000 ns] [MONITOR] start asserted
[44393000 ns] [MONITOR] start asserted
[44398000 ns] [MONITOR] start asserted
[44403000 ns] [MONITOR] start asserted
[44408000 ns] [MONITOR] start asserted
[44413000 ns] [MONITOR] start asserted
[44418000 ns] [MONITOR] start asserted
[44423000 ns] [MONITOR] start asserted
[44428000 ns] [MONITOR] start asserted
[44433000 ns] [MONITOR] start asserted
[44438000 ns] [MONITOR] start asserted
[44443000 ns] [MONITOR] start asserted
[44448000 ns] [MONITOR] start asserted
[44453000 ns] [MONITOR] start asserted
[44458000 ns] [MONITOR] start asserted
[44463000 ns] [MONITOR] start asserted
[44468000 ns] [MONITOR] start asserted
[44473000 ns] [MONITOR] start asserted
[44478000 ns] [MONITOR] start asserted
[44483000 ns] [MONITOR] start asserted
[44488000 ns] [MONITOR] start asserted
[44493000 ns] [MONITOR] start asserted
[44498000 ns] [MONITOR] start asserted
[44503000 ns] [MONITOR] start asserted
[44508000 ns] [MONITOR] start asserted
[44513000 ns] [MONITOR] start asserted
[44518000 ns] [MONITOR] start asserted
[44523000 ns] [MONITOR] start asserted
[44528000 ns] [MONITOR] start asserted
[44533000 ns] [MONITOR] start asserted
[44538000 ns] [MONITOR] start asserted
[44543000 ns] [MONITOR] start asserted
[44548000 ns] [MONITOR] start asserted
[44553000 ns] [MONITOR] start asserted
[44558000 ns] [MONITOR] start asserted
[44563000 ns] [MONITOR] start asserted
[44568000 ns] [MONITOR] start asserted
[44573000 ns] [MONITOR] start asserted
[44578000 ns] [MONITOR] start asserted
[44583000 ns] [MONITOR] start asserted
[44588000 ns] [MONITOR] start asserted
[44593000 ns] [MONITOR] start asserted
[44598000 ns] [MONITOR] start asserted
[44603000 ns] [MONITOR] start asserted
[44608000 ns] [MONITOR] start asserted
[44613000 ns] [MONITOR] start asserted
[44618000 ns] [MONITOR] start asserted
[44623000 ns] [MONITOR] start asserted
[44628000 ns] [MONITOR] start asserted
[44633000 ns] [MONITOR] start asserted
[44638000 ns] [MONITOR] start asserted
[44643000 ns] [MONITOR] start asserted
[44648000 ns] [MONITOR] start asserted
[44653000 ns] [MONITOR] start asserted
[44658000 ns] [MONITOR] start asserted
[44663000 ns] [MONITOR] start asserted
[44668000 ns] [MONITOR] start asserted
[44673000 ns] [MONITOR] start asserted
[44678000 ns] [MONITOR] start asserted
[44683000 ns] [MONITOR] start asserted
[44688000 ns] [MONITOR] start asserted
[44693000 ns] [MONITOR] start asserted
[44698000 ns] [MONITOR] start asserted
[44703000 ns] [MONITOR] start asserted
[44708000 ns] [MONITOR] start asserted
[44713000 ns] [MONITOR] start asserted
[44718000 ns] [MONITOR] start asserted
[44723000 ns] [MONITOR] start asserted
[44728000 ns] [MONITOR] start asserted
[44733000 ns] [MONITOR] start asserted
[44738000 ns] [MONITOR] start asserted
[44743000 ns] [MONITOR] start asserted
[44748000 ns] [MONITOR] start asserted
[44753000 ns] Waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[44753000 ns] [MONITOR] start asserted
[44758000 ns] [MONITOR] start asserted
[44763000 ns] [MONITOR] start asserted
[44768000 ns] [MONITOR] start asserted
[44773000 ns] [MONITOR] start asserted
[44778000 ns] [MONITOR] start asserted
[44783000 ns] [MONITOR] start asserted
[44788000 ns] [MONITOR] start asserted
[44793000 ns] [MONITOR] start asserted
[44798000 ns] [MONITOR] start asserted
[44803000 ns] [MONITOR] start asserted
[44808000 ns] [MONITOR] start asserted
[44813000 ns] [MONITOR] start asserted
[44818000 ns] [MONITOR] start asserted
[44823000 ns] [MONITOR] start asserted
[44828000 ns] [MONITOR] start asserted
[44833000 ns] [MONITOR] start asserted
[44838000 ns] [MONITOR] start asserted
[44843000 ns] [MONITOR] start asserted
[44848000 ns] [MONITOR] start asserted
[44853000 ns] [MONITOR] start asserted
[44858000 ns] [MONITOR] start asserted
[44863000 ns] [MONITOR] start asserted
[44868000 ns] [MONITOR] start asserted
[44873000 ns] [MONITOR] start asserted
[44878000 ns] [MONITOR] start asserted
[44883000 ns] [MONITOR] start asserted
[44888000 ns] [MONITOR] start asserted
[44893000 ns] [MONITOR] start asserted
[44898000 ns] [MONITOR] start asserted
[44903000 ns] [MONITOR] start asserted
[44908000 ns] [MONITOR] start asserted
[44913000 ns] [MONITOR] start asserted
[44918000 ns] [MONITOR] start asserted
[44923000 ns] [MONITOR] start asserted
[44928000 ns] [MONITOR] start asserted
[44933000 ns] [MONITOR] start asserted
[44938000 ns] [MONITOR] start asserted
[44943000 ns] [MONITOR] start asserted
[44948000 ns] [MONITOR] start asserted
[44953000 ns] [MONITOR] start asserted
[44958000 ns] [MONITOR] start asserted
[44963000 ns] [MONITOR] start asserted
[44968000 ns] [MONITOR] start asserted
[44973000 ns] [MONITOR] start asserted
[44978000 ns] [MONITOR] start asserted
[44983000 ns] [MONITOR] start asserted
[44988000 ns] [MONITOR] start asserted
[44993000 ns] [MONITOR] start asserted
[44998000 ns] [MONITOR] start asserted
[45003000 ns] [MONITOR] start asserted
[45008000 ns] [MONITOR] start asserted
[45013000 ns] [MONITOR] start asserted
[45018000 ns] [MONITOR] start asserted
[45023000 ns] [MONITOR] start asserted
[45028000 ns] [MONITOR] start asserted
[45033000 ns] [MONITOR] start asserted
[45038000 ns] [MONITOR] start asserted
[45043000 ns] [MONITOR] start asserted
[45048000 ns] [MONITOR] start asserted
[45053000 ns] [MONITOR] start asserted
[45058000 ns] [MONITOR] start asserted
[45063000 ns] [MONITOR] start asserted
[45068000 ns] [MONITOR] start asserted
[45073000 ns] [MONITOR] start asserted
[45078000 ns] [MONITOR] start asserted
[45083000 ns] [MONITOR] start asserted
[45088000 ns] [MONITOR] start asserted
[45093000 ns] [MONITOR] start asserted
[45098000 ns] [MONITOR] start asserted
[45103000 ns] [MONITOR] start asserted
[45108000 ns] [MONITOR] start asserted
[45113000 ns] [MONITOR] start asserted
[45118000 ns] [MONITOR] start asserted
[45123000 ns] [MONITOR] start asserted
[45128000 ns] [MONITOR] start asserted
[45133000 ns] [MONITOR] start asserted
[45138000 ns] [MONITOR] start asserted
[45143000 ns] [MONITOR] start asserted
[45148000 ns] [MONITOR] start asserted
[45153000 ns] [MONITOR] start asserted
[45158000 ns] [MONITOR] start asserted
[45163000 ns] [MONITOR] start asserted
[45168000 ns] [MONITOR] start asserted
[45173000 ns] [MONITOR] start asserted
[45178000 ns] [MONITOR] start asserted
[45183000 ns] [MONITOR] start asserted
[45188000 ns] [MONITOR] start asserted
[45193000 ns] [MONITOR] start asserted
[45198000 ns] [MONITOR] start asserted
[45203000 ns] [MONITOR] start asserted
[45208000 ns] [MONITOR] start asserted
[45213000 ns] [MONITOR] start asserted
[45218000 ns] [MONITOR] start asserted
[45223000 ns] [MONITOR] start asserted
[45228000 ns] [MONITOR] start asserted
[45233000 ns] [MONITOR] start asserted
[45238000 ns] [MONITOR] start asserted
[45243000 ns] [MONITOR] start asserted
[45248000 ns] [MONITOR] start asserted
[45253000 ns] [MONITOR] start asserted
[45258000 ns] [MONITOR] start asserted
[45263000 ns] [MONITOR] start asserted
[45268000 ns] [MONITOR] start asserted
[45273000 ns] [MONITOR] start asserted
[45278000 ns] [MONITOR] start asserted
[45283000 ns] [MONITOR] start asserted
[45288000 ns] [MONITOR] start asserted
[45293000 ns] [MONITOR] start asserted
[45298000 ns] [MONITOR] start asserted
[45303000 ns] [MONITOR] start asserted
[45308000 ns] [MONITOR] start asserted
[45313000 ns] [MONITOR] start asserted
[45318000 ns] [MONITOR] start asserted
[45323000 ns] [MONITOR] start asserted
[45328000 ns] [MONITOR] start asserted
[45333000 ns] [MONITOR] start asserted
[45338000 ns] [MONITOR] start asserted
[45343000 ns] [MONITOR] start asserted
[45348000 ns] [MONITOR] start asserted
[45353000 ns] [MONITOR] start asserted
[45358000 ns] [MONITOR] start asserted
[45363000 ns] [MONITOR] start asserted
[45368000 ns] [MONITOR] start asserted
[45373000 ns] [MONITOR] start asserted
[45378000 ns] [MONITOR] start asserted
[45383000 ns] [MONITOR] start asserted
[45388000 ns] [MONITOR] start asserted
[45393000 ns] [MONITOR] start asserted
[45398000 ns] [MONITOR] start asserted
[45403000 ns] [MONITOR] start asserted
[45408000 ns] [MONITOR] start asserted
[45413000 ns] [MONITOR] start asserted
[45418000 ns] [MONITOR] start asserted
[45423000 ns] [MONITOR] start asserted
[45428000 ns] [MONITOR] start asserted
[45433000 ns] [MONITOR] start asserted
[45438000 ns] [MONITOR] start asserted
[45443000 ns] [MONITOR] start asserted
[45448000 ns] [MONITOR] start asserted
[45453000 ns] [MONITOR] start asserted
[45458000 ns] [MONITOR] start asserted
[45463000 ns] [MONITOR] start asserted
[45468000 ns] [MONITOR] start asserted
[45473000 ns] [MONITOR] start asserted
[45478000 ns] [MONITOR] start asserted
[45483000 ns] [MONITOR] start asserted
[45488000 ns] [MONITOR] start asserted
[45493000 ns] [MONITOR] start asserted
[45498000 ns] [MONITOR] start asserted
[45503000 ns] [MONITOR] start asserted
[45508000 ns] [MONITOR] start asserted
[45513000 ns] [MONITOR] start asserted
[45518000 ns] [MONITOR] start asserted
[45523000 ns] [MONITOR] start asserted
[45528000 ns] [MONITOR] start asserted
[45533000 ns] [MONITOR] start asserted
[45538000 ns] [MONITOR] start asserted
[45543000 ns] [MONITOR] start asserted
[45548000 ns] [MONITOR] start asserted
[45553000 ns] [MONITOR] start asserted
[45558000 ns] [MONITOR] start asserted
[45563000 ns] [MONITOR] start asserted
[45568000 ns] [MONITOR] start asserted
[45573000 ns] [MONITOR] start asserted
[45578000 ns] [MONITOR] start asserted
[45583000 ns] [MONITOR] start asserted
[45588000 ns] [MONITOR] start asserted
[45593000 ns] [MONITOR] start asserted
[45598000 ns] [MONITOR] start asserted
[45603000 ns] [MONITOR] start asserted
[45608000 ns] [MONITOR] start asserted
[45613000 ns] [MONITOR] start asserted
[45618000 ns] [MONITOR] start asserted
[45623000 ns] [MONITOR] start asserted
[45628000 ns] [MONITOR] start asserted
[45633000 ns] [MONITOR] start asserted
[45638000 ns] [MONITOR] start asserted
[45643000 ns] [MONITOR] start asserted
[45648000 ns] [MONITOR] start asserted
[45653000 ns] [MONITOR] start asserted
[45658000 ns] [MONITOR] start asserted
[45663000 ns] [MONITOR] start asserted
[45668000 ns] [MONITOR] start asserted
[45673000 ns] [MONITOR] start asserted
[45678000 ns] [MONITOR] start asserted
[45683000 ns] [MONITOR] start asserted
[45688000 ns] [MONITOR] start asserted
[45693000 ns] [MONITOR] start asserted
[45698000 ns] [MONITOR] start asserted
[45703000 ns] [MONITOR] start asserted
[45708000 ns] [MONITOR] start asserted
[45713000 ns] [MONITOR] start asserted
[45718000 ns] [MONITOR] start asserted
[45723000 ns] [MONITOR] start asserted
[45728000 ns] [MONITOR] start asserted
[45733000 ns] [MONITOR] start asserted
[45738000 ns] [MONITOR] start asserted
[45743000 ns] [MONITOR] start asserted
[45748000 ns] [MONITOR] start asserted
[45753000 ns] Waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45753000 ns] [MONITOR] start asserted
[45758000 ns] [MONITOR] start asserted
[45763000 ns] [MONITOR] start asserted
[45768000 ns] [MONITOR] start asserted
[45773000 ns] [MONITOR] start asserted
[45778000 ns] [MONITOR] start asserted
[45783000 ns] [MONITOR] start asserted
[45788000 ns] [MONITOR] start asserted
[45793000 ns] [MONITOR] start asserted
[45798000 ns] [MONITOR] start asserted
[45803000 ns] [MONITOR] start asserted
[45808000 ns] [MONITOR] start asserted
[45813000 ns] [MONITOR] start asserted
[45818000 ns] [MONITOR] start asserted
[45823000 ns] [MONITOR] start asserted
[45828000 ns] [MONITOR] start asserted
[45833000 ns] [MONITOR] start asserted
[45838000 ns] [MONITOR] start asserted
[45843000 ns] [MONITOR] start asserted
[45848000 ns] [MONITOR] start asserted
[45853000 ns] [MONITOR] start asserted
[45858000 ns] [MONITOR] start asserted
[45863000 ns] [MONITOR] start asserted
[45868000 ns] [MONITOR] start asserted
[45873000 ns] [MONITOR] start asserted
[45878000 ns] [MONITOR] start asserted
[45883000 ns] [MONITOR] start asserted
[45888000 ns] [MONITOR] start asserted
[45893000 ns] [MONITOR] start asserted
[45898000 ns] [MONITOR] start asserted
[45903000 ns] [MONITOR] start asserted
[45908000 ns] [MONITOR] start asserted
[45913000 ns] [MONITOR] start asserted
[45918000 ns] [MONITOR] start asserted
[45923000 ns] [MONITOR] start asserted
[45928000 ns] [MONITOR] start asserted
[45933000 ns] [MONITOR] start asserted
[45938000 ns] [MONITOR] start asserted
[45943000 ns] [MONITOR] start asserted
[45948000 ns] [MONITOR] start asserted
[45953000 ns] [MONITOR] start asserted
[45958000 ns] [MONITOR] start asserted
[45963000 ns] [MONITOR] start asserted
[45968000 ns] [MONITOR] start asserted
[45973000 ns] Output detected

[45973000 ns] ========== OUTPUT RECEIVED ==========
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45973000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9177
  Total Time       : 45.88 μs
================================================================================

[45973000 ns] [MONITOR] ap_done: 0 -> 1
[45973000 ns] [MONITOR] output_valid: 0 -> 1
[45973000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45978000 ns] [MONITOR] ap_done: 1 -> 0
[45978000 ns] [MONITOR] output_valid: 1 -> 0
$finish called at time : 46022500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 248
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:25 ; elapsed = 00:00:16 . Memory (MB): peak = 8414.609 ; gain = 0.000 ; free physical = 959 ; free virtual = 7436
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[88000 ns] Starting inference...
[88000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[93000 ns] [MONITOR] ap_idle: 1 -> 0
[103000 ns] START asserted, transmitting data...

[103000 ns] ========== INPUT DATA TRANSMISSION ==========
[103000 ns] Transmitting 1024 pixels via AXI Stream...
[108000 ns] First pixel accepted, continuing...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:00:19 . Memory (MB): peak = 8422.605 ; gain = 7.996 ; free physical = 911 ; free virtual = 7434
run 50us
[7708000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[15388000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[23068000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[30748000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30753000 ns] All 1024 pixels transmitted

[30753000 ns] ========== COMPUTATION PHASE ==========
[30753000 ns] Waiting for output or done signal...
[30833000 ns] [MONITOR] ap_ready: 0 -> 1
[30838000 ns] [MONITOR] ap_ready: 1 -> 0
[31753000 ns] Waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[32753000 ns] Waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[33753000 ns] Waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[34753000 ns] Waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[35753000 ns] Waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[36753000 ns] Waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[37753000 ns] Waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[38753000 ns] Waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[39753000 ns] Waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[40753000 ns] Waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[41753000 ns] Waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[42753000 ns] Waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[43753000 ns] Waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[44753000 ns] Waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[45753000 ns] Waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45973000 ns] Output detected

[45973000 ns] ========== OUTPUT RECEIVED ==========
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45973000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9177
  Total Time       : 45.88 μs
================================================================================

[45973000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[45973000 ns] [MONITOR] ap_done: 0 -> 1
[45973000 ns] [MONITOR] output_valid: 0 -> 1
[45973000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45978000 ns] [MONITOR] ap_done: 1 -> 0
[45978000 ns] [MONITOR] output_valid: 1 -> 0
$finish called at time : 46022500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 249
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:26 ; elapsed = 00:00:16 . Memory (MB): peak = 8442.617 ; gain = 0.000 ; free physical = 849 ; free virtual = 7369
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[78000 ns] Starting inference...

[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Transmitting 1024 pixels via AXI Stream...
[78000 ns] START asserted, first pixel presented
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] First pixel accepted, continuing...
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:28 ; elapsed = 00:00:19 . Memory (MB): peak = 8442.617 ; gain = 0.000 ; free physical = 875 ; free virtual = 7380
run 50us
[7683000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[15363000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[23043000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[30723000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30728000 ns] All 1024 pixels transmitted

[30728000 ns] ========== COMPUTATION PHASE ==========
[30728000 ns] Waiting for output or done signal...
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[31728000 ns] Waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[32728000 ns] Waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[33728000 ns] Waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[34728000 ns] Waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[35728000 ns] Waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[36728000 ns] Waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[37728000 ns] Waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[38728000 ns] Waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[39728000 ns] Waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[40728000 ns] Waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[41728000 ns] Waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[42728000 ns] Waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[43728000 ns] Waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[44728000 ns] Waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[45728000 ns] Waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45948000 ns] Output detected

[45948000 ns] ========== OUTPUT RECEIVED ==========
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45948000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9174
  Total Time       : 45.87 μs
================================================================================

[45948000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] output_valid: 1 -> 0
$finish called at time : 45997500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:24 ; elapsed = 00:00:17 . Memory (MB): peak = 8464.617 ; gain = 0.000 ; free physical = 1505 ; free virtual = 7406
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[78000 ns] Starting inference...

[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Transmitting 1024 pixels via AXI Stream...
[78000 ns] START asserted, first pixel presented
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] First pixel accepted, continuing...
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:26 ; elapsed = 00:00:19 . Memory (MB): peak = 8485.605 ; gain = 20.988 ; free physical = 1437 ; free virtual = 7386
run 50us
[7683000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[15363000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[23043000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[30723000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted

[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] Waiting for output or done signal...
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[31808000 ns] Waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[32808000 ns] Waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[33808000 ns] Waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[34808000 ns] Waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[35808000 ns] Waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[36808000 ns] Waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[37808000 ns] Waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[38808000 ns] Waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[39808000 ns] Waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[40808000 ns] Waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[41808000 ns] Waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[42808000 ns] Waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[43808000 ns] Waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[44808000 ns] Waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[45808000 ns] Waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45948000 ns] Output detected

[45948000 ns] ========== OUTPUT RECEIVED ==========
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45948000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9174
  Total Time       : 45.87 μs
================================================================================

[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_valid: 1 -> 0
$finish called at time : 45997500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 258
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property source_mgmt_mode DisplayOnly [current_project]
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW_stream'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW_stream' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_stream_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_stream_behav
execute_script: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 8515.934 ; gain = 0.000 ; free physical = 804 ; free virtual = 7320
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_stream_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW_stream} -tclbatch {tb_CNN4HW_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Multi-Sample Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 1340
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Hex File Dir    : /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] CSV output file opened: /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
  IP Status: idle=1 ready=0

[73000 ns] ========== STARTING STREAMING TEST ==========
Processing 1340 samples...

[73000 ns] ========== SAMPLE 0/1339 ==========
[73000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
[73000 ns] Data loaded (first pixel: 0x0002)
[73000 ns] IP is idle, starting inference
[103000 ns] Transmitting 1024 pixels...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:19 . Memory (MB): peak = 8870.762 ; gain = 362.145 ; free physical = 602 ; free virtual = 7165
run 600us
[30753000 ns] All 1024 pixels transmitted
[30753000 ns] Waiting for output...
[45973000 ns] OUTPUT: 0.999023 (0x3ff0) | Latency: 9177 cycles (45.88 us)
[45998000 ns] ========== SAMPLE 1/1339 ==========
[45998000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample1.hex
[45998000 ns] Data loaded (first pixel: 0xff2c)
[45998000 ns] Waiting for IP to become idle...
close_sim
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim -force
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW_stream'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW_stream' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_stream_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_stream_behav
execute_script: Time (s): cpu = 00:01:23 ; elapsed = 00:00:16 . Memory (MB): peak = 8964.223 ; gain = 0.000 ; free physical = 863 ; free virtual = 7184
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_stream_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW_stream} -tclbatch {tb_CNN4HW_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Multi-Sample Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 1340
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Hex File Dir    : /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] CSV output file opened: /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
  IP Status: idle=1 ready=0

[73000 ns] ========== STARTING STREAMING TEST ==========
Processing 1340 samples...

[73000 ns] ========== SAMPLE 0/1339 ==========
[73000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
[73000 ns] Data loaded (first pixel: 0x0002)
[73000 ns] IP is idle, starting inference
[103000 ns] Transmitting 1024 pixels...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:25 ; elapsed = 00:00:19 . Memory (MB): peak = 8983.219 ; gain = 18.996 ; free physical = 739 ; free virtual = 7109
run 600us
[30753000 ns] All 1024 pixels transmitted
[30753000 ns] Waiting for output...
[45973000 ns] OUTPUT: 0.999023 (0x3ff0) | Latency: 9177 cycles (45.88 us)
[45998000 ns] ========== SAMPLE 1/1339 ==========
[45998000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample1.hex
[45998000 ns] Data loaded (first pixel: 0xff2c)
[45998000 ns] Waiting for IP to become idle...
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:25 ; elapsed = 00:00:17 . Memory (MB): peak = 8983.219 ; gain = 0.000 ; free physical = 986 ; free virtual = 7228
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[78000 ns] Starting inference...

[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Transmitting 1024 pixels via AXI Stream...
[78000 ns] START asserted, first pixel presented
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] First pixel accepted, continuing...
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:00:20 . Memory (MB): peak = 8983.219 ; gain = 0.000 ; free physical = 994 ; free virtual = 7250
run 60us
[7683000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[15363000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[23043000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[30723000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted

[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] Waiting for output or done signal...
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[31808000 ns] Waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[32808000 ns] Waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[33808000 ns] Waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[34808000 ns] Waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[35808000 ns] Waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[36808000 ns] Waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[37808000 ns] Waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[38808000 ns] Waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[39808000 ns] Waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[40808000 ns] Waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[41808000 ns] Waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[42808000 ns] Waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[43808000 ns] Waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[44808000 ns] Waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[45808000 ns] Waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45948000 ns] Output detected

[45948000 ns] ========== OUTPUT RECEIVED ==========
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45948000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9174
  Total Time       : 45.87 μs
================================================================================

[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_valid: 1 -> 0
$finish called at time : 45997500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 258
close+sim
invalid command name "close+sim"
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW_stream'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW_stream' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_stream_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_stream_behav
execute_script: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9001.230 ; gain = 0.000 ; free physical = 1191 ; free virtual = 7400
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_stream_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW_stream} -tclbatch {tb_CNN4HW_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Multi-Sample Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 1340
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Hex File Dir    : /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] CSV output file opened: /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
  IP Status: idle=1 ready=0

[73000 ns] ========== STARTING STREAMING TEST ==========
Processing 1340 samples...

[73000 ns] ========== SAMPLE 0/1339 ==========
[73000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
[73000 ns] Data loaded (first pixel: 0x0002)
[73000 ns] IP is idle, starting inference
[103000 ns] Transmitting 1024 pixels...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9001.230 ; gain = 0.000 ; free physical = 1156 ; free virtual = 7403
run 60us
[30753000 ns] All 1024 pixels transmitted
[30753000 ns] Waiting for output...
[45973000 ns] OUTPUT: 0.999023 (0x3ff0) | Latency: 9177 cycles (45.88 us)
[45998000 ns] ========== SAMPLE 1/1339 ==========
[45998000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample1.hex
[45998000 ns] Data loaded (first pixel: 0xff2c)
[45998000 ns] Waiting for IP to become idle...
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW_stream'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW_stream' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_stream_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_stream_behav
execute_script: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9001.230 ; gain = 0.000 ; free physical = 1143 ; free virtual = 7375
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_stream_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW_stream} -tclbatch {tb_CNN4HW_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Multi-Sample Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 1340
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Hex File Dir    : /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] CSV output file opened: /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
  IP Status: idle=1 ready=0

[73000 ns] ========== STARTING STREAMING TEST ==========
Processing 1340 samples...

[73000 ns] ========== SAMPLE 0/1339 ==========
[73000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
[73000 ns] Data loaded (first pixel: 0x0002)
[73000 ns] IP is idle, starting inference
[103000 ns] Transmitting 1024 pixels...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:25 ; elapsed = 00:00:19 . Memory (MB): peak = 9001.230 ; gain = 0.000 ; free physical = 1053 ; free virtual = 7332
run 60us
[30753000 ns] All 1024 pixels transmitted
[30753000 ns] Waiting for output...
[45973000 ns] OUTPUT: 0.999023 (0x3ff0) | Latency: 9177 cycles (45.88 us)
[45998000 ns] ========== SAMPLE 1/1339 ==========
[45998000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample1.hex
[45998000 ns] Data loaded (first pixel: 0xff2c)
[45998000 ns] Waiting for IP to become idle...
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW_stream'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW_stream' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_stream_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_stream_behav
execute_script: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9001.230 ; gain = 0.000 ; free physical = 1121 ; free virtual = 7381
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_stream_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW_stream} -tclbatch {tb_CNN4HW_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Multi-Sample Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 1340
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Hex File Dir    : /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] CSV output file opened: /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
  IP Status: idle=1 ready=0

[73000 ns] ========== STARTING STREAMING TEST ==========
Processing 1340 samples...

[73000 ns] ========== SAMPLE 0/1339 ==========
[73000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
[73000 ns] Data loaded (first pixel: 0x0002)
[73000 ns] IP is idle, starting inference
[103000 ns] Transmitting 1024 pixels...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9015.348 ; gain = 14.117 ; free physical = 1035 ; free virtual = 7340
run 80us
[30753000 ns] All 1024 pixels transmitted
[30753000 ns] Waiting for output...
[45973000 ns] OUTPUT: 0.999023 (0x3ff0) | Latency: 9177 cycles (45.88 us)
[45998000 ns] ========== SAMPLE 1/1339 ==========
[45998000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample1.hex
[45998000 ns] Data loaded (first pixel: 0xff2c)
[45998000 ns] Waiting for IP to become idle...
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW_stream'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW_stream' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_stream_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_stream_behav xil_defaultlib.tb_CNN4HW_stream xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_stream_behav
execute_script: Time (s): cpu = 00:01:23 ; elapsed = 00:00:16 . Memory (MB): peak = 9020.219 ; gain = 0.000 ; free physical = 1093 ; free virtual = 7360
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_stream_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW_stream} -tclbatch {tb_CNN4HW_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Multi-Sample Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 1340
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Hex File Dir    : /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] CSV output file opened: /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
  IP Status: idle=1 ready=0

[73000 ns] ========== STARTING STREAMING TEST ==========
Processing 1340 samples...

[73000 ns] ========== SAMPLE 0/1339 ==========
[73000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
[73000 ns] Data loaded (first pixel: 0x0002)
[73000 ns] IP is idle, starting inference
[103000 ns] Transmitting 1024 pixels...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:26 ; elapsed = 00:00:19 . Memory (MB): peak = 9040.215 ; gain = 19.996 ; free physical = 1000 ; free virtual = 7312
run 100us
[30753000 ns] All 1024 pixels transmitted
[30753000 ns] Waiting for output...
[45973000 ns] OUTPUT: 0.999023 (0x3ff0) | Latency: 9177 cycles (45.88 us)
[45998000 ns] ========== SAMPLE 1/1339 ==========
[45998000 ns] Loading:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample1.hex
[45998000 ns] Data loaded (first pixel: 0xff2c)
[45998000 ns] Waiting for IP to become idle...
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_files -from_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v -to_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v'
current_fileset -simset [ get_filesets sim_1 ]
delete_fileset [ get_filesets sim_2 ]
create_fileset -simset sim_2
WARNING: [filemgmt 20-1445] Cannot import file '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v' on top of itself. Importing a file from the imported source directory can cause this problem.
set_property SOURCE_SET sources_1 [get_filesets sim_2]
add_files -fileset sim_2 -norecurse -scan_for_includes /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v
import_files -fileset sim_2 -norecurse /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v' on top of itself. Importing a file from the imported source directory can cause this problem.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:24 ; elapsed = 00:00:16 . Memory (MB): peak = 9040.215 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7229
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Test data loaded
  First pixel : 0x0002
  Pixel[1]    : 0xfff1
  Pixel[10]   : 0x00b8
  Last pixel  : 0x0082
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[78000 ns] Starting inference...

[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Transmitting 1024 pixels via AXI Stream...
[78000 ns] START asserted, first pixel presented
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] First pixel accepted, continuing...
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:00:19 . Memory (MB): peak = 9078.223 ; gain = 38.008 ; free physical = 1135 ; free virtual = 7255
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_2 ]
set_property top tb_CNN4HW [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:24 ; elapsed = 00:00:16 . Memory (MB): peak = 9078.223 ; gain = 0.000 ; free physical = 1142 ; free virtual = 7288
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0 from:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
WARNING: File                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex referenced on /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_kernel_monitor_top.vh at line 6 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
[ERROR] Failed to load sample #0!
        File:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
$finish called at time : 72500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" Line 158
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9103.227 ; gain = 25.004 ; free physical = 1099 ; free virtual = 7270
run 100ns

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0 from:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
WARNING: File                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex referenced on /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_kernel_monitor_top.vh at line 6 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
[ERROR] Failed to load sample #0!
        File:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
$finish called at time : 72500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" Line 158
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 9123.238 ; gain = 0.000 ; free physical = 831 ; free virtual = 7193
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0 from:                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
WARNING: File                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex referenced on /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_kernel_monitor_top.vh at line 6 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
[ERROR] Failed to load sample #0!
        File:                                                            /home/work1/Work/CNN_iCube_FPGA_b/data/testhex/test_input_sample0.hex
$finish called at time : 72500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" Line 158
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:22 ; elapsed = 00:00:19 . Memory (MB): peak = 9140.230 ; gain = 16.992 ; free physical = 787 ; free virtual = 7203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 9141.230 ; gain = 0.000 ; free physical = 879 ; free virtual = 7325
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:22 ; elapsed = 00:00:19 . Memory (MB): peak = 9152.230 ; gain = 11.000 ; free physical = 851 ; free virtual = 7340
run 80us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] done=1 detected
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45953000 ns] IP returned to idle
[45953000 ns] ========== INFERENCE #0 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[45953000 ns] Loading sample #1...

[45953000 ns] ========== INFERENCE #1 ==========
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_valid: 1 -> 0
[45958000 ns] Starting inference for sample 1...
[45958000 ns] ========== INPUT DATA TRANSMISSION ==========
[45958000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[45963000 ns] [MONITOR] ap_idle: 1 -> 0
[76608000 ns] All 1024 pixels transmitted
[76608000 ns] Waiting for ready rising edge to deassert start...
[76688000 ns] ready rising edge detected, start deasserted (ready=1)
[76688000 ns] ========== COMPUTATION PHASE ==========
[76688000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[76688000 ns] [MONITOR] ap_ready: 0 -> 1
[76693000 ns] [MONITOR] ap_ready: 1 -> 0
run 50us
[91828000 ns] done=1 detected
[91828000 ns] [MONITOR] ap_done: 0 -> 1
[91828000 ns] [MONITOR] output_valid: 0 -> 1
[91828000 ns] [MONITOR] OUTPUT: data=0x3ff0
[91833000 ns] IP returned to idle
[91833000 ns] ========== INFERENCE #1 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[91833000 ns] Loading sample #2...

[91833000 ns] ========== INFERENCE #2 ==========
[91833000 ns] [MONITOR] ap_done: 1 -> 0
[91833000 ns] [MONITOR] ap_idle: 0 -> 1
[91833000 ns] [MONITOR] output_valid: 1 -> 0
[91838000 ns] Starting inference for sample 2...
[91838000 ns] ========== INPUT DATA TRANSMISSION ==========
[91838000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[91843000 ns] [MONITOR] ap_idle: 1 -> 0
[122488000 ns] All 1024 pixels transmitted
[122488000 ns] Waiting for ready rising edge to deassert start...
[122568000 ns] ready rising edge detected, start deasserted (ready=1)
[122568000 ns] ========== COMPUTATION PHASE ==========
[122568000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[122568000 ns] [MONITOR] ap_ready: 0 -> 1
[122573000 ns] [MONITOR] ap_ready: 1 -> 0
run 50us
[137708000 ns] done=1 detected
[137708000 ns] [MONITOR] ap_done: 0 -> 1
[137708000 ns] [MONITOR] output_valid: 0 -> 1
[137708000 ns] [MONITOR] OUTPUT: data=0x3ff0
[137713000 ns] IP returned to idle
[137713000 ns] ========== INFERENCE #2 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[137713000 ns] Loading sample #3...

[137713000 ns] ========== INFERENCE #3 ==========
[137713000 ns] [MONITOR] ap_done: 1 -> 0
[137713000 ns] [MONITOR] ap_idle: 0 -> 1
[137713000 ns] [MONITOR] output_valid: 1 -> 0
[137718000 ns] Starting inference for sample 3...
[137718000 ns] ========== INPUT DATA TRANSMISSION ==========
[137718000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[137723000 ns] [MONITOR] ap_idle: 1 -> 0
[168368000 ns] All 1024 pixels transmitted
[168368000 ns] Waiting for ready rising edge to deassert start...
[168448000 ns] ready rising edge detected, start deasserted (ready=1)
[168448000 ns] ========== COMPUTATION PHASE ==========
[168448000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[168448000 ns] [MONITOR] ap_ready: 0 -> 1
[168453000 ns] [MONITOR] ap_ready: 1 -> 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:24 ; elapsed = 00:00:17 . Memory (MB): peak = 9152.230 ; gain = 0.000 ; free physical = 4020 ; free virtual = 7313
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9161.230 ; gain = 9.000 ; free physical = 3978 ; free virtual = 7340
run 150us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] done=1 detected
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45953000 ns] IP returned to idle
[45953000 ns] ========== INFERENCE #0 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[45953000 ns] Loading sample #1...
[45953000 ns] First pixel loaded: 0xff2c

[45953000 ns] ========== INFERENCE #1 ==========
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_valid: 1 -> 0
[45958000 ns] Starting inference for sample 1...
[45958000 ns] ========== INPUT DATA TRANSMISSION ==========
[45958000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[45963000 ns] [MONITOR] ap_idle: 1 -> 0
[76608000 ns] All 1024 pixels transmitted
[76608000 ns] Waiting for ready rising edge to deassert start...
[76688000 ns] ready rising edge detected, start deasserted (ready=1)
[76688000 ns] ========== COMPUTATION PHASE ==========
[76688000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[76688000 ns] [MONITOR] ap_ready: 0 -> 1
[76693000 ns] [MONITOR] ap_ready: 1 -> 0
[91828000 ns] done=1 detected
[91828000 ns] [MONITOR] ap_done: 0 -> 1
[91828000 ns] [MONITOR] output_valid: 0 -> 1
[91828000 ns] [MONITOR] OUTPUT: data=0x3ff0
[91833000 ns] IP returned to idle
[91833000 ns] ========== INFERENCE #1 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[91833000 ns] Loading sample #2...
[91833000 ns] First pixel loaded: 0xff66

[91833000 ns] ========== INFERENCE #2 ==========
[91833000 ns] [MONITOR] ap_done: 1 -> 0
[91833000 ns] [MONITOR] ap_idle: 0 -> 1
[91833000 ns] [MONITOR] output_valid: 1 -> 0
[91838000 ns] Starting inference for sample 2...
[91838000 ns] ========== INPUT DATA TRANSMISSION ==========
[91838000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[91843000 ns] [MONITOR] ap_idle: 1 -> 0
[122488000 ns] All 1024 pixels transmitted
[122488000 ns] Waiting for ready rising edge to deassert start...
[122568000 ns] ready rising edge detected, start deasserted (ready=1)
[122568000 ns] ========== COMPUTATION PHASE ==========
[122568000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[122568000 ns] [MONITOR] ap_ready: 0 -> 1
[122573000 ns] [MONITOR] ap_ready: 1 -> 0
[137708000 ns] done=1 detected
[137708000 ns] [MONITOR] ap_done: 0 -> 1
[137708000 ns] [MONITOR] output_valid: 0 -> 1
[137708000 ns] [MONITOR] OUTPUT: data=0x3ff0
[137713000 ns] IP returned to idle
[137713000 ns] ========== INFERENCE #2 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[137713000 ns] Loading sample #3...
[137713000 ns] First pixel loaded: 0xff54

[137713000 ns] ========== INFERENCE #3 ==========
[137713000 ns] [MONITOR] ap_done: 1 -> 0
[137713000 ns] [MONITOR] ap_idle: 0 -> 1
[137713000 ns] [MONITOR] output_valid: 1 -> 0
[137718000 ns] Starting inference for sample 3...
[137718000 ns] ========== INPUT DATA TRANSMISSION ==========
[137718000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[137723000 ns] [MONITOR] ap_idle: 1 -> 0
run: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:06 . Memory (MB): peak = 9161.230 ; gain = 0.000 ; free physical = 4168 ; free virtual = 7503
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 9161.230 ; gain = 0.000 ; free physical = 3893 ; free virtual = 7425
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Sending first pixel: 0x0002
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:22 ; elapsed = 00:00:19 . Memory (MB): peak = 9171.230 ; gain = 10.000 ; free physical = 3824 ; free virtual = 7411
run 150us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] done=1 detected
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45953000 ns] IP returned to idle
[45953000 ns] ========== INFERENCE #0 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[45953000 ns] Loading sample #1...
[45953000 ns] First pixel loaded: 0xff2c

[45953000 ns] ========== INFERENCE #1 ==========
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_valid: 1 -> 0
[45958000 ns] Starting inference for sample 1...
[45958000 ns] ========== INPUT DATA TRANSMISSION ==========
[45958000 ns] Sending first pixel: 0xff2c
[45958000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[45963000 ns] [MONITOR] ap_idle: 1 -> 0
[76608000 ns] All 1024 pixels transmitted
[76608000 ns] Waiting for ready rising edge to deassert start...
[76688000 ns] ready rising edge detected, start deasserted (ready=1)
[76688000 ns] ========== COMPUTATION PHASE ==========
[76688000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[76688000 ns] [MONITOR] ap_ready: 0 -> 1
[76693000 ns] [MONITOR] ap_ready: 1 -> 0
[91828000 ns] done=1 detected
[91828000 ns] [MONITOR] ap_done: 0 -> 1
[91828000 ns] [MONITOR] output_valid: 0 -> 1
[91828000 ns] [MONITOR] OUTPUT: data=0x3ff0
[91833000 ns] IP returned to idle
[91833000 ns] ========== INFERENCE #1 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[91833000 ns] Loading sample #2...
[91833000 ns] First pixel loaded: 0xff66

[91833000 ns] ========== INFERENCE #2 ==========
[91833000 ns] [MONITOR] ap_done: 1 -> 0
[91833000 ns] [MONITOR] ap_idle: 0 -> 1
[91833000 ns] [MONITOR] output_valid: 1 -> 0
[91838000 ns] Starting inference for sample 2...
[91838000 ns] ========== INPUT DATA TRANSMISSION ==========
[91838000 ns] Sending first pixel: 0xff66
[91838000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[91843000 ns] [MONITOR] ap_idle: 1 -> 0
[122488000 ns] All 1024 pixels transmitted
[122488000 ns] Waiting for ready rising edge to deassert start...
[122568000 ns] ready rising edge detected, start deasserted (ready=1)
[122568000 ns] ========== COMPUTATION PHASE ==========
[122568000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[122568000 ns] [MONITOR] ap_ready: 0 -> 1
[122573000 ns] [MONITOR] ap_ready: 1 -> 0
[137708000 ns] done=1 detected
[137708000 ns] [MONITOR] ap_done: 0 -> 1
[137708000 ns] [MONITOR] output_valid: 0 -> 1
[137708000 ns] [MONITOR] OUTPUT: data=0x3ff0
[137713000 ns] IP returned to idle
[137713000 ns] ========== INFERENCE #2 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[137713000 ns] Loading sample #3...
[137713000 ns] First pixel loaded: 0xff54

[137713000 ns] ========== INFERENCE #3 ==========
[137713000 ns] [MONITOR] ap_done: 1 -> 0
[137713000 ns] [MONITOR] ap_idle: 0 -> 1
[137713000 ns] [MONITOR] output_valid: 1 -> 0
[137718000 ns] Starting inference for sample 3...
[137718000 ns] ========== INPUT DATA TRANSMISSION ==========
[137718000 ns] Sending first pixel: 0xff54
[137718000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[137723000 ns] [MONITOR] ap_idle: 1 -> 0
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9171.230 ; gain = 0.000 ; free physical = 3978 ; free virtual = 7536
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 9172.230 ; gain = 0.000 ; free physical = 3597 ; free virtual = 7479
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[3000 ns] [MONITOR] output_ready: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Sending first pixel: 0x0002
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:22 ; elapsed = 00:00:18 . Memory (MB): peak = 9192.234 ; gain = 20.004 ; free physical = 3536 ; free virtual = 7469
run 100us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] done=1 detected
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_data: 0x0000 -> 0x3ff0 (output_valid=1, output_ready=1)
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[45953000 ns] IP returned to idle
[45953000 ns] ========== INFERENCE #0 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[45953000 ns] Loading sample #1...
[45953000 ns] First pixel loaded: 0xff2c

[45953000 ns] ========== INFERENCE #1 ==========
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_valid: 1 -> 0
[45958000 ns] Starting inference for sample 1...
[45958000 ns] ========== INPUT DATA TRANSMISSION ==========
[45958000 ns] Sending first pixel: 0xff2c
[45958000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[45963000 ns] [MONITOR] ap_idle: 1 -> 0
[76608000 ns] All 1024 pixels transmitted
[76608000 ns] Waiting for ready rising edge to deassert start...
[76688000 ns] ready rising edge detected, start deasserted (ready=1)
[76688000 ns] ========== COMPUTATION PHASE ==========
[76688000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[76688000 ns] [MONITOR] ap_ready: 0 -> 1
[76693000 ns] [MONITOR] ap_ready: 1 -> 0
[91828000 ns] done=1 detected
[91828000 ns] [MONITOR] ap_done: 0 -> 1
[91828000 ns] [MONITOR] output_valid: 0 -> 1
[91828000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[91833000 ns] IP returned to idle
[91833000 ns] ========== INFERENCE #1 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9175 cycles (45.88 μs)

[91833000 ns] Loading sample #2...
[91833000 ns] First pixel loaded: 0xff66

[91833000 ns] ========== INFERENCE #2 ==========
[91833000 ns] [MONITOR] ap_done: 1 -> 0
[91833000 ns] [MONITOR] ap_idle: 0 -> 1
[91833000 ns] [MONITOR] output_valid: 1 -> 0
[91838000 ns] Starting inference for sample 2...
[91838000 ns] ========== INPUT DATA TRANSMISSION ==========
[91838000 ns] Sending first pixel: 0xff66
[91838000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[91843000 ns] [MONITOR] ap_idle: 1 -> 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:19 ; elapsed = 00:00:16 . Memory (MB): peak = 9192.234 ; gain = 0.000 ; free physical = 3594 ; free virtual = 7532
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Sending first pixel: 0x0002
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:22 ; elapsed = 00:00:19 . Memory (MB): peak = 9209.234 ; gain = 17.000 ; free physical = 3563 ; free virtual = 7547
run 100us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] Set output_ready=1 to receive output
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30808000 ns] [MONITOR] output_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] Output captured: 0x3ff0 (output_valid=1)
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_data: 0x0000 -> 0x3ff0 (output_valid=1, output_ready=1)
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[45953000 ns] Set output_ready=0 after capturing output
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_ready: 1 -> 0
[45953000 ns] [MONITOR] output_valid: 1 -> 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:19 ; elapsed = 00:00:16 . Memory (MB): peak = 9209.246 ; gain = 0.000 ; free physical = 3363 ; free virtual = 7440
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 10
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[3000 ns] [MONITOR] output_ready: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Sending first pixel: 0x0002
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:21 ; elapsed = 00:00:18 . Memory (MB): peak = 9228.246 ; gain = 19.000 ; free physical = 3336 ; free virtual = 7462
run 100us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] done=1 detected
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_data: 0x0000 -> 0x3ff0 (output_valid=1, output_ready=1)
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[45953000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_ready: 1 -> 0
[45953000 ns] [MONITOR] output_valid: 1 -> 0
[45958000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[45958000 ns] IP returned to idle
[45958000 ns] ========== INFERENCE #0 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[45958000 ns] Loading sample #1...
[45958000 ns] First pixel loaded: 0xff2c

[45958000 ns] ========== INFERENCE #1 ==========
[45958000 ns] [MONITOR] output_ready: 0 -> 1
[45963000 ns] Starting inference for sample 1...
[45963000 ns] ========== INPUT DATA TRANSMISSION ==========
[45963000 ns] Sending first pixel: 0xff2c
[45963000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[45968000 ns] [MONITOR] ap_idle: 1 -> 0
[76613000 ns] All 1024 pixels transmitted
[76613000 ns] Waiting for ready rising edge to deassert start...
[76693000 ns] ready rising edge detected, start deasserted (ready=1)
[76693000 ns] ========== COMPUTATION PHASE ==========
[76693000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[76693000 ns] [MONITOR] ap_ready: 0 -> 1
[76698000 ns] [MONITOR] ap_ready: 1 -> 0
[91833000 ns] done=1 detected
[91833000 ns] [MONITOR] ap_done: 0 -> 1
[91833000 ns] [MONITOR] output_valid: 0 -> 1
[91833000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[91838000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[91838000 ns] [MONITOR] ap_done: 1 -> 0
[91838000 ns] [MONITOR] ap_idle: 0 -> 1
[91838000 ns] [MONITOR] output_ready: 1 -> 0
[91838000 ns] [MONITOR] output_valid: 1 -> 0
[91843000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[91843000 ns] IP returned to idle
[91843000 ns] ========== INFERENCE #1 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[91843000 ns] Loading sample #2...
[91843000 ns] First pixel loaded: 0xff66

[91843000 ns] ========== INFERENCE #2 ==========
[91843000 ns] [MONITOR] output_ready: 0 -> 1
[91848000 ns] Starting inference for sample 2...
[91848000 ns] ========== INPUT DATA TRANSMISSION ==========
[91848000 ns] Sending first pixel: 0xff66
[91848000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[91853000 ns] [MONITOR] ap_idle: 1 -> 0
run 100us
[122498000 ns] All 1024 pixels transmitted
[122498000 ns] Waiting for ready rising edge to deassert start...
[122578000 ns] ready rising edge detected, start deasserted (ready=1)
[122578000 ns] ========== COMPUTATION PHASE ==========
[122578000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[122578000 ns] [MONITOR] ap_ready: 0 -> 1
[122583000 ns] [MONITOR] ap_ready: 1 -> 0
[137718000 ns] done=1 detected
[137718000 ns] [MONITOR] ap_done: 0 -> 1
[137718000 ns] [MONITOR] output_valid: 0 -> 1
[137718000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[137723000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[137723000 ns] [MONITOR] ap_done: 1 -> 0
[137723000 ns] [MONITOR] ap_idle: 0 -> 1
[137723000 ns] [MONITOR] output_ready: 1 -> 0
[137723000 ns] [MONITOR] output_valid: 1 -> 0
[137728000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[137728000 ns] IP returned to idle
[137728000 ns] ========== INFERENCE #2 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[137728000 ns] Loading sample #3...
[137728000 ns] First pixel loaded: 0xff54

[137728000 ns] ========== INFERENCE #3 ==========
[137728000 ns] [MONITOR] output_ready: 0 -> 1
[137733000 ns] Starting inference for sample 3...
[137733000 ns] ========== INPUT DATA TRANSMISSION ==========
[137733000 ns] Sending first pixel: 0xff54
[137733000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[137738000 ns] [MONITOR] ap_idle: 1 -> 0
[168383000 ns] All 1024 pixels transmitted
[168383000 ns] Waiting for ready rising edge to deassert start...
[168463000 ns] ready rising edge detected, start deasserted (ready=1)
[168463000 ns] ========== COMPUTATION PHASE ==========
[168463000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[168463000 ns] [MONITOR] ap_ready: 0 -> 1
[168468000 ns] [MONITOR] ap_ready: 1 -> 0
[183603000 ns] done=1 detected
[183603000 ns] [MONITOR] ap_done: 0 -> 1
[183603000 ns] [MONITOR] output_valid: 0 -> 1
[183603000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[183608000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[183608000 ns] [MONITOR] ap_done: 1 -> 0
[183608000 ns] [MONITOR] ap_idle: 0 -> 1
[183608000 ns] [MONITOR] output_ready: 1 -> 0
[183608000 ns] [MONITOR] output_valid: 1 -> 0
[183613000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[183613000 ns] IP returned to idle
[183613000 ns] ========== INFERENCE #3 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[183613000 ns] Loading sample #4...
[183613000 ns] First pixel loaded: 0xff9c

[183613000 ns] ========== INFERENCE #4 ==========
[183613000 ns] [MONITOR] output_ready: 0 -> 1
[183618000 ns] Starting inference for sample 4...
[183618000 ns] ========== INPUT DATA TRANSMISSION ==========
[183618000 ns] Sending first pixel: 0xff9c
[183618000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[183623000 ns] [MONITOR] ap_idle: 1 -> 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:21 ; elapsed = 00:00:16 . Memory (MB): peak = 9228.246 ; gain = 0.000 ; free physical = 3419 ; free virtual = 7902
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
WARNING: File test_input_sample1.hex referenced on /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v at line 113 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
[0 ns] Test data loaded
  First pixel : 0xxxxx
  Pixel[1]    : 0xxxxx
  Pixel[10]   : 0xxxxx
  Last pixel  : 0xxxxx
[ERROR] Test data not loaded! File may not exist.
        Looking for: test_input_sample0.hex
        Current dir: tb_CNN4HW
$finish called at time : 0 fs : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:23 ; elapsed = 00:00:19 . Memory (MB): peak = 9255.383 ; gain = 27.137 ; free physical = 3442 ; free virtual = 7980
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:21 ; elapsed = 00:00:16 . Memory (MB): peak = 9291.402 ; gain = 0.000 ; free physical = 3087 ; free virtual = 7854
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 1
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Reading file:                                                                                                                                                                                   test_input_sample1.hex
WARNING: File test_input_sample1.hex referenced on /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v at line 113 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
[0 ns] Test data loaded
  First pixel : 0xxxxx
  Pixel[1]    : 0xxxxx
  Pixel[10]   : 0xxxxx
  Last pixel  : 0xxxxx
[ERROR] Test data not loaded! File may not exist.
        Looking for:                                                                                                                                                                                   test_input_sample1.hex
        Current dir: tb_CNN4HW
$finish called at time : 0 fs : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:23 ; elapsed = 00:00:19 . Memory (MB): peak = 9311.258 ; gain = 19.855 ; free physical = 3082 ; free virtual = 7888
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9315.230 ; gain = 0.000 ; free physical = 2506 ; free virtual = 7304
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_1:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Post-Synthesis Simulation
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Sample Index    : 1
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  Expected Latency: ~6162 cycles (~30.81 μs)
================================================================================

[0 ns] Loading test data from file...
[0 ns] Reading file:                                                                                                                                                                                   test_input_sample1.hex
[0 ns] Test data loaded
  First pixel : 0xff2c
  Pixel[1]    : 0x009e
  Pixel[10]   : 0xffc5
  Last pixel  : 0xff99
  Data validation: PASS

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START INFERENCE ==========
[73000 ns] Waiting for IP to be idle...
  Current idle status: 1
[73000 ns] IP is idle, ready to start
[78000 ns] Starting inference...

[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Transmitting 1024 pixels via AXI Stream...
[78000 ns] START asserted, first pixel presented
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] First pixel accepted, continuing...
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9315.230 ; gain = 0.000 ; free physical = 2470 ; free virtual = 7316
run 50us
[7683000 ns] Progress:  256/1024 pixels sent (Row 1/4 complete)
[15363000 ns] Progress:  512/1024 pixels sent (Row 2/4 complete)
[23043000 ns] Progress:  768/1024 pixels sent (Row 3/4 complete)
[30723000 ns] Progress: 1024/1024 pixels sent (Row 4/4 complete)
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted

[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] Waiting for output or done signal...
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[31808000 ns] Waiting (cycle 200)... done=0 idle=0 ready=0 output_valid=0
[32808000 ns] Waiting (cycle 400)... done=0 idle=0 ready=0 output_valid=0
[33808000 ns] Waiting (cycle 600)... done=0 idle=0 ready=0 output_valid=0
[34808000 ns] Waiting (cycle 800)... done=0 idle=0 ready=0 output_valid=0
[35808000 ns] Waiting (cycle 1000)... done=0 idle=0 ready=0 output_valid=0
[36808000 ns] Waiting (cycle 1200)... done=0 idle=0 ready=0 output_valid=0
[37808000 ns] Waiting (cycle 1400)... done=0 idle=0 ready=0 output_valid=0
[38808000 ns] Waiting (cycle 1600)... done=0 idle=0 ready=0 output_valid=0
[39808000 ns] Waiting (cycle 1800)... done=0 idle=0 ready=0 output_valid=0
[40808000 ns] Waiting (cycle 2000)... done=0 idle=0 ready=0 output_valid=0
[41808000 ns] Waiting (cycle 2200)... done=0 idle=0 ready=0 output_valid=0
[42808000 ns] Waiting (cycle 2400)... done=0 idle=0 ready=0 output_valid=0
[43808000 ns] Waiting (cycle 2600)... done=0 idle=0 ready=0 output_valid=0
[44808000 ns] Waiting (cycle 2800)... done=0 idle=0 ready=0 output_valid=0
[45808000 ns] Waiting (cycle 3000)... done=0 idle=0 ready=0 output_valid=0
[45948000 ns] Output detected

[45948000 ns] ========== OUTPUT RECEIVED ==========
  Raw Output (hex) : 0x3ff0
  Raw Output (dec) : 16368
  Float Value      : 0.999023

[45948000 ns] ========== INFERENCE COMPLETE ==========
  Total Cycles     : 9174
  Total Time       : 45.87 μs
================================================================================

[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_valid: 1 -> 0
$finish called at time : 45997500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v" Line 261
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:19 ; elapsed = 00:00:16 . Memory (MB): peak = 9315.230 ; gain = 0.000 ; free physical = 2333 ; free virtual = 8053
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 100
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[3000 ns] [MONITOR] output_ready: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Sending first pixel: 0x0002
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:21 ; elapsed = 00:00:19 . Memory (MB): peak = 9331.398 ; gain = 16.168 ; free physical = 2299 ; free virtual = 8058
run 5ns
run 5ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 100
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[3000 ns] [MONITOR] output_ready: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Sending first pixel: 0x0002
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 5000us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] done=1 detected
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_data: 0x0000 -> 0x3ff0 (output_valid=1, output_ready=1)
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[45953000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_ready: 1 -> 0
[45953000 ns] [MONITOR] output_valid: 1 -> 0
[45958000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[45958000 ns] IP returned to idle
[45958000 ns] ========== INFERENCE #0 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[45958000 ns] Loading sample #1...
[45958000 ns] First pixel loaded: 0xff2c

[45958000 ns] ========== INFERENCE #1 ==========
[45958000 ns] [MONITOR] output_ready: 0 -> 1
[45963000 ns] Starting inference for sample 1...
[45963000 ns] ========== INPUT DATA TRANSMISSION ==========
[45963000 ns] Sending first pixel: 0xff2c
[45963000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[45968000 ns] [MONITOR] ap_idle: 1 -> 0
[76613000 ns] All 1024 pixels transmitted
[76613000 ns] Waiting for ready rising edge to deassert start...
[76693000 ns] ready rising edge detected, start deasserted (ready=1)
[76693000 ns] ========== COMPUTATION PHASE ==========
[76693000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[76693000 ns] [MONITOR] ap_ready: 0 -> 1
[76698000 ns] [MONITOR] ap_ready: 1 -> 0
[91833000 ns] done=1 detected
[91833000 ns] [MONITOR] ap_done: 0 -> 1
[91833000 ns] [MONITOR] output_valid: 0 -> 1
[91833000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[91838000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[91838000 ns] [MONITOR] ap_done: 1 -> 0
[91838000 ns] [MONITOR] ap_idle: 0 -> 1
[91838000 ns] [MONITOR] output_ready: 1 -> 0
[91838000 ns] [MONITOR] output_valid: 1 -> 0
[91843000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[91843000 ns] IP returned to idle
[91843000 ns] ========== INFERENCE #1 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[91843000 ns] Loading sample #2...
[91843000 ns] First pixel loaded: 0xff66

[91843000 ns] ========== INFERENCE #2 ==========
[91843000 ns] [MONITOR] output_ready: 0 -> 1
[91848000 ns] Starting inference for sample 2...
[91848000 ns] ========== INPUT DATA TRANSMISSION ==========
[91848000 ns] Sending first pixel: 0xff66
[91848000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[91853000 ns] [MONITOR] ap_idle: 1 -> 0
[122498000 ns] All 1024 pixels transmitted
[122498000 ns] Waiting for ready rising edge to deassert start...
[122578000 ns] ready rising edge detected, start deasserted (ready=1)
[122578000 ns] ========== COMPUTATION PHASE ==========
[122578000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[122578000 ns] [MONITOR] ap_ready: 0 -> 1
[122583000 ns] [MONITOR] ap_ready: 1 -> 0
[137718000 ns] done=1 detected
[137718000 ns] [MONITOR] ap_done: 0 -> 1
[137718000 ns] [MONITOR] output_valid: 0 -> 1
[137718000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[137723000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[137723000 ns] [MONITOR] ap_done: 1 -> 0
[137723000 ns] [MONITOR] ap_idle: 0 -> 1
[137723000 ns] [MONITOR] output_ready: 1 -> 0
[137723000 ns] [MONITOR] output_valid: 1 -> 0
[137728000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[137728000 ns] IP returned to idle
[137728000 ns] ========== INFERENCE #2 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[137728000 ns] Loading sample #3...
[137728000 ns] First pixel loaded: 0xff54

[137728000 ns] ========== INFERENCE #3 ==========
[137728000 ns] [MONITOR] output_ready: 0 -> 1
[137733000 ns] Starting inference for sample 3...
[137733000 ns] ========== INPUT DATA TRANSMISSION ==========
[137733000 ns] Sending first pixel: 0xff54
[137733000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[137738000 ns] [MONITOR] ap_idle: 1 -> 0
[168383000 ns] All 1024 pixels transmitted
[168383000 ns] Waiting for ready rising edge to deassert start...
[168463000 ns] ready rising edge detected, start deasserted (ready=1)
[168463000 ns] ========== COMPUTATION PHASE ==========
[168463000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[168463000 ns] [MONITOR] ap_ready: 0 -> 1
[168468000 ns] [MONITOR] ap_ready: 1 -> 0
[183603000 ns] done=1 detected
[183603000 ns] [MONITOR] ap_done: 0 -> 1
[183603000 ns] [MONITOR] output_valid: 0 -> 1
[183603000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[183608000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[183608000 ns] [MONITOR] ap_done: 1 -> 0
[183608000 ns] [MONITOR] ap_idle: 0 -> 1
[183608000 ns] [MONITOR] output_ready: 1 -> 0
[183608000 ns] [MONITOR] output_valid: 1 -> 0
[183613000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[183613000 ns] IP returned to idle
[183613000 ns] ========== INFERENCE #3 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[183613000 ns] Loading sample #4...
[183613000 ns] First pixel loaded: 0xff9c

[183613000 ns] ========== INFERENCE #4 ==========
[183613000 ns] [MONITOR] output_ready: 0 -> 1
[183618000 ns] Starting inference for sample 4...
[183618000 ns] ========== INPUT DATA TRANSMISSION ==========
[183618000 ns] Sending first pixel: 0xff9c
[183618000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[183623000 ns] [MONITOR] ap_idle: 1 -> 0
[214268000 ns] All 1024 pixels transmitted
[214268000 ns] Waiting for ready rising edge to deassert start...
[214348000 ns] ready rising edge detected, start deasserted (ready=1)
[214348000 ns] ========== COMPUTATION PHASE ==========
[214348000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[214348000 ns] [MONITOR] ap_ready: 0 -> 1
[214353000 ns] [MONITOR] ap_ready: 1 -> 0
[229488000 ns] done=1 detected
[229488000 ns] [MONITOR] ap_done: 0 -> 1
[229488000 ns] [MONITOR] output_valid: 0 -> 1
[229488000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[229493000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[229493000 ns] [MONITOR] ap_done: 1 -> 0
[229493000 ns] [MONITOR] ap_idle: 0 -> 1
[229493000 ns] [MONITOR] output_ready: 1 -> 0
[229493000 ns] [MONITOR] output_valid: 1 -> 0
[229498000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[229498000 ns] IP returned to idle
[229498000 ns] ========== INFERENCE #4 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[229498000 ns] Loading sample #5...
[229498000 ns] First pixel loaded: 0xff6c

[229498000 ns] ========== INFERENCE #5 ==========
[229498000 ns] [MONITOR] output_ready: 0 -> 1
[229503000 ns] Starting inference for sample 5...
[229503000 ns] ========== INPUT DATA TRANSMISSION ==========
[229503000 ns] Sending first pixel: 0xff6c
[229503000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[229508000 ns] [MONITOR] ap_idle: 1 -> 0
[260153000 ns] All 1024 pixels transmitted
[260153000 ns] Waiting for ready rising edge to deassert start...
[260233000 ns] ready rising edge detected, start deasserted (ready=1)
[260233000 ns] ========== COMPUTATION PHASE ==========
[260233000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[260233000 ns] [MONITOR] ap_ready: 0 -> 1
[260238000 ns] [MONITOR] ap_ready: 1 -> 0
[275373000 ns] done=1 detected
[275373000 ns] [MONITOR] ap_done: 0 -> 1
[275373000 ns] [MONITOR] output_valid: 0 -> 1
[275373000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[275378000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[275378000 ns] [MONITOR] ap_done: 1 -> 0
[275378000 ns] [MONITOR] ap_idle: 0 -> 1
[275378000 ns] [MONITOR] output_ready: 1 -> 0
[275378000 ns] [MONITOR] output_valid: 1 -> 0
[275383000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[275383000 ns] IP returned to idle
[275383000 ns] ========== INFERENCE #5 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[275383000 ns] Loading sample #6...
[275383000 ns] First pixel loaded: 0xff7f

[275383000 ns] ========== INFERENCE #6 ==========
[275383000 ns] [MONITOR] output_ready: 0 -> 1
[275388000 ns] Starting inference for sample 6...
[275388000 ns] ========== INPUT DATA TRANSMISSION ==========
[275388000 ns] Sending first pixel: 0xff7f
[275388000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[275393000 ns] [MONITOR] ap_idle: 1 -> 0
[306038000 ns] All 1024 pixels transmitted
[306038000 ns] Waiting for ready rising edge to deassert start...
[306118000 ns] ready rising edge detected, start deasserted (ready=1)
[306118000 ns] ========== COMPUTATION PHASE ==========
[306118000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[306118000 ns] [MONITOR] ap_ready: 0 -> 1
[306123000 ns] [MONITOR] ap_ready: 1 -> 0
[321258000 ns] done=1 detected
[321258000 ns] [MONITOR] ap_done: 0 -> 1
[321258000 ns] [MONITOR] output_valid: 0 -> 1
[321258000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[321263000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[321263000 ns] [MONITOR] ap_done: 1 -> 0
[321263000 ns] [MONITOR] ap_idle: 0 -> 1
[321263000 ns] [MONITOR] output_ready: 1 -> 0
[321263000 ns] [MONITOR] output_valid: 1 -> 0
[321268000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[321268000 ns] IP returned to idle
[321268000 ns] ========== INFERENCE #6 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[321268000 ns] Loading sample #7...
[321268000 ns] First pixel loaded: 0xff5c

[321268000 ns] ========== INFERENCE #7 ==========
[321268000 ns] [MONITOR] output_ready: 0 -> 1
[321273000 ns] Starting inference for sample 7...
[321273000 ns] ========== INPUT DATA TRANSMISSION ==========
[321273000 ns] Sending first pixel: 0xff5c
[321273000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[321278000 ns] [MONITOR] ap_idle: 1 -> 0
[351923000 ns] All 1024 pixels transmitted
[351923000 ns] Waiting for ready rising edge to deassert start...
[352003000 ns] ready rising edge detected, start deasserted (ready=1)
[352003000 ns] ========== COMPUTATION PHASE ==========
[352003000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[352003000 ns] [MONITOR] ap_ready: 0 -> 1
[352008000 ns] [MONITOR] ap_ready: 1 -> 0
[367143000 ns] done=1 detected
[367143000 ns] [MONITOR] ap_done: 0 -> 1
[367143000 ns] [MONITOR] output_valid: 0 -> 1
[367143000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[367148000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[367148000 ns] [MONITOR] ap_done: 1 -> 0
[367148000 ns] [MONITOR] ap_idle: 0 -> 1
[367148000 ns] [MONITOR] output_ready: 1 -> 0
[367148000 ns] [MONITOR] output_valid: 1 -> 0
[367153000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[367153000 ns] IP returned to idle
[367153000 ns] ========== INFERENCE #7 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[367153000 ns] Loading sample #8...
[367153000 ns] First pixel loaded: 0xfe61

[367153000 ns] ========== INFERENCE #8 ==========
[367153000 ns] [MONITOR] output_ready: 0 -> 1
[367158000 ns] Starting inference for sample 8...
[367158000 ns] ========== INPUT DATA TRANSMISSION ==========
[367158000 ns] Sending first pixel: 0xfe61
[367158000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[367163000 ns] [MONITOR] ap_idle: 1 -> 0
[397808000 ns] All 1024 pixels transmitted
[397808000 ns] Waiting for ready rising edge to deassert start...
[397888000 ns] ready rising edge detected, start deasserted (ready=1)
[397888000 ns] ========== COMPUTATION PHASE ==========
[397888000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[397888000 ns] [MONITOR] ap_ready: 0 -> 1
[397893000 ns] [MONITOR] ap_ready: 1 -> 0
[413028000 ns] done=1 detected
[413028000 ns] [MONITOR] ap_done: 0 -> 1
[413028000 ns] [MONITOR] output_valid: 0 -> 1
[413028000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[413033000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[413033000 ns] [MONITOR] ap_done: 1 -> 0
[413033000 ns] [MONITOR] ap_idle: 0 -> 1
[413033000 ns] [MONITOR] output_ready: 1 -> 0
[413033000 ns] [MONITOR] output_valid: 1 -> 0
[413038000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[413038000 ns] IP returned to idle
[413038000 ns] ========== INFERENCE #8 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[413038000 ns] Loading sample #9...
[413038000 ns] First pixel loaded: 0xff62

[413038000 ns] ========== INFERENCE #9 ==========
[413038000 ns] [MONITOR] output_ready: 0 -> 1
[413043000 ns] Starting inference for sample 9...
[413043000 ns] ========== INPUT DATA TRANSMISSION ==========
[413043000 ns] Sending first pixel: 0xff62
[413043000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[413048000 ns] [MONITOR] ap_idle: 1 -> 0
[443693000 ns] All 1024 pixels transmitted
[443693000 ns] Waiting for ready rising edge to deassert start...
[443773000 ns] ready rising edge detected, start deasserted (ready=1)
[443773000 ns] ========== COMPUTATION PHASE ==========
[443773000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[443773000 ns] [MONITOR] ap_ready: 0 -> 1
[443778000 ns] [MONITOR] ap_ready: 1 -> 0
[458913000 ns] done=1 detected
[458913000 ns] [MONITOR] ap_done: 0 -> 1
[458913000 ns] [MONITOR] output_valid: 0 -> 1
[458913000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[458918000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[458918000 ns] [MONITOR] ap_done: 1 -> 0
[458918000 ns] [MONITOR] ap_idle: 0 -> 1
[458918000 ns] [MONITOR] output_ready: 1 -> 0
[458918000 ns] [MONITOR] output_valid: 1 -> 0
[458923000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[458923000 ns] IP returned to idle
[458923000 ns] ========== INFERENCE #9 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[458923000 ns] Loading sample #10...
[ERROR] Sample ID 10 not supported in case statement!
$finish called at time : 458922500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" Line 178
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 9337.266 ; gain = 5.867 ; free physical = 1446 ; free virtual = 7249
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_1/new/tb_CNN4HW.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 138968 KB (Peak: 185208 KB), Simulation CPU Usage: 19490 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_CNN4HW'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/home/work1/Apps/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/work1/Apps/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CNN4HW' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.dat'
INFO: [SIM-utils-43] Exported '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj tb_CNN4HW_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.gen/sources_1/ip/hls_cnn_2d_100s_0_1/sim/hls_cnn_2d_100s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/new/CNN4HW_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN4HW_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CNN4HW
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/work1/Apps/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CNN4HW_behav xil_defaultlib.tb_CNN4HW xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic/hdl/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_det...
Compiling module xil_defaultlib.hls_cnn_2d_100s_hls_deadlock_idx...
Compiling module xil_defaultlib.hls_cnn_2d_100s_default
Compiling module xil_defaultlib.hls_cnn_2d_100s_0
Compiling module xil_defaultlib.CNN4HW_TOP
Compiling module xil_defaultlib.tb_CNN4HW
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CNN4HW_behav
execute_script: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9347.277 ; gain = 0.000 ; free physical = 1787 ; free virtual = 7652
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CNN4HW_behav -key {Behavioral:sim_2:Functional:tb_CNN4HW} -tclbatch {tb_CNN4HW.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CNN4HW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
================================================================================
CNN4HW_TOP Streaming Inference Test
================================================================================
Test Configuration:
  Clock Frequency : 200 MHz (Period = 5.0 ns)
  Number of Samples: 100
  Start Sample ID : 0
  Input Pixels    : 1024 (4 x 256 x 1)
  Data Format     : ap_fixed<16,2> (16-bit fixed-point)
  CSV Output      : /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
================================================================================

[0 ns] ========== RESET SEQUENCE ==========
[0 ns] Asserting reset (rst_n = 0)...
[3000 ns] [MONITOR] ap_idle: 0 -> 1
[3000 ns] [MONITOR] output_ready: 0 -> 1
[48000 ns] Releasing reset (rst_n = 1)...
[73000 ns] Reset sequence completed
[73000 ns] Checking IP status...
  idle  = 1 (should be 1)
  ready = 0 (will pulse high after inference completes)

[73000 ns] ========== START STREAMING INFERENCE ==========

[73000 ns] Loading sample #0...
[73000 ns] First pixel loaded: 0x0002

[73000 ns] ========== INFERENCE #0 ==========
[78000 ns] Starting inference for sample 0...
[78000 ns] ========== INPUT DATA TRANSMISSION ==========
[78000 ns] Sending first pixel: 0x0002
[78000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[83000 ns] [MONITOR] ap_idle: 1 -> 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CNN4HW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9378.266 ; gain = 30.988 ; free physical = 1745 ; free virtual = 7648
run 1500us
[30728000 ns] All 1024 pixels transmitted
[30728000 ns] Waiting for ready rising edge to deassert start...
[30808000 ns] ready rising edge detected, start deasserted (ready=1)
[30808000 ns] ========== COMPUTATION PHASE ==========
[30808000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[30808000 ns] [MONITOR] ap_ready: 0 -> 1
[30813000 ns] [MONITOR] ap_ready: 1 -> 0
[45948000 ns] done=1 detected
[45948000 ns] [MONITOR] ap_done: 0 -> 1
[45948000 ns] [MONITOR] output_data: 0x0000 -> 0x3ff0 (output_valid=1, output_ready=1)
[45948000 ns] [MONITOR] output_valid: 0 -> 1
[45948000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[45953000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[45953000 ns] [MONITOR] ap_done: 1 -> 0
[45953000 ns] [MONITOR] ap_idle: 0 -> 1
[45953000 ns] [MONITOR] output_ready: 1 -> 0
[45953000 ns] [MONITOR] output_valid: 1 -> 0
[45958000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[45958000 ns] IP returned to idle
[45958000 ns] ========== INFERENCE #0 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[45958000 ns] Loading sample #1...
[45958000 ns] First pixel loaded: 0xff2c

[45958000 ns] ========== INFERENCE #1 ==========
[45958000 ns] [MONITOR] output_ready: 0 -> 1
[45963000 ns] Starting inference for sample 1...
[45963000 ns] ========== INPUT DATA TRANSMISSION ==========
[45963000 ns] Sending first pixel: 0xff2c
[45963000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[45968000 ns] [MONITOR] ap_idle: 1 -> 0
[76613000 ns] All 1024 pixels transmitted
[76613000 ns] Waiting for ready rising edge to deassert start...
[76693000 ns] ready rising edge detected, start deasserted (ready=1)
[76693000 ns] ========== COMPUTATION PHASE ==========
[76693000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[76693000 ns] [MONITOR] ap_ready: 0 -> 1
[76698000 ns] [MONITOR] ap_ready: 1 -> 0
[91833000 ns] done=1 detected
[91833000 ns] [MONITOR] ap_done: 0 -> 1
[91833000 ns] [MONITOR] output_valid: 0 -> 1
[91833000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[91838000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[91838000 ns] [MONITOR] ap_done: 1 -> 0
[91838000 ns] [MONITOR] ap_idle: 0 -> 1
[91838000 ns] [MONITOR] output_ready: 1 -> 0
[91838000 ns] [MONITOR] output_valid: 1 -> 0
[91843000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[91843000 ns] IP returned to idle
[91843000 ns] ========== INFERENCE #1 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[91843000 ns] Loading sample #2...
[91843000 ns] First pixel loaded: 0xff66

[91843000 ns] ========== INFERENCE #2 ==========
[91843000 ns] [MONITOR] output_ready: 0 -> 1
[91848000 ns] Starting inference for sample 2...
[91848000 ns] ========== INPUT DATA TRANSMISSION ==========
[91848000 ns] Sending first pixel: 0xff66
[91848000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[91853000 ns] [MONITOR] ap_idle: 1 -> 0
[122498000 ns] All 1024 pixels transmitted
[122498000 ns] Waiting for ready rising edge to deassert start...
[122578000 ns] ready rising edge detected, start deasserted (ready=1)
[122578000 ns] ========== COMPUTATION PHASE ==========
[122578000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[122578000 ns] [MONITOR] ap_ready: 0 -> 1
[122583000 ns] [MONITOR] ap_ready: 1 -> 0
[137718000 ns] done=1 detected
[137718000 ns] [MONITOR] ap_done: 0 -> 1
[137718000 ns] [MONITOR] output_valid: 0 -> 1
[137718000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[137723000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[137723000 ns] [MONITOR] ap_done: 1 -> 0
[137723000 ns] [MONITOR] ap_idle: 0 -> 1
[137723000 ns] [MONITOR] output_ready: 1 -> 0
[137723000 ns] [MONITOR] output_valid: 1 -> 0
[137728000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[137728000 ns] IP returned to idle
[137728000 ns] ========== INFERENCE #2 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[137728000 ns] Loading sample #3...
[137728000 ns] First pixel loaded: 0xff54

[137728000 ns] ========== INFERENCE #3 ==========
[137728000 ns] [MONITOR] output_ready: 0 -> 1
[137733000 ns] Starting inference for sample 3...
[137733000 ns] ========== INPUT DATA TRANSMISSION ==========
[137733000 ns] Sending first pixel: 0xff54
[137733000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[137738000 ns] [MONITOR] ap_idle: 1 -> 0
[168383000 ns] All 1024 pixels transmitted
[168383000 ns] Waiting for ready rising edge to deassert start...
[168463000 ns] ready rising edge detected, start deasserted (ready=1)
[168463000 ns] ========== COMPUTATION PHASE ==========
[168463000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[168463000 ns] [MONITOR] ap_ready: 0 -> 1
[168468000 ns] [MONITOR] ap_ready: 1 -> 0
[183603000 ns] done=1 detected
[183603000 ns] [MONITOR] ap_done: 0 -> 1
[183603000 ns] [MONITOR] output_valid: 0 -> 1
[183603000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[183608000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[183608000 ns] [MONITOR] ap_done: 1 -> 0
[183608000 ns] [MONITOR] ap_idle: 0 -> 1
[183608000 ns] [MONITOR] output_ready: 1 -> 0
[183608000 ns] [MONITOR] output_valid: 1 -> 0
[183613000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[183613000 ns] IP returned to idle
[183613000 ns] ========== INFERENCE #3 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[183613000 ns] Loading sample #4...
[183613000 ns] First pixel loaded: 0xff9c

[183613000 ns] ========== INFERENCE #4 ==========
[183613000 ns] [MONITOR] output_ready: 0 -> 1
[183618000 ns] Starting inference for sample 4...
[183618000 ns] ========== INPUT DATA TRANSMISSION ==========
[183618000 ns] Sending first pixel: 0xff9c
[183618000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[183623000 ns] [MONITOR] ap_idle: 1 -> 0
[214268000 ns] All 1024 pixels transmitted
[214268000 ns] Waiting for ready rising edge to deassert start...
[214348000 ns] ready rising edge detected, start deasserted (ready=1)
[214348000 ns] ========== COMPUTATION PHASE ==========
[214348000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[214348000 ns] [MONITOR] ap_ready: 0 -> 1
[214353000 ns] [MONITOR] ap_ready: 1 -> 0
[229488000 ns] done=1 detected
[229488000 ns] [MONITOR] ap_done: 0 -> 1
[229488000 ns] [MONITOR] output_valid: 0 -> 1
[229488000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[229493000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[229493000 ns] [MONITOR] ap_done: 1 -> 0
[229493000 ns] [MONITOR] ap_idle: 0 -> 1
[229493000 ns] [MONITOR] output_ready: 1 -> 0
[229493000 ns] [MONITOR] output_valid: 1 -> 0
[229498000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[229498000 ns] IP returned to idle
[229498000 ns] ========== INFERENCE #4 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[229498000 ns] Loading sample #5...
[229498000 ns] First pixel loaded: 0xff6c

[229498000 ns] ========== INFERENCE #5 ==========
[229498000 ns] [MONITOR] output_ready: 0 -> 1
[229503000 ns] Starting inference for sample 5...
[229503000 ns] ========== INPUT DATA TRANSMISSION ==========
[229503000 ns] Sending first pixel: 0xff6c
[229503000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[229508000 ns] [MONITOR] ap_idle: 1 -> 0
[260153000 ns] All 1024 pixels transmitted
[260153000 ns] Waiting for ready rising edge to deassert start...
[260233000 ns] ready rising edge detected, start deasserted (ready=1)
[260233000 ns] ========== COMPUTATION PHASE ==========
[260233000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[260233000 ns] [MONITOR] ap_ready: 0 -> 1
[260238000 ns] [MONITOR] ap_ready: 1 -> 0
[275373000 ns] done=1 detected
[275373000 ns] [MONITOR] ap_done: 0 -> 1
[275373000 ns] [MONITOR] output_valid: 0 -> 1
[275373000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[275378000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[275378000 ns] [MONITOR] ap_done: 1 -> 0
[275378000 ns] [MONITOR] ap_idle: 0 -> 1
[275378000 ns] [MONITOR] output_ready: 1 -> 0
[275378000 ns] [MONITOR] output_valid: 1 -> 0
[275383000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[275383000 ns] IP returned to idle
[275383000 ns] ========== INFERENCE #5 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[275383000 ns] Loading sample #6...
[275383000 ns] First pixel loaded: 0xff7f

[275383000 ns] ========== INFERENCE #6 ==========
[275383000 ns] [MONITOR] output_ready: 0 -> 1
[275388000 ns] Starting inference for sample 6...
[275388000 ns] ========== INPUT DATA TRANSMISSION ==========
[275388000 ns] Sending first pixel: 0xff7f
[275388000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[275393000 ns] [MONITOR] ap_idle: 1 -> 0
[306038000 ns] All 1024 pixels transmitted
[306038000 ns] Waiting for ready rising edge to deassert start...
[306118000 ns] ready rising edge detected, start deasserted (ready=1)
[306118000 ns] ========== COMPUTATION PHASE ==========
[306118000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[306118000 ns] [MONITOR] ap_ready: 0 -> 1
[306123000 ns] [MONITOR] ap_ready: 1 -> 0
[321258000 ns] done=1 detected
[321258000 ns] [MONITOR] ap_done: 0 -> 1
[321258000 ns] [MONITOR] output_valid: 0 -> 1
[321258000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[321263000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[321263000 ns] [MONITOR] ap_done: 1 -> 0
[321263000 ns] [MONITOR] ap_idle: 0 -> 1
[321263000 ns] [MONITOR] output_ready: 1 -> 0
[321263000 ns] [MONITOR] output_valid: 1 -> 0
[321268000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[321268000 ns] IP returned to idle
[321268000 ns] ========== INFERENCE #6 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[321268000 ns] Loading sample #7...
[321268000 ns] First pixel loaded: 0xff5c

[321268000 ns] ========== INFERENCE #7 ==========
[321268000 ns] [MONITOR] output_ready: 0 -> 1
[321273000 ns] Starting inference for sample 7...
[321273000 ns] ========== INPUT DATA TRANSMISSION ==========
[321273000 ns] Sending first pixel: 0xff5c
[321273000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[321278000 ns] [MONITOR] ap_idle: 1 -> 0
[351923000 ns] All 1024 pixels transmitted
[351923000 ns] Waiting for ready rising edge to deassert start...
[352003000 ns] ready rising edge detected, start deasserted (ready=1)
[352003000 ns] ========== COMPUTATION PHASE ==========
[352003000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[352003000 ns] [MONITOR] ap_ready: 0 -> 1
[352008000 ns] [MONITOR] ap_ready: 1 -> 0
[367143000 ns] done=1 detected
[367143000 ns] [MONITOR] ap_done: 0 -> 1
[367143000 ns] [MONITOR] output_valid: 0 -> 1
[367143000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[367148000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[367148000 ns] [MONITOR] ap_done: 1 -> 0
[367148000 ns] [MONITOR] ap_idle: 0 -> 1
[367148000 ns] [MONITOR] output_ready: 1 -> 0
[367148000 ns] [MONITOR] output_valid: 1 -> 0
[367153000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[367153000 ns] IP returned to idle
[367153000 ns] ========== INFERENCE #7 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[367153000 ns] Loading sample #8...
[367153000 ns] First pixel loaded: 0xfe61

[367153000 ns] ========== INFERENCE #8 ==========
[367153000 ns] [MONITOR] output_ready: 0 -> 1
[367158000 ns] Starting inference for sample 8...
[367158000 ns] ========== INPUT DATA TRANSMISSION ==========
[367158000 ns] Sending first pixel: 0xfe61
[367158000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[367163000 ns] [MONITOR] ap_idle: 1 -> 0
[397808000 ns] All 1024 pixels transmitted
[397808000 ns] Waiting for ready rising edge to deassert start...
[397888000 ns] ready rising edge detected, start deasserted (ready=1)
[397888000 ns] ========== COMPUTATION PHASE ==========
[397888000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[397888000 ns] [MONITOR] ap_ready: 0 -> 1
[397893000 ns] [MONITOR] ap_ready: 1 -> 0
[413028000 ns] done=1 detected
[413028000 ns] [MONITOR] ap_done: 0 -> 1
[413028000 ns] [MONITOR] output_valid: 0 -> 1
[413028000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[413033000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[413033000 ns] [MONITOR] ap_done: 1 -> 0
[413033000 ns] [MONITOR] ap_idle: 0 -> 1
[413033000 ns] [MONITOR] output_ready: 1 -> 0
[413033000 ns] [MONITOR] output_valid: 1 -> 0
[413038000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[413038000 ns] IP returned to idle
[413038000 ns] ========== INFERENCE #8 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[413038000 ns] Loading sample #9...
[413038000 ns] First pixel loaded: 0xff62

[413038000 ns] ========== INFERENCE #9 ==========
[413038000 ns] [MONITOR] output_ready: 0 -> 1
[413043000 ns] Starting inference for sample 9...
[413043000 ns] ========== INPUT DATA TRANSMISSION ==========
[413043000 ns] Sending first pixel: 0xff62
[413043000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[413048000 ns] [MONITOR] ap_idle: 1 -> 0
[443693000 ns] All 1024 pixels transmitted
[443693000 ns] Waiting for ready rising edge to deassert start...
[443773000 ns] ready rising edge detected, start deasserted (ready=1)
[443773000 ns] ========== COMPUTATION PHASE ==========
[443773000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[443773000 ns] [MONITOR] ap_ready: 0 -> 1
[443778000 ns] [MONITOR] ap_ready: 1 -> 0
[458913000 ns] done=1 detected
[458913000 ns] [MONITOR] ap_done: 0 -> 1
[458913000 ns] [MONITOR] output_valid: 0 -> 1
[458913000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[458918000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[458918000 ns] [MONITOR] ap_done: 1 -> 0
[458918000 ns] [MONITOR] ap_idle: 0 -> 1
[458918000 ns] [MONITOR] output_ready: 1 -> 0
[458918000 ns] [MONITOR] output_valid: 1 -> 0
[458923000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[458923000 ns] IP returned to idle
[458923000 ns] ========== INFERENCE #9 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[458923000 ns] Loading sample #10...
[458923000 ns] First pixel loaded: 0xff9b

[458923000 ns] ========== INFERENCE #10 ==========
[458923000 ns] [MONITOR] output_ready: 0 -> 1
[458928000 ns] Starting inference for sample 10...
[458928000 ns] ========== INPUT DATA TRANSMISSION ==========
[458928000 ns] Sending first pixel: 0xff9b
[458928000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[458933000 ns] [MONITOR] ap_idle: 1 -> 0
[489578000 ns] All 1024 pixels transmitted
[489578000 ns] Waiting for ready rising edge to deassert start...
[489658000 ns] ready rising edge detected, start deasserted (ready=1)
[489658000 ns] ========== COMPUTATION PHASE ==========
[489658000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[489658000 ns] [MONITOR] ap_ready: 0 -> 1
[489663000 ns] [MONITOR] ap_ready: 1 -> 0
[504798000 ns] done=1 detected
[504798000 ns] [MONITOR] ap_done: 0 -> 1
[504798000 ns] [MONITOR] output_valid: 0 -> 1
[504798000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[504803000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[504803000 ns] [MONITOR] ap_done: 1 -> 0
[504803000 ns] [MONITOR] ap_idle: 0 -> 1
[504803000 ns] [MONITOR] output_ready: 1 -> 0
[504803000 ns] [MONITOR] output_valid: 1 -> 0
[504808000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[504808000 ns] IP returned to idle
[504808000 ns] ========== INFERENCE #10 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[504808000 ns] Loading sample #11...
[504808000 ns] First pixel loaded: 0xff86

[504808000 ns] ========== INFERENCE #11 ==========
[504808000 ns] [MONITOR] output_ready: 0 -> 1
[504813000 ns] Starting inference for sample 11...
[504813000 ns] ========== INPUT DATA TRANSMISSION ==========
[504813000 ns] Sending first pixel: 0xff86
[504813000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[504818000 ns] [MONITOR] ap_idle: 1 -> 0
[535463000 ns] All 1024 pixels transmitted
[535463000 ns] Waiting for ready rising edge to deassert start...
[535543000 ns] ready rising edge detected, start deasserted (ready=1)
[535543000 ns] ========== COMPUTATION PHASE ==========
[535543000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[535543000 ns] [MONITOR] ap_ready: 0 -> 1
[535548000 ns] [MONITOR] ap_ready: 1 -> 0
[550683000 ns] done=1 detected
[550683000 ns] [MONITOR] ap_done: 0 -> 1
[550683000 ns] [MONITOR] output_valid: 0 -> 1
[550683000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[550688000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[550688000 ns] [MONITOR] ap_done: 1 -> 0
[550688000 ns] [MONITOR] ap_idle: 0 -> 1
[550688000 ns] [MONITOR] output_ready: 1 -> 0
[550688000 ns] [MONITOR] output_valid: 1 -> 0
[550693000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[550693000 ns] IP returned to idle
[550693000 ns] ========== INFERENCE #11 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[550693000 ns] Loading sample #12...
[550693000 ns] First pixel loaded: 0xff75

[550693000 ns] ========== INFERENCE #12 ==========
[550693000 ns] [MONITOR] output_ready: 0 -> 1
[550698000 ns] Starting inference for sample 12...
[550698000 ns] ========== INPUT DATA TRANSMISSION ==========
[550698000 ns] Sending first pixel: 0xff75
[550698000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[550703000 ns] [MONITOR] ap_idle: 1 -> 0
[581348000 ns] All 1024 pixels transmitted
[581348000 ns] Waiting for ready rising edge to deassert start...
[581428000 ns] ready rising edge detected, start deasserted (ready=1)
[581428000 ns] ========== COMPUTATION PHASE ==========
[581428000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[581428000 ns] [MONITOR] ap_ready: 0 -> 1
[581433000 ns] [MONITOR] ap_ready: 1 -> 0
[596568000 ns] done=1 detected
[596568000 ns] [MONITOR] ap_done: 0 -> 1
[596568000 ns] [MONITOR] output_valid: 0 -> 1
[596568000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[596573000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[596573000 ns] [MONITOR] ap_done: 1 -> 0
[596573000 ns] [MONITOR] ap_idle: 0 -> 1
[596573000 ns] [MONITOR] output_ready: 1 -> 0
[596573000 ns] [MONITOR] output_valid: 1 -> 0
[596578000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[596578000 ns] IP returned to idle
[596578000 ns] ========== INFERENCE #12 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[596578000 ns] Loading sample #13...
[596578000 ns] First pixel loaded: 0xfeef

[596578000 ns] ========== INFERENCE #13 ==========
[596578000 ns] [MONITOR] output_ready: 0 -> 1
[596583000 ns] Starting inference for sample 13...
[596583000 ns] ========== INPUT DATA TRANSMISSION ==========
[596583000 ns] Sending first pixel: 0xfeef
[596583000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[596588000 ns] [MONITOR] ap_idle: 1 -> 0
[627233000 ns] All 1024 pixels transmitted
[627233000 ns] Waiting for ready rising edge to deassert start...
[627313000 ns] ready rising edge detected, start deasserted (ready=1)
[627313000 ns] ========== COMPUTATION PHASE ==========
[627313000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[627313000 ns] [MONITOR] ap_ready: 0 -> 1
[627318000 ns] [MONITOR] ap_ready: 1 -> 0
[642453000 ns] done=1 detected
[642453000 ns] [MONITOR] ap_done: 0 -> 1
[642453000 ns] [MONITOR] output_valid: 0 -> 1
[642453000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[642458000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[642458000 ns] [MONITOR] ap_done: 1 -> 0
[642458000 ns] [MONITOR] ap_idle: 0 -> 1
[642458000 ns] [MONITOR] output_ready: 1 -> 0
[642458000 ns] [MONITOR] output_valid: 1 -> 0
[642463000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[642463000 ns] IP returned to idle
[642463000 ns] ========== INFERENCE #13 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[642463000 ns] Loading sample #14...
[642463000 ns] First pixel loaded: 0xfef8

[642463000 ns] ========== INFERENCE #14 ==========
[642463000 ns] [MONITOR] output_ready: 0 -> 1
[642468000 ns] Starting inference for sample 14...
[642468000 ns] ========== INPUT DATA TRANSMISSION ==========
[642468000 ns] Sending first pixel: 0xfef8
[642468000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[642473000 ns] [MONITOR] ap_idle: 1 -> 0
[673118000 ns] All 1024 pixels transmitted
[673118000 ns] Waiting for ready rising edge to deassert start...
[673198000 ns] ready rising edge detected, start deasserted (ready=1)
[673198000 ns] ========== COMPUTATION PHASE ==========
[673198000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[673198000 ns] [MONITOR] ap_ready: 0 -> 1
[673203000 ns] [MONITOR] ap_ready: 1 -> 0
[688338000 ns] done=1 detected
[688338000 ns] [MONITOR] ap_done: 0 -> 1
[688338000 ns] [MONITOR] output_data: 0x3ff0 -> 0x07a0 (output_valid=1, output_ready=1)
[688338000 ns] [MONITOR] output_valid: 0 -> 1
[688338000 ns] [MONITOR] OUTPUT: data=0x07a0, ready=1, handshake=1
[688343000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[688343000 ns] [MONITOR] ap_done: 1 -> 0
[688343000 ns] [MONITOR] ap_idle: 0 -> 1
[688343000 ns] [MONITOR] output_ready: 1 -> 0
[688343000 ns] [MONITOR] output_valid: 1 -> 0
[688348000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[688348000 ns] IP returned to idle
[688348000 ns] ========== INFERENCE #14 COMPLETE ==========
  Output (hex)  : 0x07a0
  Output (float): 0.119141
  Latency       : 9176 cycles (45.88 μs)

[688348000 ns] Loading sample #15...
[688348000 ns] First pixel loaded: 0xffce

[688348000 ns] ========== INFERENCE #15 ==========
[688348000 ns] [MONITOR] output_ready: 0 -> 1
[688353000 ns] Starting inference for sample 15...
[688353000 ns] ========== INPUT DATA TRANSMISSION ==========
[688353000 ns] Sending first pixel: 0xffce
[688353000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[688358000 ns] [MONITOR] ap_idle: 1 -> 0
[719003000 ns] All 1024 pixels transmitted
[719003000 ns] Waiting for ready rising edge to deassert start...
[719083000 ns] ready rising edge detected, start deasserted (ready=1)
[719083000 ns] ========== COMPUTATION PHASE ==========
[719083000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[719083000 ns] [MONITOR] ap_ready: 0 -> 1
[719088000 ns] [MONITOR] ap_ready: 1 -> 0
[734223000 ns] done=1 detected
[734223000 ns] [MONITOR] ap_done: 0 -> 1
[734223000 ns] [MONITOR] output_data: 0x07a0 -> 0x0300 (output_valid=1, output_ready=1)
[734223000 ns] [MONITOR] output_valid: 0 -> 1
[734223000 ns] [MONITOR] OUTPUT: data=0x0300, ready=1, handshake=1
[734228000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[734228000 ns] [MONITOR] ap_done: 1 -> 0
[734228000 ns] [MONITOR] ap_idle: 0 -> 1
[734228000 ns] [MONITOR] output_ready: 1 -> 0
[734228000 ns] [MONITOR] output_valid: 1 -> 0
[734233000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[734233000 ns] IP returned to idle
[734233000 ns] ========== INFERENCE #15 COMPLETE ==========
  Output (hex)  : 0x0300
  Output (float): 0.046875
  Latency       : 9176 cycles (45.88 μs)

[734233000 ns] Loading sample #16...
[734233000 ns] First pixel loaded: 0xff6a

[734233000 ns] ========== INFERENCE #16 ==========
[734233000 ns] [MONITOR] output_ready: 0 -> 1
[734238000 ns] Starting inference for sample 16...
[734238000 ns] ========== INPUT DATA TRANSMISSION ==========
[734238000 ns] Sending first pixel: 0xff6a
[734238000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[734243000 ns] [MONITOR] ap_idle: 1 -> 0
[764888000 ns] All 1024 pixels transmitted
[764888000 ns] Waiting for ready rising edge to deassert start...
[764968000 ns] ready rising edge detected, start deasserted (ready=1)
[764968000 ns] ========== COMPUTATION PHASE ==========
[764968000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[764968000 ns] [MONITOR] ap_ready: 0 -> 1
[764973000 ns] [MONITOR] ap_ready: 1 -> 0
[780108000 ns] done=1 detected
[780108000 ns] [MONITOR] ap_done: 0 -> 1
[780108000 ns] [MONITOR] output_data: 0x0300 -> 0x3ff0 (output_valid=1, output_ready=1)
[780108000 ns] [MONITOR] output_valid: 0 -> 1
[780108000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[780113000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[780113000 ns] [MONITOR] ap_done: 1 -> 0
[780113000 ns] [MONITOR] ap_idle: 0 -> 1
[780113000 ns] [MONITOR] output_ready: 1 -> 0
[780113000 ns] [MONITOR] output_valid: 1 -> 0
[780118000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[780118000 ns] IP returned to idle
[780118000 ns] ========== INFERENCE #16 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[780118000 ns] Loading sample #17...
[780118000 ns] First pixel loaded: 0xff43

[780118000 ns] ========== INFERENCE #17 ==========
[780118000 ns] [MONITOR] output_ready: 0 -> 1
[780123000 ns] Starting inference for sample 17...
[780123000 ns] ========== INPUT DATA TRANSMISSION ==========
[780123000 ns] Sending first pixel: 0xff43
[780123000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[780128000 ns] [MONITOR] ap_idle: 1 -> 0
[810773000 ns] All 1024 pixels transmitted
[810773000 ns] Waiting for ready rising edge to deassert start...
[810853000 ns] ready rising edge detected, start deasserted (ready=1)
[810853000 ns] ========== COMPUTATION PHASE ==========
[810853000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[810853000 ns] [MONITOR] ap_ready: 0 -> 1
[810858000 ns] [MONITOR] ap_ready: 1 -> 0
[825993000 ns] done=1 detected
[825993000 ns] [MONITOR] ap_done: 0 -> 1
[825993000 ns] [MONITOR] output_valid: 0 -> 1
[825993000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[825998000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[825998000 ns] [MONITOR] ap_done: 1 -> 0
[825998000 ns] [MONITOR] ap_idle: 0 -> 1
[825998000 ns] [MONITOR] output_ready: 1 -> 0
[825998000 ns] [MONITOR] output_valid: 1 -> 0
[826003000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[826003000 ns] IP returned to idle
[826003000 ns] ========== INFERENCE #17 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[826003000 ns] Loading sample #18...
[826003000 ns] First pixel loaded: 0xff2f

[826003000 ns] ========== INFERENCE #18 ==========
[826003000 ns] [MONITOR] output_ready: 0 -> 1
[826008000 ns] Starting inference for sample 18...
[826008000 ns] ========== INPUT DATA TRANSMISSION ==========
[826008000 ns] Sending first pixel: 0xff2f
[826008000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[826013000 ns] [MONITOR] ap_idle: 1 -> 0
[856658000 ns] All 1024 pixels transmitted
[856658000 ns] Waiting for ready rising edge to deassert start...
[856738000 ns] ready rising edge detected, start deasserted (ready=1)
[856738000 ns] ========== COMPUTATION PHASE ==========
[856738000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[856738000 ns] [MONITOR] ap_ready: 0 -> 1
[856743000 ns] [MONITOR] ap_ready: 1 -> 0
[871878000 ns] done=1 detected
[871878000 ns] [MONITOR] ap_done: 0 -> 1
[871878000 ns] [MONITOR] output_valid: 0 -> 1
[871878000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[871883000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[871883000 ns] [MONITOR] ap_done: 1 -> 0
[871883000 ns] [MONITOR] ap_idle: 0 -> 1
[871883000 ns] [MONITOR] output_ready: 1 -> 0
[871883000 ns] [MONITOR] output_valid: 1 -> 0
[871888000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[871888000 ns] IP returned to idle
[871888000 ns] ========== INFERENCE #18 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[871888000 ns] Loading sample #19...
[871888000 ns] First pixel loaded: 0xfee8

[871888000 ns] ========== INFERENCE #19 ==========
[871888000 ns] [MONITOR] output_ready: 0 -> 1
[871893000 ns] Starting inference for sample 19...
[871893000 ns] ========== INPUT DATA TRANSMISSION ==========
[871893000 ns] Sending first pixel: 0xfee8
[871893000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[871898000 ns] [MONITOR] ap_idle: 1 -> 0
[902543000 ns] All 1024 pixels transmitted
[902543000 ns] Waiting for ready rising edge to deassert start...
[902623000 ns] ready rising edge detected, start deasserted (ready=1)
[902623000 ns] ========== COMPUTATION PHASE ==========
[902623000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[902623000 ns] [MONITOR] ap_ready: 0 -> 1
[902628000 ns] [MONITOR] ap_ready: 1 -> 0
[917763000 ns] done=1 detected
[917763000 ns] [MONITOR] ap_done: 0 -> 1
[917763000 ns] [MONITOR] output_valid: 0 -> 1
[917763000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[917768000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[917768000 ns] [MONITOR] ap_done: 1 -> 0
[917768000 ns] [MONITOR] ap_idle: 0 -> 1
[917768000 ns] [MONITOR] output_ready: 1 -> 0
[917768000 ns] [MONITOR] output_valid: 1 -> 0
[917773000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[917773000 ns] IP returned to idle
[917773000 ns] ========== INFERENCE #19 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[917773000 ns] Loading sample #20...
[917773000 ns] First pixel loaded: 0xff37

[917773000 ns] ========== INFERENCE #20 ==========
[917773000 ns] [MONITOR] output_ready: 0 -> 1
[917778000 ns] Starting inference for sample 20...
[917778000 ns] ========== INPUT DATA TRANSMISSION ==========
[917778000 ns] Sending first pixel: 0xff37
[917778000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[917783000 ns] [MONITOR] ap_idle: 1 -> 0
[948428000 ns] All 1024 pixels transmitted
[948428000 ns] Waiting for ready rising edge to deassert start...
[948508000 ns] ready rising edge detected, start deasserted (ready=1)
[948508000 ns] ========== COMPUTATION PHASE ==========
[948508000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[948508000 ns] [MONITOR] ap_ready: 0 -> 1
[948513000 ns] [MONITOR] ap_ready: 1 -> 0
[963648000 ns] done=1 detected
[963648000 ns] [MONITOR] ap_done: 0 -> 1
[963648000 ns] [MONITOR] output_valid: 0 -> 1
[963648000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[963653000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[963653000 ns] [MONITOR] ap_done: 1 -> 0
[963653000 ns] [MONITOR] ap_idle: 0 -> 1
[963653000 ns] [MONITOR] output_ready: 1 -> 0
[963653000 ns] [MONITOR] output_valid: 1 -> 0
[963658000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[963658000 ns] IP returned to idle
[963658000 ns] ========== INFERENCE #20 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[963658000 ns] Loading sample #21...
[963658000 ns] First pixel loaded: 0xffaf

[963658000 ns] ========== INFERENCE #21 ==========
[963658000 ns] [MONITOR] output_ready: 0 -> 1
[963663000 ns] Starting inference for sample 21...
[963663000 ns] ========== INPUT DATA TRANSMISSION ==========
[963663000 ns] Sending first pixel: 0xffaf
[963663000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[963668000 ns] [MONITOR] ap_idle: 1 -> 0
[994313000 ns] All 1024 pixels transmitted
[994313000 ns] Waiting for ready rising edge to deassert start...
[994393000 ns] ready rising edge detected, start deasserted (ready=1)
[994393000 ns] ========== COMPUTATION PHASE ==========
[994393000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[994393000 ns] [MONITOR] ap_ready: 0 -> 1
[994398000 ns] [MONITOR] ap_ready: 1 -> 0
[1009533000 ns] done=1 detected
[1009533000 ns] [MONITOR] ap_done: 0 -> 1
[1009533000 ns] [MONITOR] output_data: 0x3ff0 -> 0x0a80 (output_valid=1, output_ready=1)
[1009533000 ns] [MONITOR] output_valid: 0 -> 1
[1009533000 ns] [MONITOR] OUTPUT: data=0x0a80, ready=1, handshake=1
[1009538000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1009538000 ns] [MONITOR] ap_done: 1 -> 0
[1009538000 ns] [MONITOR] ap_idle: 0 -> 1
[1009538000 ns] [MONITOR] output_ready: 1 -> 0
[1009538000 ns] [MONITOR] output_valid: 1 -> 0
[1009543000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1009543000 ns] IP returned to idle
[1009543000 ns] ========== INFERENCE #21 COMPLETE ==========
  Output (hex)  : 0x0a80
  Output (float): 0.164062
  Latency       : 9176 cycles (45.88 μs)

[1009543000 ns] Loading sample #22...
[1009543000 ns] First pixel loaded: 0xffd5

[1009543000 ns] ========== INFERENCE #22 ==========
[1009543000 ns] [MONITOR] output_ready: 0 -> 1
[1009548000 ns] Starting inference for sample 22...
[1009548000 ns] ========== INPUT DATA TRANSMISSION ==========
[1009548000 ns] Sending first pixel: 0xffd5
[1009548000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1009553000 ns] [MONITOR] ap_idle: 1 -> 0
[1040198000 ns] All 1024 pixels transmitted
[1040198000 ns] Waiting for ready rising edge to deassert start...
[1040278000 ns] ready rising edge detected, start deasserted (ready=1)
[1040278000 ns] ========== COMPUTATION PHASE ==========
[1040278000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1040278000 ns] [MONITOR] ap_ready: 0 -> 1
[1040283000 ns] [MONITOR] ap_ready: 1 -> 0
[1055418000 ns] done=1 detected
[1055418000 ns] [MONITOR] ap_done: 0 -> 1
[1055418000 ns] [MONITOR] output_data: 0x0a80 -> 0x3ff0 (output_valid=1, output_ready=1)
[1055418000 ns] [MONITOR] output_valid: 0 -> 1
[1055418000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1055423000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1055423000 ns] [MONITOR] ap_done: 1 -> 0
[1055423000 ns] [MONITOR] ap_idle: 0 -> 1
[1055423000 ns] [MONITOR] output_ready: 1 -> 0
[1055423000 ns] [MONITOR] output_valid: 1 -> 0
[1055428000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1055428000 ns] IP returned to idle
[1055428000 ns] ========== INFERENCE #22 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1055428000 ns] Loading sample #23...
[1055428000 ns] First pixel loaded: 0xffac

[1055428000 ns] ========== INFERENCE #23 ==========
[1055428000 ns] [MONITOR] output_ready: 0 -> 1
[1055433000 ns] Starting inference for sample 23...
[1055433000 ns] ========== INPUT DATA TRANSMISSION ==========
[1055433000 ns] Sending first pixel: 0xffac
[1055433000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1055438000 ns] [MONITOR] ap_idle: 1 -> 0
[1086083000 ns] All 1024 pixels transmitted
[1086083000 ns] Waiting for ready rising edge to deassert start...
[1086163000 ns] ready rising edge detected, start deasserted (ready=1)
[1086163000 ns] ========== COMPUTATION PHASE ==========
[1086163000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1086163000 ns] [MONITOR] ap_ready: 0 -> 1
[1086168000 ns] [MONITOR] ap_ready: 1 -> 0
[1101303000 ns] done=1 detected
[1101303000 ns] [MONITOR] ap_done: 0 -> 1
[1101303000 ns] [MONITOR] output_valid: 0 -> 1
[1101303000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1101308000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1101308000 ns] [MONITOR] ap_done: 1 -> 0
[1101308000 ns] [MONITOR] ap_idle: 0 -> 1
[1101308000 ns] [MONITOR] output_ready: 1 -> 0
[1101308000 ns] [MONITOR] output_valid: 1 -> 0
[1101313000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1101313000 ns] IP returned to idle
[1101313000 ns] ========== INFERENCE #23 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1101313000 ns] Loading sample #24...
[1101313000 ns] First pixel loaded: 0xff46

[1101313000 ns] ========== INFERENCE #24 ==========
[1101313000 ns] [MONITOR] output_ready: 0 -> 1
[1101318000 ns] Starting inference for sample 24...
[1101318000 ns] ========== INPUT DATA TRANSMISSION ==========
[1101318000 ns] Sending first pixel: 0xff46
[1101318000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1101323000 ns] [MONITOR] ap_idle: 1 -> 0
[1131968000 ns] All 1024 pixels transmitted
[1131968000 ns] Waiting for ready rising edge to deassert start...
[1132048000 ns] ready rising edge detected, start deasserted (ready=1)
[1132048000 ns] ========== COMPUTATION PHASE ==========
[1132048000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1132048000 ns] [MONITOR] ap_ready: 0 -> 1
[1132053000 ns] [MONITOR] ap_ready: 1 -> 0
[1147188000 ns] done=1 detected
[1147188000 ns] [MONITOR] ap_done: 0 -> 1
[1147188000 ns] [MONITOR] output_data: 0x3ff0 -> 0x00d0 (output_valid=1, output_ready=1)
[1147188000 ns] [MONITOR] output_valid: 0 -> 1
[1147188000 ns] [MONITOR] OUTPUT: data=0x00d0, ready=1, handshake=1
[1147193000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1147193000 ns] [MONITOR] ap_done: 1 -> 0
[1147193000 ns] [MONITOR] ap_idle: 0 -> 1
[1147193000 ns] [MONITOR] output_ready: 1 -> 0
[1147193000 ns] [MONITOR] output_valid: 1 -> 0
[1147198000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1147198000 ns] IP returned to idle
[1147198000 ns] ========== INFERENCE #24 COMPLETE ==========
  Output (hex)  : 0x00d0
  Output (float): 0.012695
  Latency       : 9176 cycles (45.88 μs)

[1147198000 ns] Loading sample #25...
[1147198000 ns] First pixel loaded: 0xfed8

[1147198000 ns] ========== INFERENCE #25 ==========
[1147198000 ns] [MONITOR] output_ready: 0 -> 1
[1147203000 ns] Starting inference for sample 25...
[1147203000 ns] ========== INPUT DATA TRANSMISSION ==========
[1147203000 ns] Sending first pixel: 0xfed8
[1147203000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1147208000 ns] [MONITOR] ap_idle: 1 -> 0
[1177853000 ns] All 1024 pixels transmitted
[1177853000 ns] Waiting for ready rising edge to deassert start...
[1177933000 ns] ready rising edge detected, start deasserted (ready=1)
[1177933000 ns] ========== COMPUTATION PHASE ==========
[1177933000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1177933000 ns] [MONITOR] ap_ready: 0 -> 1
[1177938000 ns] [MONITOR] ap_ready: 1 -> 0
[1193073000 ns] done=1 detected
[1193073000 ns] [MONITOR] ap_done: 0 -> 1
[1193073000 ns] [MONITOR] output_data: 0x00d0 -> 0x3ff0 (output_valid=1, output_ready=1)
[1193073000 ns] [MONITOR] output_valid: 0 -> 1
[1193073000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1193078000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1193078000 ns] [MONITOR] ap_done: 1 -> 0
[1193078000 ns] [MONITOR] ap_idle: 0 -> 1
[1193078000 ns] [MONITOR] output_ready: 1 -> 0
[1193078000 ns] [MONITOR] output_valid: 1 -> 0
[1193083000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1193083000 ns] IP returned to idle
[1193083000 ns] ========== INFERENCE #25 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1193083000 ns] Loading sample #26...
[1193083000 ns] First pixel loaded: 0xff6d

[1193083000 ns] ========== INFERENCE #26 ==========
[1193083000 ns] [MONITOR] output_ready: 0 -> 1
[1193088000 ns] Starting inference for sample 26...
[1193088000 ns] ========== INPUT DATA TRANSMISSION ==========
[1193088000 ns] Sending first pixel: 0xff6d
[1193088000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1193093000 ns] [MONITOR] ap_idle: 1 -> 0
[1223738000 ns] All 1024 pixels transmitted
[1223738000 ns] Waiting for ready rising edge to deassert start...
[1223818000 ns] ready rising edge detected, start deasserted (ready=1)
[1223818000 ns] ========== COMPUTATION PHASE ==========
[1223818000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1223818000 ns] [MONITOR] ap_ready: 0 -> 1
[1223823000 ns] [MONITOR] ap_ready: 1 -> 0
[1238958000 ns] done=1 detected
[1238958000 ns] [MONITOR] ap_done: 0 -> 1
[1238958000 ns] [MONITOR] output_valid: 0 -> 1
[1238958000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1238963000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1238963000 ns] [MONITOR] ap_done: 1 -> 0
[1238963000 ns] [MONITOR] ap_idle: 0 -> 1
[1238963000 ns] [MONITOR] output_ready: 1 -> 0
[1238963000 ns] [MONITOR] output_valid: 1 -> 0
[1238968000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1238968000 ns] IP returned to idle
[1238968000 ns] ========== INFERENCE #26 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1238968000 ns] Loading sample #27...
[1238968000 ns] First pixel loaded: 0xff62

[1238968000 ns] ========== INFERENCE #27 ==========
[1238968000 ns] [MONITOR] output_ready: 0 -> 1
[1238973000 ns] Starting inference for sample 27...
[1238973000 ns] ========== INPUT DATA TRANSMISSION ==========
[1238973000 ns] Sending first pixel: 0xff62
[1238973000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1238978000 ns] [MONITOR] ap_idle: 1 -> 0
[1269623000 ns] All 1024 pixels transmitted
[1269623000 ns] Waiting for ready rising edge to deassert start...
[1269703000 ns] ready rising edge detected, start deasserted (ready=1)
[1269703000 ns] ========== COMPUTATION PHASE ==========
[1269703000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1269703000 ns] [MONITOR] ap_ready: 0 -> 1
[1269708000 ns] [MONITOR] ap_ready: 1 -> 0
[1284843000 ns] done=1 detected
[1284843000 ns] [MONITOR] ap_done: 0 -> 1
[1284843000 ns] [MONITOR] output_data: 0x3ff0 -> 0x0490 (output_valid=1, output_ready=1)
[1284843000 ns] [MONITOR] output_valid: 0 -> 1
[1284843000 ns] [MONITOR] OUTPUT: data=0x0490, ready=1, handshake=1
[1284848000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1284848000 ns] [MONITOR] ap_done: 1 -> 0
[1284848000 ns] [MONITOR] ap_idle: 0 -> 1
[1284848000 ns] [MONITOR] output_ready: 1 -> 0
[1284848000 ns] [MONITOR] output_valid: 1 -> 0
[1284853000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1284853000 ns] IP returned to idle
[1284853000 ns] ========== INFERENCE #27 COMPLETE ==========
  Output (hex)  : 0x0490
  Output (float): 0.071289
  Latency       : 9176 cycles (45.88 μs)

[1284853000 ns] Loading sample #28...
[1284853000 ns] First pixel loaded: 0xffac

[1284853000 ns] ========== INFERENCE #28 ==========
[1284853000 ns] [MONITOR] output_ready: 0 -> 1
[1284858000 ns] Starting inference for sample 28...
[1284858000 ns] ========== INPUT DATA TRANSMISSION ==========
[1284858000 ns] Sending first pixel: 0xffac
[1284858000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1284863000 ns] [MONITOR] ap_idle: 1 -> 0
[1315508000 ns] All 1024 pixels transmitted
[1315508000 ns] Waiting for ready rising edge to deassert start...
[1315588000 ns] ready rising edge detected, start deasserted (ready=1)
[1315588000 ns] ========== COMPUTATION PHASE ==========
[1315588000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1315588000 ns] [MONITOR] ap_ready: 0 -> 1
[1315593000 ns] [MONITOR] ap_ready: 1 -> 0
[1330728000 ns] done=1 detected
[1330728000 ns] [MONITOR] ap_done: 0 -> 1
[1330728000 ns] [MONITOR] output_data: 0x0490 -> 0x3ff0 (output_valid=1, output_ready=1)
[1330728000 ns] [MONITOR] output_valid: 0 -> 1
[1330728000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1330733000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1330733000 ns] [MONITOR] ap_done: 1 -> 0
[1330733000 ns] [MONITOR] ap_idle: 0 -> 1
[1330733000 ns] [MONITOR] output_ready: 1 -> 0
[1330733000 ns] [MONITOR] output_valid: 1 -> 0
[1330738000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1330738000 ns] IP returned to idle
[1330738000 ns] ========== INFERENCE #28 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1330738000 ns] Loading sample #29...
[1330738000 ns] First pixel loaded: 0xfff8

[1330738000 ns] ========== INFERENCE #29 ==========
[1330738000 ns] [MONITOR] output_ready: 0 -> 1
[1330743000 ns] Starting inference for sample 29...
[1330743000 ns] ========== INPUT DATA TRANSMISSION ==========
[1330743000 ns] Sending first pixel: 0xfff8
[1330743000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1330748000 ns] [MONITOR] ap_idle: 1 -> 0
[1361393000 ns] All 1024 pixels transmitted
[1361393000 ns] Waiting for ready rising edge to deassert start...
[1361473000 ns] ready rising edge detected, start deasserted (ready=1)
[1361473000 ns] ========== COMPUTATION PHASE ==========
[1361473000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1361473000 ns] [MONITOR] ap_ready: 0 -> 1
[1361478000 ns] [MONITOR] ap_ready: 1 -> 0
[1376613000 ns] done=1 detected
[1376613000 ns] [MONITOR] ap_done: 0 -> 1
[1376613000 ns] [MONITOR] output_data: 0x3ff0 -> 0x0110 (output_valid=1, output_ready=1)
[1376613000 ns] [MONITOR] output_valid: 0 -> 1
[1376613000 ns] [MONITOR] OUTPUT: data=0x0110, ready=1, handshake=1
[1376618000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1376618000 ns] [MONITOR] ap_done: 1 -> 0
[1376618000 ns] [MONITOR] ap_idle: 0 -> 1
[1376618000 ns] [MONITOR] output_ready: 1 -> 0
[1376618000 ns] [MONITOR] output_valid: 1 -> 0
[1376623000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1376623000 ns] IP returned to idle
[1376623000 ns] ========== INFERENCE #29 COMPLETE ==========
  Output (hex)  : 0x0110
  Output (float): 0.016602
  Latency       : 9176 cycles (45.88 μs)

[1376623000 ns] Loading sample #30...
[1376623000 ns] First pixel loaded: 0xffc2

[1376623000 ns] ========== INFERENCE #30 ==========
[1376623000 ns] [MONITOR] output_ready: 0 -> 1
[1376628000 ns] Starting inference for sample 30...
[1376628000 ns] ========== INPUT DATA TRANSMISSION ==========
[1376628000 ns] Sending first pixel: 0xffc2
[1376628000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1376633000 ns] [MONITOR] ap_idle: 1 -> 0
[1407278000 ns] All 1024 pixels transmitted
[1407278000 ns] Waiting for ready rising edge to deassert start...
[1407358000 ns] ready rising edge detected, start deasserted (ready=1)
[1407358000 ns] ========== COMPUTATION PHASE ==========
[1407358000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1407358000 ns] [MONITOR] ap_ready: 0 -> 1
[1407363000 ns] [MONITOR] ap_ready: 1 -> 0
[1422498000 ns] done=1 detected
[1422498000 ns] [MONITOR] ap_done: 0 -> 1
[1422498000 ns] [MONITOR] output_data: 0x0110 -> 0x3ff0 (output_valid=1, output_ready=1)
[1422498000 ns] [MONITOR] output_valid: 0 -> 1
[1422498000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1422503000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1422503000 ns] [MONITOR] ap_done: 1 -> 0
[1422503000 ns] [MONITOR] ap_idle: 0 -> 1
[1422503000 ns] [MONITOR] output_ready: 1 -> 0
[1422503000 ns] [MONITOR] output_valid: 1 -> 0
[1422508000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1422508000 ns] IP returned to idle
[1422508000 ns] ========== INFERENCE #30 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1422508000 ns] Loading sample #31...
[1422508000 ns] First pixel loaded: 0xff79

[1422508000 ns] ========== INFERENCE #31 ==========
[1422508000 ns] [MONITOR] output_ready: 0 -> 1
[1422513000 ns] Starting inference for sample 31...
[1422513000 ns] ========== INPUT DATA TRANSMISSION ==========
[1422513000 ns] Sending first pixel: 0xff79
[1422513000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1422518000 ns] [MONITOR] ap_idle: 1 -> 0
[1453163000 ns] All 1024 pixels transmitted
[1453163000 ns] Waiting for ready rising edge to deassert start...
[1453243000 ns] ready rising edge detected, start deasserted (ready=1)
[1453243000 ns] ========== COMPUTATION PHASE ==========
[1453243000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1453243000 ns] [MONITOR] ap_ready: 0 -> 1
[1453248000 ns] [MONITOR] ap_ready: 1 -> 0
[1468383000 ns] done=1 detected
[1468383000 ns] [MONITOR] ap_done: 0 -> 1
[1468383000 ns] [MONITOR] output_data: 0x3ff0 -> 0x0000 (output_valid=1, output_ready=1)
[1468383000 ns] [MONITOR] output_valid: 0 -> 1
[1468383000 ns] [MONITOR] OUTPUT: data=0x0000, ready=1, handshake=1
[1468388000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1468388000 ns] [MONITOR] ap_done: 1 -> 0
[1468388000 ns] [MONITOR] ap_idle: 0 -> 1
[1468388000 ns] [MONITOR] output_ready: 1 -> 0
[1468388000 ns] [MONITOR] output_valid: 1 -> 0
[1468393000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1468393000 ns] IP returned to idle
[1468393000 ns] ========== INFERENCE #31 COMPLETE ==========
  Output (hex)  : 0x0000
  Output (float): 0.000000
  Latency       : 9176 cycles (45.88 μs)

[1468393000 ns] Loading sample #32...
[1468393000 ns] First pixel loaded: 0xff80

[1468393000 ns] ========== INFERENCE #32 ==========
[1468393000 ns] [MONITOR] output_ready: 0 -> 1
[1468398000 ns] Starting inference for sample 32...
[1468398000 ns] ========== INPUT DATA TRANSMISSION ==========
[1468398000 ns] Sending first pixel: 0xff80
[1468398000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1468403000 ns] [MONITOR] ap_idle: 1 -> 0
[1499048000 ns] All 1024 pixels transmitted
[1499048000 ns] Waiting for ready rising edge to deassert start...
[1499128000 ns] ready rising edge detected, start deasserted (ready=1)
[1499128000 ns] ========== COMPUTATION PHASE ==========
[1499128000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1499128000 ns] [MONITOR] ap_ready: 0 -> 1
[1499133000 ns] [MONITOR] ap_ready: 1 -> 0
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 9378.266 ; gain = 0.000 ; free physical = 1853 ; free virtual = 7760
run all
[1514268000 ns] done=1 detected
[1514268000 ns] [MONITOR] ap_done: 0 -> 1
[1514268000 ns] [MONITOR] output_data: 0x0000 -> 0x3ff0 (output_valid=1, output_ready=1)
[1514268000 ns] [MONITOR] output_valid: 0 -> 1
[1514268000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1514273000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1514273000 ns] [MONITOR] ap_done: 1 -> 0
[1514273000 ns] [MONITOR] ap_idle: 0 -> 1
[1514273000 ns] [MONITOR] output_ready: 1 -> 0
[1514273000 ns] [MONITOR] output_valid: 1 -> 0
[1514278000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1514278000 ns] IP returned to idle
[1514278000 ns] ========== INFERENCE #32 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1514278000 ns] Loading sample #33...
[1514278000 ns] First pixel loaded: 0xff81

[1514278000 ns] ========== INFERENCE #33 ==========
[1514278000 ns] [MONITOR] output_ready: 0 -> 1
[1514283000 ns] Starting inference for sample 33...
[1514283000 ns] ========== INPUT DATA TRANSMISSION ==========
[1514283000 ns] Sending first pixel: 0xff81
[1514283000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1514288000 ns] [MONITOR] ap_idle: 1 -> 0
[1544933000 ns] All 1024 pixels transmitted
[1544933000 ns] Waiting for ready rising edge to deassert start...
[1545013000 ns] ready rising edge detected, start deasserted (ready=1)
[1545013000 ns] ========== COMPUTATION PHASE ==========
[1545013000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1545013000 ns] [MONITOR] ap_ready: 0 -> 1
[1545018000 ns] [MONITOR] ap_ready: 1 -> 0
[1560153000 ns] done=1 detected
[1560153000 ns] [MONITOR] ap_done: 0 -> 1
[1560153000 ns] [MONITOR] output_valid: 0 -> 1
[1560153000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1560158000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1560158000 ns] [MONITOR] ap_done: 1 -> 0
[1560158000 ns] [MONITOR] ap_idle: 0 -> 1
[1560158000 ns] [MONITOR] output_ready: 1 -> 0
[1560158000 ns] [MONITOR] output_valid: 1 -> 0
[1560163000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1560163000 ns] IP returned to idle
[1560163000 ns] ========== INFERENCE #33 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1560163000 ns] Loading sample #34...
[1560163000 ns] First pixel loaded: 0xfef2

[1560163000 ns] ========== INFERENCE #34 ==========
[1560163000 ns] [MONITOR] output_ready: 0 -> 1
[1560168000 ns] Starting inference for sample 34...
[1560168000 ns] ========== INPUT DATA TRANSMISSION ==========
[1560168000 ns] Sending first pixel: 0xfef2
[1560168000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1560173000 ns] [MONITOR] ap_idle: 1 -> 0
[1590818000 ns] All 1024 pixels transmitted
[1590818000 ns] Waiting for ready rising edge to deassert start...
[1590898000 ns] ready rising edge detected, start deasserted (ready=1)
[1590898000 ns] ========== COMPUTATION PHASE ==========
[1590898000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1590898000 ns] [MONITOR] ap_ready: 0 -> 1
[1590903000 ns] [MONITOR] ap_ready: 1 -> 0
[1606038000 ns] done=1 detected
[1606038000 ns] [MONITOR] ap_done: 0 -> 1
[1606038000 ns] [MONITOR] output_valid: 0 -> 1
[1606038000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1606043000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1606043000 ns] [MONITOR] ap_done: 1 -> 0
[1606043000 ns] [MONITOR] ap_idle: 0 -> 1
[1606043000 ns] [MONITOR] output_ready: 1 -> 0
[1606043000 ns] [MONITOR] output_valid: 1 -> 0
[1606048000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1606048000 ns] IP returned to idle
[1606048000 ns] ========== INFERENCE #34 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1606048000 ns] Loading sample #35...
[1606048000 ns] First pixel loaded: 0xff3c

[1606048000 ns] ========== INFERENCE #35 ==========
[1606048000 ns] [MONITOR] output_ready: 0 -> 1
[1606053000 ns] Starting inference for sample 35...
[1606053000 ns] ========== INPUT DATA TRANSMISSION ==========
[1606053000 ns] Sending first pixel: 0xff3c
[1606053000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1606058000 ns] [MONITOR] ap_idle: 1 -> 0
[1636703000 ns] All 1024 pixels transmitted
[1636703000 ns] Waiting for ready rising edge to deassert start...
[1636783000 ns] ready rising edge detected, start deasserted (ready=1)
[1636783000 ns] ========== COMPUTATION PHASE ==========
[1636783000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1636783000 ns] [MONITOR] ap_ready: 0 -> 1
[1636788000 ns] [MONITOR] ap_ready: 1 -> 0
[1651923000 ns] done=1 detected
[1651923000 ns] [MONITOR] ap_done: 0 -> 1
[1651923000 ns] [MONITOR] output_valid: 0 -> 1
[1651923000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1651928000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1651928000 ns] [MONITOR] ap_done: 1 -> 0
[1651928000 ns] [MONITOR] ap_idle: 0 -> 1
[1651928000 ns] [MONITOR] output_ready: 1 -> 0
[1651928000 ns] [MONITOR] output_valid: 1 -> 0
[1651933000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1651933000 ns] IP returned to idle
[1651933000 ns] ========== INFERENCE #35 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1651933000 ns] Loading sample #36...
[1651933000 ns] First pixel loaded: 0xff78

[1651933000 ns] ========== INFERENCE #36 ==========
[1651933000 ns] [MONITOR] output_ready: 0 -> 1
[1651938000 ns] Starting inference for sample 36...
[1651938000 ns] ========== INPUT DATA TRANSMISSION ==========
[1651938000 ns] Sending first pixel: 0xff78
[1651938000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1651943000 ns] [MONITOR] ap_idle: 1 -> 0
[1682588000 ns] All 1024 pixels transmitted
[1682588000 ns] Waiting for ready rising edge to deassert start...
[1682668000 ns] ready rising edge detected, start deasserted (ready=1)
[1682668000 ns] ========== COMPUTATION PHASE ==========
[1682668000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1682668000 ns] [MONITOR] ap_ready: 0 -> 1
[1682673000 ns] [MONITOR] ap_ready: 1 -> 0
[1697808000 ns] done=1 detected
[1697808000 ns] [MONITOR] ap_done: 0 -> 1
[1697808000 ns] [MONITOR] output_data: 0x3ff0 -> 0x1c00 (output_valid=1, output_ready=1)
[1697808000 ns] [MONITOR] output_valid: 0 -> 1
[1697808000 ns] [MONITOR] OUTPUT: data=0x1c00, ready=1, handshake=1
[1697813000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1697813000 ns] [MONITOR] ap_done: 1 -> 0
[1697813000 ns] [MONITOR] ap_idle: 0 -> 1
[1697813000 ns] [MONITOR] output_ready: 1 -> 0
[1697813000 ns] [MONITOR] output_valid: 1 -> 0
[1697818000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1697818000 ns] IP returned to idle
[1697818000 ns] ========== INFERENCE #36 COMPLETE ==========
  Output (hex)  : 0x1c00
  Output (float): 0.437500
  Latency       : 9176 cycles (45.88 μs)

[1697818000 ns] Loading sample #37...
[1697818000 ns] First pixel loaded: 0xff57

[1697818000 ns] ========== INFERENCE #37 ==========
[1697818000 ns] [MONITOR] output_ready: 0 -> 1
[1697823000 ns] Starting inference for sample 37...
[1697823000 ns] ========== INPUT DATA TRANSMISSION ==========
[1697823000 ns] Sending first pixel: 0xff57
[1697823000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1697828000 ns] [MONITOR] ap_idle: 1 -> 0
[1728473000 ns] All 1024 pixels transmitted
[1728473000 ns] Waiting for ready rising edge to deassert start...
[1728553000 ns] ready rising edge detected, start deasserted (ready=1)
[1728553000 ns] ========== COMPUTATION PHASE ==========
[1728553000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1728553000 ns] [MONITOR] ap_ready: 0 -> 1
[1728558000 ns] [MONITOR] ap_ready: 1 -> 0
[1743693000 ns] done=1 detected
[1743693000 ns] [MONITOR] ap_done: 0 -> 1
[1743693000 ns] [MONITOR] output_data: 0x1c00 -> 0x3ff0 (output_valid=1, output_ready=1)
[1743693000 ns] [MONITOR] output_valid: 0 -> 1
[1743693000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1743698000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1743698000 ns] [MONITOR] ap_done: 1 -> 0
[1743698000 ns] [MONITOR] ap_idle: 0 -> 1
[1743698000 ns] [MONITOR] output_ready: 1 -> 0
[1743698000 ns] [MONITOR] output_valid: 1 -> 0
[1743703000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1743703000 ns] IP returned to idle
[1743703000 ns] ========== INFERENCE #37 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1743703000 ns] Loading sample #38...
[1743703000 ns] First pixel loaded: 0xff6d

[1743703000 ns] ========== INFERENCE #38 ==========
[1743703000 ns] [MONITOR] output_ready: 0 -> 1
[1743708000 ns] Starting inference for sample 38...
[1743708000 ns] ========== INPUT DATA TRANSMISSION ==========
[1743708000 ns] Sending first pixel: 0xff6d
[1743708000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1743713000 ns] [MONITOR] ap_idle: 1 -> 0
[1774358000 ns] All 1024 pixels transmitted
[1774358000 ns] Waiting for ready rising edge to deassert start...
[1774438000 ns] ready rising edge detected, start deasserted (ready=1)
[1774438000 ns] ========== COMPUTATION PHASE ==========
[1774438000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1774438000 ns] [MONITOR] ap_ready: 0 -> 1
[1774443000 ns] [MONITOR] ap_ready: 1 -> 0
[1789578000 ns] done=1 detected
[1789578000 ns] [MONITOR] ap_done: 0 -> 1
[1789578000 ns] [MONITOR] output_valid: 0 -> 1
[1789578000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1789583000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1789583000 ns] [MONITOR] ap_done: 1 -> 0
[1789583000 ns] [MONITOR] ap_idle: 0 -> 1
[1789583000 ns] [MONITOR] output_ready: 1 -> 0
[1789583000 ns] [MONITOR] output_valid: 1 -> 0
[1789588000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1789588000 ns] IP returned to idle
[1789588000 ns] ========== INFERENCE #38 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1789588000 ns] Loading sample #39...
[1789588000 ns] First pixel loaded: 0xffba

[1789588000 ns] ========== INFERENCE #39 ==========
[1789588000 ns] [MONITOR] output_ready: 0 -> 1
[1789593000 ns] Starting inference for sample 39...
[1789593000 ns] ========== INPUT DATA TRANSMISSION ==========
[1789593000 ns] Sending first pixel: 0xffba
[1789593000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1789598000 ns] [MONITOR] ap_idle: 1 -> 0
[1820243000 ns] All 1024 pixels transmitted
[1820243000 ns] Waiting for ready rising edge to deassert start...
[1820323000 ns] ready rising edge detected, start deasserted (ready=1)
[1820323000 ns] ========== COMPUTATION PHASE ==========
[1820323000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1820323000 ns] [MONITOR] ap_ready: 0 -> 1
[1820328000 ns] [MONITOR] ap_ready: 1 -> 0
[1835463000 ns] done=1 detected
[1835463000 ns] [MONITOR] ap_done: 0 -> 1
[1835463000 ns] [MONITOR] output_valid: 0 -> 1
[1835463000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1835468000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1835468000 ns] [MONITOR] ap_done: 1 -> 0
[1835468000 ns] [MONITOR] ap_idle: 0 -> 1
[1835468000 ns] [MONITOR] output_ready: 1 -> 0
[1835468000 ns] [MONITOR] output_valid: 1 -> 0
[1835473000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1835473000 ns] IP returned to idle
[1835473000 ns] ========== INFERENCE #39 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1835473000 ns] Loading sample #40...
[1835473000 ns] First pixel loaded: 0xff92

[1835473000 ns] ========== INFERENCE #40 ==========
[1835473000 ns] [MONITOR] output_ready: 0 -> 1
[1835478000 ns] Starting inference for sample 40...
[1835478000 ns] ========== INPUT DATA TRANSMISSION ==========
[1835478000 ns] Sending first pixel: 0xff92
[1835478000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1835483000 ns] [MONITOR] ap_idle: 1 -> 0
[1866128000 ns] All 1024 pixels transmitted
[1866128000 ns] Waiting for ready rising edge to deassert start...
[1866208000 ns] ready rising edge detected, start deasserted (ready=1)
[1866208000 ns] ========== COMPUTATION PHASE ==========
[1866208000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1866208000 ns] [MONITOR] ap_ready: 0 -> 1
[1866213000 ns] [MONITOR] ap_ready: 1 -> 0
[1881348000 ns] done=1 detected
[1881348000 ns] [MONITOR] ap_done: 0 -> 1
[1881348000 ns] [MONITOR] output_valid: 0 -> 1
[1881348000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1881353000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1881353000 ns] [MONITOR] ap_done: 1 -> 0
[1881353000 ns] [MONITOR] ap_idle: 0 -> 1
[1881353000 ns] [MONITOR] output_ready: 1 -> 0
[1881353000 ns] [MONITOR] output_valid: 1 -> 0
[1881358000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1881358000 ns] IP returned to idle
[1881358000 ns] ========== INFERENCE #40 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1881358000 ns] Loading sample #41...
[1881358000 ns] First pixel loaded: 0xff7b

[1881358000 ns] ========== INFERENCE #41 ==========
[1881358000 ns] [MONITOR] output_ready: 0 -> 1
[1881363000 ns] Starting inference for sample 41...
[1881363000 ns] ========== INPUT DATA TRANSMISSION ==========
[1881363000 ns] Sending first pixel: 0xff7b
[1881363000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1881368000 ns] [MONITOR] ap_idle: 1 -> 0
[1912013000 ns] All 1024 pixels transmitted
[1912013000 ns] Waiting for ready rising edge to deassert start...
[1912093000 ns] ready rising edge detected, start deasserted (ready=1)
[1912093000 ns] ========== COMPUTATION PHASE ==========
[1912093000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1912093000 ns] [MONITOR] ap_ready: 0 -> 1
[1912098000 ns] [MONITOR] ap_ready: 1 -> 0
[1927233000 ns] done=1 detected
[1927233000 ns] [MONITOR] ap_done: 0 -> 1
[1927233000 ns] [MONITOR] output_valid: 0 -> 1
[1927233000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1927238000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1927238000 ns] [MONITOR] ap_done: 1 -> 0
[1927238000 ns] [MONITOR] ap_idle: 0 -> 1
[1927238000 ns] [MONITOR] output_ready: 1 -> 0
[1927238000 ns] [MONITOR] output_valid: 1 -> 0
[1927243000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1927243000 ns] IP returned to idle
[1927243000 ns] ========== INFERENCE #41 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1927243000 ns] Loading sample #42...
[1927243000 ns] First pixel loaded: 0xff50

[1927243000 ns] ========== INFERENCE #42 ==========
[1927243000 ns] [MONITOR] output_ready: 0 -> 1
[1927248000 ns] Starting inference for sample 42...
[1927248000 ns] ========== INPUT DATA TRANSMISSION ==========
[1927248000 ns] Sending first pixel: 0xff50
[1927248000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1927253000 ns] [MONITOR] ap_idle: 1 -> 0
[1957898000 ns] All 1024 pixels transmitted
[1957898000 ns] Waiting for ready rising edge to deassert start...
[1957978000 ns] ready rising edge detected, start deasserted (ready=1)
[1957978000 ns] ========== COMPUTATION PHASE ==========
[1957978000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[1957978000 ns] [MONITOR] ap_ready: 0 -> 1
[1957983000 ns] [MONITOR] ap_ready: 1 -> 0
[1973118000 ns] done=1 detected
[1973118000 ns] [MONITOR] ap_done: 0 -> 1
[1973118000 ns] [MONITOR] output_valid: 0 -> 1
[1973118000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[1973123000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[1973123000 ns] [MONITOR] ap_done: 1 -> 0
[1973123000 ns] [MONITOR] ap_idle: 0 -> 1
[1973123000 ns] [MONITOR] output_ready: 1 -> 0
[1973123000 ns] [MONITOR] output_valid: 1 -> 0
[1973128000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[1973128000 ns] IP returned to idle
[1973128000 ns] ========== INFERENCE #42 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[1973128000 ns] Loading sample #43...
[1973128000 ns] First pixel loaded: 0xffe9

[1973128000 ns] ========== INFERENCE #43 ==========
[1973128000 ns] [MONITOR] output_ready: 0 -> 1
[1973133000 ns] Starting inference for sample 43...
[1973133000 ns] ========== INPUT DATA TRANSMISSION ==========
[1973133000 ns] Sending first pixel: 0xffe9
[1973133000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[1973138000 ns] [MONITOR] ap_idle: 1 -> 0
[2003783000 ns] All 1024 pixels transmitted
[2003783000 ns] Waiting for ready rising edge to deassert start...
[2003863000 ns] ready rising edge detected, start deasserted (ready=1)
[2003863000 ns] ========== COMPUTATION PHASE ==========
[2003863000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2003863000 ns] [MONITOR] ap_ready: 0 -> 1
[2003868000 ns] [MONITOR] ap_ready: 1 -> 0
[2019003000 ns] done=1 detected
[2019003000 ns] [MONITOR] ap_done: 0 -> 1
[2019003000 ns] [MONITOR] output_valid: 0 -> 1
[2019003000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2019008000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2019008000 ns] [MONITOR] ap_done: 1 -> 0
[2019008000 ns] [MONITOR] ap_idle: 0 -> 1
[2019008000 ns] [MONITOR] output_ready: 1 -> 0
[2019008000 ns] [MONITOR] output_valid: 1 -> 0
[2019013000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2019013000 ns] IP returned to idle
[2019013000 ns] ========== INFERENCE #43 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2019013000 ns] Loading sample #44...
[2019013000 ns] First pixel loaded: 0xff6d

[2019013000 ns] ========== INFERENCE #44 ==========
[2019013000 ns] [MONITOR] output_ready: 0 -> 1
[2019018000 ns] Starting inference for sample 44...
[2019018000 ns] ========== INPUT DATA TRANSMISSION ==========
[2019018000 ns] Sending first pixel: 0xff6d
[2019018000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2019023000 ns] [MONITOR] ap_idle: 1 -> 0
[2049668000 ns] All 1024 pixels transmitted
[2049668000 ns] Waiting for ready rising edge to deassert start...
[2049748000 ns] ready rising edge detected, start deasserted (ready=1)
[2049748000 ns] ========== COMPUTATION PHASE ==========
[2049748000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2049748000 ns] [MONITOR] ap_ready: 0 -> 1
[2049753000 ns] [MONITOR] ap_ready: 1 -> 0
[2064888000 ns] done=1 detected
[2064888000 ns] [MONITOR] ap_done: 0 -> 1
[2064888000 ns] [MONITOR] output_data: 0x3ff0 -> 0x33b0 (output_valid=1, output_ready=1)
[2064888000 ns] [MONITOR] output_valid: 0 -> 1
[2064888000 ns] [MONITOR] OUTPUT: data=0x33b0, ready=1, handshake=1
[2064893000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2064893000 ns] [MONITOR] ap_done: 1 -> 0
[2064893000 ns] [MONITOR] ap_idle: 0 -> 1
[2064893000 ns] [MONITOR] output_ready: 1 -> 0
[2064893000 ns] [MONITOR] output_valid: 1 -> 0
[2064898000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2064898000 ns] IP returned to idle
[2064898000 ns] ========== INFERENCE #44 COMPLETE ==========
  Output (hex)  : 0x33b0
  Output (float): 0.807617
  Latency       : 9176 cycles (45.88 μs)

[2064898000 ns] Loading sample #45...
[2064898000 ns] First pixel loaded: 0xfe84

[2064898000 ns] ========== INFERENCE #45 ==========
[2064898000 ns] [MONITOR] output_ready: 0 -> 1
[2064903000 ns] Starting inference for sample 45...
[2064903000 ns] ========== INPUT DATA TRANSMISSION ==========
[2064903000 ns] Sending first pixel: 0xfe84
[2064903000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2064908000 ns] [MONITOR] ap_idle: 1 -> 0
[2095553000 ns] All 1024 pixels transmitted
[2095553000 ns] Waiting for ready rising edge to deassert start...
[2095633000 ns] ready rising edge detected, start deasserted (ready=1)
[2095633000 ns] ========== COMPUTATION PHASE ==========
[2095633000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2095633000 ns] [MONITOR] ap_ready: 0 -> 1
[2095638000 ns] [MONITOR] ap_ready: 1 -> 0
[2110773000 ns] done=1 detected
[2110773000 ns] [MONITOR] ap_done: 0 -> 1
[2110773000 ns] [MONITOR] output_data: 0x33b0 -> 0x3600 (output_valid=1, output_ready=1)
[2110773000 ns] [MONITOR] output_valid: 0 -> 1
[2110773000 ns] [MONITOR] OUTPUT: data=0x3600, ready=1, handshake=1
[2110778000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2110778000 ns] [MONITOR] ap_done: 1 -> 0
[2110778000 ns] [MONITOR] ap_idle: 0 -> 1
[2110778000 ns] [MONITOR] output_ready: 1 -> 0
[2110778000 ns] [MONITOR] output_valid: 1 -> 0
[2110783000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2110783000 ns] IP returned to idle
[2110783000 ns] ========== INFERENCE #45 COMPLETE ==========
  Output (hex)  : 0x3600
  Output (float): 0.843750
  Latency       : 9176 cycles (45.88 μs)

[2110783000 ns] Loading sample #46...
[2110783000 ns] First pixel loaded: 0xff55

[2110783000 ns] ========== INFERENCE #46 ==========
[2110783000 ns] [MONITOR] output_ready: 0 -> 1
[2110788000 ns] Starting inference for sample 46...
[2110788000 ns] ========== INPUT DATA TRANSMISSION ==========
[2110788000 ns] Sending first pixel: 0xff55
[2110788000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2110793000 ns] [MONITOR] ap_idle: 1 -> 0
[2141438000 ns] All 1024 pixels transmitted
[2141438000 ns] Waiting for ready rising edge to deassert start...
[2141518000 ns] ready rising edge detected, start deasserted (ready=1)
[2141518000 ns] ========== COMPUTATION PHASE ==========
[2141518000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2141518000 ns] [MONITOR] ap_ready: 0 -> 1
[2141523000 ns] [MONITOR] ap_ready: 1 -> 0
[2156658000 ns] done=1 detected
[2156658000 ns] [MONITOR] ap_done: 0 -> 1
[2156658000 ns] [MONITOR] output_data: 0x3600 -> 0x3ff0 (output_valid=1, output_ready=1)
[2156658000 ns] [MONITOR] output_valid: 0 -> 1
[2156658000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2156663000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2156663000 ns] [MONITOR] ap_done: 1 -> 0
[2156663000 ns] [MONITOR] ap_idle: 0 -> 1
[2156663000 ns] [MONITOR] output_ready: 1 -> 0
[2156663000 ns] [MONITOR] output_valid: 1 -> 0
[2156668000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2156668000 ns] IP returned to idle
[2156668000 ns] ========== INFERENCE #46 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2156668000 ns] Loading sample #47...
[2156668000 ns] First pixel loaded: 0xff23

[2156668000 ns] ========== INFERENCE #47 ==========
[2156668000 ns] [MONITOR] output_ready: 0 -> 1
[2156673000 ns] Starting inference for sample 47...
[2156673000 ns] ========== INPUT DATA TRANSMISSION ==========
[2156673000 ns] Sending first pixel: 0xff23
[2156673000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2156678000 ns] [MONITOR] ap_idle: 1 -> 0
[2187323000 ns] All 1024 pixels transmitted
[2187323000 ns] Waiting for ready rising edge to deassert start...
[2187403000 ns] ready rising edge detected, start deasserted (ready=1)
[2187403000 ns] ========== COMPUTATION PHASE ==========
[2187403000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2187403000 ns] [MONITOR] ap_ready: 0 -> 1
[2187408000 ns] [MONITOR] ap_ready: 1 -> 0
[2202543000 ns] done=1 detected
[2202543000 ns] [MONITOR] ap_done: 0 -> 1
[2202543000 ns] [MONITOR] output_valid: 0 -> 1
[2202543000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2202548000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2202548000 ns] [MONITOR] ap_done: 1 -> 0
[2202548000 ns] [MONITOR] ap_idle: 0 -> 1
[2202548000 ns] [MONITOR] output_ready: 1 -> 0
[2202548000 ns] [MONITOR] output_valid: 1 -> 0
[2202553000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2202553000 ns] IP returned to idle
[2202553000 ns] ========== INFERENCE #47 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2202553000 ns] Loading sample #48...
[2202553000 ns] First pixel loaded: 0xffbc

[2202553000 ns] ========== INFERENCE #48 ==========
[2202553000 ns] [MONITOR] output_ready: 0 -> 1
[2202558000 ns] Starting inference for sample 48...
[2202558000 ns] ========== INPUT DATA TRANSMISSION ==========
[2202558000 ns] Sending first pixel: 0xffbc
[2202558000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2202563000 ns] [MONITOR] ap_idle: 1 -> 0
[2233208000 ns] All 1024 pixels transmitted
[2233208000 ns] Waiting for ready rising edge to deassert start...
[2233288000 ns] ready rising edge detected, start deasserted (ready=1)
[2233288000 ns] ========== COMPUTATION PHASE ==========
[2233288000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2233288000 ns] [MONITOR] ap_ready: 0 -> 1
[2233293000 ns] [MONITOR] ap_ready: 1 -> 0
[2248428000 ns] done=1 detected
[2248428000 ns] [MONITOR] ap_done: 0 -> 1
[2248428000 ns] [MONITOR] output_valid: 0 -> 1
[2248428000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2248433000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2248433000 ns] [MONITOR] ap_done: 1 -> 0
[2248433000 ns] [MONITOR] ap_idle: 0 -> 1
[2248433000 ns] [MONITOR] output_ready: 1 -> 0
[2248433000 ns] [MONITOR] output_valid: 1 -> 0
[2248438000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2248438000 ns] IP returned to idle
[2248438000 ns] ========== INFERENCE #48 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2248438000 ns] Loading sample #49...
[2248438000 ns] First pixel loaded: 0xffb9

[2248438000 ns] ========== INFERENCE #49 ==========
[2248438000 ns] [MONITOR] output_ready: 0 -> 1
[2248443000 ns] Starting inference for sample 49...
[2248443000 ns] ========== INPUT DATA TRANSMISSION ==========
[2248443000 ns] Sending first pixel: 0xffb9
[2248443000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2248448000 ns] [MONITOR] ap_idle: 1 -> 0
[2279093000 ns] All 1024 pixels transmitted
[2279093000 ns] Waiting for ready rising edge to deassert start...
[2279173000 ns] ready rising edge detected, start deasserted (ready=1)
[2279173000 ns] ========== COMPUTATION PHASE ==========
[2279173000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2279173000 ns] [MONITOR] ap_ready: 0 -> 1
[2279178000 ns] [MONITOR] ap_ready: 1 -> 0
[2294313000 ns] done=1 detected
[2294313000 ns] [MONITOR] ap_done: 0 -> 1
[2294313000 ns] [MONITOR] output_valid: 0 -> 1
[2294313000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2294318000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2294318000 ns] [MONITOR] ap_done: 1 -> 0
[2294318000 ns] [MONITOR] ap_idle: 0 -> 1
[2294318000 ns] [MONITOR] output_ready: 1 -> 0
[2294318000 ns] [MONITOR] output_valid: 1 -> 0
[2294323000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2294323000 ns] IP returned to idle
[2294323000 ns] ========== INFERENCE #49 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2294323000 ns] Loading sample #50...
[2294323000 ns] First pixel loaded: 0xff30

[2294323000 ns] ========== INFERENCE #50 ==========
[2294323000 ns] [MONITOR] output_ready: 0 -> 1
[2294328000 ns] Starting inference for sample 50...
[2294328000 ns] ========== INPUT DATA TRANSMISSION ==========
[2294328000 ns] Sending first pixel: 0xff30
[2294328000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2294333000 ns] [MONITOR] ap_idle: 1 -> 0
[2324978000 ns] All 1024 pixels transmitted
[2324978000 ns] Waiting for ready rising edge to deassert start...
[2325058000 ns] ready rising edge detected, start deasserted (ready=1)
[2325058000 ns] ========== COMPUTATION PHASE ==========
[2325058000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2325058000 ns] [MONITOR] ap_ready: 0 -> 1
[2325063000 ns] [MONITOR] ap_ready: 1 -> 0
[2340198000 ns] done=1 detected
[2340198000 ns] [MONITOR] ap_done: 0 -> 1
[2340198000 ns] [MONITOR] output_valid: 0 -> 1
[2340198000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2340203000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2340203000 ns] [MONITOR] ap_done: 1 -> 0
[2340203000 ns] [MONITOR] ap_idle: 0 -> 1
[2340203000 ns] [MONITOR] output_ready: 1 -> 0
[2340203000 ns] [MONITOR] output_valid: 1 -> 0
[2340208000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2340208000 ns] IP returned to idle
[2340208000 ns] ========== INFERENCE #50 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2340208000 ns] Loading sample #51...
[2340208000 ns] First pixel loaded: 0xfed5

[2340208000 ns] ========== INFERENCE #51 ==========
[2340208000 ns] [MONITOR] output_ready: 0 -> 1
[2340213000 ns] Starting inference for sample 51...
[2340213000 ns] ========== INPUT DATA TRANSMISSION ==========
[2340213000 ns] Sending first pixel: 0xfed5
[2340213000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2340218000 ns] [MONITOR] ap_idle: 1 -> 0
[2370863000 ns] All 1024 pixels transmitted
[2370863000 ns] Waiting for ready rising edge to deassert start...
[2370943000 ns] ready rising edge detected, start deasserted (ready=1)
[2370943000 ns] ========== COMPUTATION PHASE ==========
[2370943000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2370943000 ns] [MONITOR] ap_ready: 0 -> 1
[2370948000 ns] [MONITOR] ap_ready: 1 -> 0
[2386083000 ns] done=1 detected
[2386083000 ns] [MONITOR] ap_done: 0 -> 1
[2386083000 ns] [MONITOR] output_valid: 0 -> 1
[2386083000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2386088000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2386088000 ns] [MONITOR] ap_done: 1 -> 0
[2386088000 ns] [MONITOR] ap_idle: 0 -> 1
[2386088000 ns] [MONITOR] output_ready: 1 -> 0
[2386088000 ns] [MONITOR] output_valid: 1 -> 0
[2386093000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2386093000 ns] IP returned to idle
[2386093000 ns] ========== INFERENCE #51 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2386093000 ns] Loading sample #52...
[2386093000 ns] First pixel loaded: 0xff98

[2386093000 ns] ========== INFERENCE #52 ==========
[2386093000 ns] [MONITOR] output_ready: 0 -> 1
[2386098000 ns] Starting inference for sample 52...
[2386098000 ns] ========== INPUT DATA TRANSMISSION ==========
[2386098000 ns] Sending first pixel: 0xff98
[2386098000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2386103000 ns] [MONITOR] ap_idle: 1 -> 0
[2416748000 ns] All 1024 pixels transmitted
[2416748000 ns] Waiting for ready rising edge to deassert start...
[2416828000 ns] ready rising edge detected, start deasserted (ready=1)
[2416828000 ns] ========== COMPUTATION PHASE ==========
[2416828000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2416828000 ns] [MONITOR] ap_ready: 0 -> 1
[2416833000 ns] [MONITOR] ap_ready: 1 -> 0
[2431968000 ns] done=1 detected
[2431968000 ns] [MONITOR] ap_done: 0 -> 1
[2431968000 ns] [MONITOR] output_valid: 0 -> 1
[2431968000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2431973000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2431973000 ns] [MONITOR] ap_done: 1 -> 0
[2431973000 ns] [MONITOR] ap_idle: 0 -> 1
[2431973000 ns] [MONITOR] output_ready: 1 -> 0
[2431973000 ns] [MONITOR] output_valid: 1 -> 0
[2431978000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2431978000 ns] IP returned to idle
[2431978000 ns] ========== INFERENCE #52 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2431978000 ns] Loading sample #53...
[2431978000 ns] First pixel loaded: 0xffdc

[2431978000 ns] ========== INFERENCE #53 ==========
[2431978000 ns] [MONITOR] output_ready: 0 -> 1
[2431983000 ns] Starting inference for sample 53...
[2431983000 ns] ========== INPUT DATA TRANSMISSION ==========
[2431983000 ns] Sending first pixel: 0xffdc
[2431983000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2431988000 ns] [MONITOR] ap_idle: 1 -> 0
[2462633000 ns] All 1024 pixels transmitted
[2462633000 ns] Waiting for ready rising edge to deassert start...
[2462713000 ns] ready rising edge detected, start deasserted (ready=1)
[2462713000 ns] ========== COMPUTATION PHASE ==========
[2462713000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2462713000 ns] [MONITOR] ap_ready: 0 -> 1
[2462718000 ns] [MONITOR] ap_ready: 1 -> 0
[2477853000 ns] done=1 detected
[2477853000 ns] [MONITOR] ap_done: 0 -> 1
[2477853000 ns] [MONITOR] output_valid: 0 -> 1
[2477853000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2477858000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2477858000 ns] [MONITOR] ap_done: 1 -> 0
[2477858000 ns] [MONITOR] ap_idle: 0 -> 1
[2477858000 ns] [MONITOR] output_ready: 1 -> 0
[2477858000 ns] [MONITOR] output_valid: 1 -> 0
[2477863000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2477863000 ns] IP returned to idle
[2477863000 ns] ========== INFERENCE #53 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2477863000 ns] Loading sample #54...
[2477863000 ns] First pixel loaded: 0xff84

[2477863000 ns] ========== INFERENCE #54 ==========
[2477863000 ns] [MONITOR] output_ready: 0 -> 1
[2477868000 ns] Starting inference for sample 54...
[2477868000 ns] ========== INPUT DATA TRANSMISSION ==========
[2477868000 ns] Sending first pixel: 0xff84
[2477868000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2477873000 ns] [MONITOR] ap_idle: 1 -> 0
[2508518000 ns] All 1024 pixels transmitted
[2508518000 ns] Waiting for ready rising edge to deassert start...
[2508598000 ns] ready rising edge detected, start deasserted (ready=1)
[2508598000 ns] ========== COMPUTATION PHASE ==========
[2508598000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2508598000 ns] [MONITOR] ap_ready: 0 -> 1
[2508603000 ns] [MONITOR] ap_ready: 1 -> 0
[2523738000 ns] done=1 detected
[2523738000 ns] [MONITOR] ap_done: 0 -> 1
[2523738000 ns] [MONITOR] output_valid: 0 -> 1
[2523738000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2523743000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2523743000 ns] [MONITOR] ap_done: 1 -> 0
[2523743000 ns] [MONITOR] ap_idle: 0 -> 1
[2523743000 ns] [MONITOR] output_ready: 1 -> 0
[2523743000 ns] [MONITOR] output_valid: 1 -> 0
[2523748000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2523748000 ns] IP returned to idle
[2523748000 ns] ========== INFERENCE #54 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2523748000 ns] Loading sample #55...
[2523748000 ns] First pixel loaded: 0xff4b

[2523748000 ns] ========== INFERENCE #55 ==========
[2523748000 ns] [MONITOR] output_ready: 0 -> 1
[2523753000 ns] Starting inference for sample 55...
[2523753000 ns] ========== INPUT DATA TRANSMISSION ==========
[2523753000 ns] Sending first pixel: 0xff4b
[2523753000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2523758000 ns] [MONITOR] ap_idle: 1 -> 0
[2554403000 ns] All 1024 pixels transmitted
[2554403000 ns] Waiting for ready rising edge to deassert start...
[2554483000 ns] ready rising edge detected, start deasserted (ready=1)
[2554483000 ns] ========== COMPUTATION PHASE ==========
[2554483000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2554483000 ns] [MONITOR] ap_ready: 0 -> 1
[2554488000 ns] [MONITOR] ap_ready: 1 -> 0
[2569623000 ns] done=1 detected
[2569623000 ns] [MONITOR] ap_done: 0 -> 1
[2569623000 ns] [MONITOR] output_valid: 0 -> 1
[2569623000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2569628000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2569628000 ns] [MONITOR] ap_done: 1 -> 0
[2569628000 ns] [MONITOR] ap_idle: 0 -> 1
[2569628000 ns] [MONITOR] output_ready: 1 -> 0
[2569628000 ns] [MONITOR] output_valid: 1 -> 0
[2569633000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2569633000 ns] IP returned to idle
[2569633000 ns] ========== INFERENCE #55 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2569633000 ns] Loading sample #56...
[2569633000 ns] First pixel loaded: 0xff70

[2569633000 ns] ========== INFERENCE #56 ==========
[2569633000 ns] [MONITOR] output_ready: 0 -> 1
[2569638000 ns] Starting inference for sample 56...
[2569638000 ns] ========== INPUT DATA TRANSMISSION ==========
[2569638000 ns] Sending first pixel: 0xff70
[2569638000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2569643000 ns] [MONITOR] ap_idle: 1 -> 0
[2600288000 ns] All 1024 pixels transmitted
[2600288000 ns] Waiting for ready rising edge to deassert start...
[2600368000 ns] ready rising edge detected, start deasserted (ready=1)
[2600368000 ns] ========== COMPUTATION PHASE ==========
[2600368000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2600368000 ns] [MONITOR] ap_ready: 0 -> 1
[2600373000 ns] [MONITOR] ap_ready: 1 -> 0
[2615508000 ns] done=1 detected
[2615508000 ns] [MONITOR] ap_done: 0 -> 1
[2615508000 ns] [MONITOR] output_valid: 0 -> 1
[2615508000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2615513000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2615513000 ns] [MONITOR] ap_done: 1 -> 0
[2615513000 ns] [MONITOR] ap_idle: 0 -> 1
[2615513000 ns] [MONITOR] output_ready: 1 -> 0
[2615513000 ns] [MONITOR] output_valid: 1 -> 0
[2615518000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2615518000 ns] IP returned to idle
[2615518000 ns] ========== INFERENCE #56 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2615518000 ns] Loading sample #57...
[2615518000 ns] First pixel loaded: 0xffd2

[2615518000 ns] ========== INFERENCE #57 ==========
[2615518000 ns] [MONITOR] output_ready: 0 -> 1
[2615523000 ns] Starting inference for sample 57...
[2615523000 ns] ========== INPUT DATA TRANSMISSION ==========
[2615523000 ns] Sending first pixel: 0xffd2
[2615523000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2615528000 ns] [MONITOR] ap_idle: 1 -> 0
[2646173000 ns] All 1024 pixels transmitted
[2646173000 ns] Waiting for ready rising edge to deassert start...
[2646253000 ns] ready rising edge detected, start deasserted (ready=1)
[2646253000 ns] ========== COMPUTATION PHASE ==========
[2646253000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2646253000 ns] [MONITOR] ap_ready: 0 -> 1
[2646258000 ns] [MONITOR] ap_ready: 1 -> 0
[2661393000 ns] done=1 detected
[2661393000 ns] [MONITOR] ap_done: 0 -> 1
[2661393000 ns] [MONITOR] output_valid: 0 -> 1
[2661393000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2661398000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2661398000 ns] [MONITOR] ap_done: 1 -> 0
[2661398000 ns] [MONITOR] ap_idle: 0 -> 1
[2661398000 ns] [MONITOR] output_ready: 1 -> 0
[2661398000 ns] [MONITOR] output_valid: 1 -> 0
[2661403000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2661403000 ns] IP returned to idle
[2661403000 ns] ========== INFERENCE #57 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2661403000 ns] Loading sample #58...
[2661403000 ns] First pixel loaded: 0xffa1

[2661403000 ns] ========== INFERENCE #58 ==========
[2661403000 ns] [MONITOR] output_ready: 0 -> 1
[2661408000 ns] Starting inference for sample 58...
[2661408000 ns] ========== INPUT DATA TRANSMISSION ==========
[2661408000 ns] Sending first pixel: 0xffa1
[2661408000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2661413000 ns] [MONITOR] ap_idle: 1 -> 0
[2692058000 ns] All 1024 pixels transmitted
[2692058000 ns] Waiting for ready rising edge to deassert start...
[2692138000 ns] ready rising edge detected, start deasserted (ready=1)
[2692138000 ns] ========== COMPUTATION PHASE ==========
[2692138000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2692138000 ns] [MONITOR] ap_ready: 0 -> 1
[2692143000 ns] [MONITOR] ap_ready: 1 -> 0
[2707278000 ns] done=1 detected
[2707278000 ns] [MONITOR] ap_done: 0 -> 1
[2707278000 ns] [MONITOR] output_valid: 0 -> 1
[2707278000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2707283000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2707283000 ns] [MONITOR] ap_done: 1 -> 0
[2707283000 ns] [MONITOR] ap_idle: 0 -> 1
[2707283000 ns] [MONITOR] output_ready: 1 -> 0
[2707283000 ns] [MONITOR] output_valid: 1 -> 0
[2707288000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2707288000 ns] IP returned to idle
[2707288000 ns] ========== INFERENCE #58 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2707288000 ns] Loading sample #59...
[2707288000 ns] First pixel loaded: 0xffb7

[2707288000 ns] ========== INFERENCE #59 ==========
[2707288000 ns] [MONITOR] output_ready: 0 -> 1
[2707293000 ns] Starting inference for sample 59...
[2707293000 ns] ========== INPUT DATA TRANSMISSION ==========
[2707293000 ns] Sending first pixel: 0xffb7
[2707293000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2707298000 ns] [MONITOR] ap_idle: 1 -> 0
[2737943000 ns] All 1024 pixels transmitted
[2737943000 ns] Waiting for ready rising edge to deassert start...
[2738023000 ns] ready rising edge detected, start deasserted (ready=1)
[2738023000 ns] ========== COMPUTATION PHASE ==========
[2738023000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2738023000 ns] [MONITOR] ap_ready: 0 -> 1
[2738028000 ns] [MONITOR] ap_ready: 1 -> 0
[2753163000 ns] done=1 detected
[2753163000 ns] [MONITOR] ap_done: 0 -> 1
[2753163000 ns] [MONITOR] output_valid: 0 -> 1
[2753163000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2753168000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2753168000 ns] [MONITOR] ap_done: 1 -> 0
[2753168000 ns] [MONITOR] ap_idle: 0 -> 1
[2753168000 ns] [MONITOR] output_ready: 1 -> 0
[2753168000 ns] [MONITOR] output_valid: 1 -> 0
[2753173000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2753173000 ns] IP returned to idle
[2753173000 ns] ========== INFERENCE #59 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2753173000 ns] Loading sample #60...
[2753173000 ns] First pixel loaded: 0xff91

[2753173000 ns] ========== INFERENCE #60 ==========
[2753173000 ns] [MONITOR] output_ready: 0 -> 1
[2753178000 ns] Starting inference for sample 60...
[2753178000 ns] ========== INPUT DATA TRANSMISSION ==========
[2753178000 ns] Sending first pixel: 0xff91
[2753178000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2753183000 ns] [MONITOR] ap_idle: 1 -> 0
[2783828000 ns] All 1024 pixels transmitted
[2783828000 ns] Waiting for ready rising edge to deassert start...
[2783908000 ns] ready rising edge detected, start deasserted (ready=1)
[2783908000 ns] ========== COMPUTATION PHASE ==========
[2783908000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2783908000 ns] [MONITOR] ap_ready: 0 -> 1
[2783913000 ns] [MONITOR] ap_ready: 1 -> 0
[2799048000 ns] done=1 detected
[2799048000 ns] [MONITOR] ap_done: 0 -> 1
[2799048000 ns] [MONITOR] output_valid: 0 -> 1
[2799048000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2799053000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2799053000 ns] [MONITOR] ap_done: 1 -> 0
[2799053000 ns] [MONITOR] ap_idle: 0 -> 1
[2799053000 ns] [MONITOR] output_ready: 1 -> 0
[2799053000 ns] [MONITOR] output_valid: 1 -> 0
[2799058000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2799058000 ns] IP returned to idle
[2799058000 ns] ========== INFERENCE #60 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2799058000 ns] Loading sample #61...
[2799058000 ns] First pixel loaded: 0xff5a

[2799058000 ns] ========== INFERENCE #61 ==========
[2799058000 ns] [MONITOR] output_ready: 0 -> 1
[2799063000 ns] Starting inference for sample 61...
[2799063000 ns] ========== INPUT DATA TRANSMISSION ==========
[2799063000 ns] Sending first pixel: 0xff5a
[2799063000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2799068000 ns] [MONITOR] ap_idle: 1 -> 0
[2829713000 ns] All 1024 pixels transmitted
[2829713000 ns] Waiting for ready rising edge to deassert start...
[2829793000 ns] ready rising edge detected, start deasserted (ready=1)
[2829793000 ns] ========== COMPUTATION PHASE ==========
[2829793000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2829793000 ns] [MONITOR] ap_ready: 0 -> 1
[2829798000 ns] [MONITOR] ap_ready: 1 -> 0
[2844933000 ns] done=1 detected
[2844933000 ns] [MONITOR] ap_done: 0 -> 1
[2844933000 ns] [MONITOR] output_valid: 0 -> 1
[2844933000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2844938000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2844938000 ns] [MONITOR] ap_done: 1 -> 0
[2844938000 ns] [MONITOR] ap_idle: 0 -> 1
[2844938000 ns] [MONITOR] output_ready: 1 -> 0
[2844938000 ns] [MONITOR] output_valid: 1 -> 0
[2844943000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2844943000 ns] IP returned to idle
[2844943000 ns] ========== INFERENCE #61 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2844943000 ns] Loading sample #62...
[2844943000 ns] First pixel loaded: 0xff6b

[2844943000 ns] ========== INFERENCE #62 ==========
[2844943000 ns] [MONITOR] output_ready: 0 -> 1
[2844948000 ns] Starting inference for sample 62...
[2844948000 ns] ========== INPUT DATA TRANSMISSION ==========
[2844948000 ns] Sending first pixel: 0xff6b
[2844948000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2844953000 ns] [MONITOR] ap_idle: 1 -> 0
[2875598000 ns] All 1024 pixels transmitted
[2875598000 ns] Waiting for ready rising edge to deassert start...
[2875678000 ns] ready rising edge detected, start deasserted (ready=1)
[2875678000 ns] ========== COMPUTATION PHASE ==========
[2875678000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2875678000 ns] [MONITOR] ap_ready: 0 -> 1
[2875683000 ns] [MONITOR] ap_ready: 1 -> 0
[2890818000 ns] done=1 detected
[2890818000 ns] [MONITOR] ap_done: 0 -> 1
[2890818000 ns] [MONITOR] output_valid: 0 -> 1
[2890818000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2890823000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2890823000 ns] [MONITOR] ap_done: 1 -> 0
[2890823000 ns] [MONITOR] ap_idle: 0 -> 1
[2890823000 ns] [MONITOR] output_ready: 1 -> 0
[2890823000 ns] [MONITOR] output_valid: 1 -> 0
[2890828000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2890828000 ns] IP returned to idle
[2890828000 ns] ========== INFERENCE #62 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2890828000 ns] Loading sample #63...
[2890828000 ns] First pixel loaded: 0xffac

[2890828000 ns] ========== INFERENCE #63 ==========
[2890828000 ns] [MONITOR] output_ready: 0 -> 1
[2890833000 ns] Starting inference for sample 63...
[2890833000 ns] ========== INPUT DATA TRANSMISSION ==========
[2890833000 ns] Sending first pixel: 0xffac
[2890833000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2890838000 ns] [MONITOR] ap_idle: 1 -> 0
[2921483000 ns] All 1024 pixels transmitted
[2921483000 ns] Waiting for ready rising edge to deassert start...
[2921563000 ns] ready rising edge detected, start deasserted (ready=1)
[2921563000 ns] ========== COMPUTATION PHASE ==========
[2921563000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2921563000 ns] [MONITOR] ap_ready: 0 -> 1
[2921568000 ns] [MONITOR] ap_ready: 1 -> 0
[2936703000 ns] done=1 detected
[2936703000 ns] [MONITOR] ap_done: 0 -> 1
[2936703000 ns] [MONITOR] output_valid: 0 -> 1
[2936703000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2936708000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2936708000 ns] [MONITOR] ap_done: 1 -> 0
[2936708000 ns] [MONITOR] ap_idle: 0 -> 1
[2936708000 ns] [MONITOR] output_ready: 1 -> 0
[2936708000 ns] [MONITOR] output_valid: 1 -> 0
[2936713000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2936713000 ns] IP returned to idle
[2936713000 ns] ========== INFERENCE #63 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2936713000 ns] Loading sample #64...
[2936713000 ns] First pixel loaded: 0xff6f

[2936713000 ns] ========== INFERENCE #64 ==========
[2936713000 ns] [MONITOR] output_ready: 0 -> 1
[2936718000 ns] Starting inference for sample 64...
[2936718000 ns] ========== INPUT DATA TRANSMISSION ==========
[2936718000 ns] Sending first pixel: 0xff6f
[2936718000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2936723000 ns] [MONITOR] ap_idle: 1 -> 0
[2967368000 ns] All 1024 pixels transmitted
[2967368000 ns] Waiting for ready rising edge to deassert start...
[2967448000 ns] ready rising edge detected, start deasserted (ready=1)
[2967448000 ns] ========== COMPUTATION PHASE ==========
[2967448000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[2967448000 ns] [MONITOR] ap_ready: 0 -> 1
[2967453000 ns] [MONITOR] ap_ready: 1 -> 0
[2982588000 ns] done=1 detected
[2982588000 ns] [MONITOR] ap_done: 0 -> 1
[2982588000 ns] [MONITOR] output_valid: 0 -> 1
[2982588000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[2982593000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[2982593000 ns] [MONITOR] ap_done: 1 -> 0
[2982593000 ns] [MONITOR] ap_idle: 0 -> 1
[2982593000 ns] [MONITOR] output_ready: 1 -> 0
[2982593000 ns] [MONITOR] output_valid: 1 -> 0
[2982598000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[2982598000 ns] IP returned to idle
[2982598000 ns] ========== INFERENCE #64 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[2982598000 ns] Loading sample #65...
[2982598000 ns] First pixel loaded: 0xff69

[2982598000 ns] ========== INFERENCE #65 ==========
[2982598000 ns] [MONITOR] output_ready: 0 -> 1
[2982603000 ns] Starting inference for sample 65...
[2982603000 ns] ========== INPUT DATA TRANSMISSION ==========
[2982603000 ns] Sending first pixel: 0xff69
[2982603000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[2982608000 ns] [MONITOR] ap_idle: 1 -> 0
[3013253000 ns] All 1024 pixels transmitted
[3013253000 ns] Waiting for ready rising edge to deassert start...
[3013333000 ns] ready rising edge detected, start deasserted (ready=1)
[3013333000 ns] ========== COMPUTATION PHASE ==========
[3013333000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3013333000 ns] [MONITOR] ap_ready: 0 -> 1
[3013338000 ns] [MONITOR] ap_ready: 1 -> 0
[3028473000 ns] done=1 detected
[3028473000 ns] [MONITOR] ap_done: 0 -> 1
[3028473000 ns] [MONITOR] output_data: 0x3ff0 -> 0x0300 (output_valid=1, output_ready=1)
[3028473000 ns] [MONITOR] output_valid: 0 -> 1
[3028473000 ns] [MONITOR] OUTPUT: data=0x0300, ready=1, handshake=1
[3028478000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3028478000 ns] [MONITOR] ap_done: 1 -> 0
[3028478000 ns] [MONITOR] ap_idle: 0 -> 1
[3028478000 ns] [MONITOR] output_ready: 1 -> 0
[3028478000 ns] [MONITOR] output_valid: 1 -> 0
[3028483000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3028483000 ns] IP returned to idle
[3028483000 ns] ========== INFERENCE #65 COMPLETE ==========
  Output (hex)  : 0x0300
  Output (float): 0.046875
  Latency       : 9176 cycles (45.88 μs)

[3028483000 ns] Loading sample #66...
[3028483000 ns] First pixel loaded: 0xff63

[3028483000 ns] ========== INFERENCE #66 ==========
[3028483000 ns] [MONITOR] output_ready: 0 -> 1
[3028488000 ns] Starting inference for sample 66...
[3028488000 ns] ========== INPUT DATA TRANSMISSION ==========
[3028488000 ns] Sending first pixel: 0xff63
[3028488000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3028493000 ns] [MONITOR] ap_idle: 1 -> 0
[3059138000 ns] All 1024 pixels transmitted
[3059138000 ns] Waiting for ready rising edge to deassert start...
[3059218000 ns] ready rising edge detected, start deasserted (ready=1)
[3059218000 ns] ========== COMPUTATION PHASE ==========
[3059218000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3059218000 ns] [MONITOR] ap_ready: 0 -> 1
[3059223000 ns] [MONITOR] ap_ready: 1 -> 0
[3074358000 ns] done=1 detected
[3074358000 ns] [MONITOR] ap_done: 0 -> 1
[3074358000 ns] [MONITOR] output_data: 0x0300 -> 0x3ff0 (output_valid=1, output_ready=1)
[3074358000 ns] [MONITOR] output_valid: 0 -> 1
[3074358000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3074363000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3074363000 ns] [MONITOR] ap_done: 1 -> 0
[3074363000 ns] [MONITOR] ap_idle: 0 -> 1
[3074363000 ns] [MONITOR] output_ready: 1 -> 0
[3074363000 ns] [MONITOR] output_valid: 1 -> 0
[3074368000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3074368000 ns] IP returned to idle
[3074368000 ns] ========== INFERENCE #66 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3074368000 ns] Loading sample #67...
[3074368000 ns] First pixel loaded: 0xff1e

[3074368000 ns] ========== INFERENCE #67 ==========
[3074368000 ns] [MONITOR] output_ready: 0 -> 1
[3074373000 ns] Starting inference for sample 67...
[3074373000 ns] ========== INPUT DATA TRANSMISSION ==========
[3074373000 ns] Sending first pixel: 0xff1e
[3074373000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3074378000 ns] [MONITOR] ap_idle: 1 -> 0
[3105023000 ns] All 1024 pixels transmitted
[3105023000 ns] Waiting for ready rising edge to deassert start...
[3105103000 ns] ready rising edge detected, start deasserted (ready=1)
[3105103000 ns] ========== COMPUTATION PHASE ==========
[3105103000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3105103000 ns] [MONITOR] ap_ready: 0 -> 1
[3105108000 ns] [MONITOR] ap_ready: 1 -> 0
[3120243000 ns] done=1 detected
[3120243000 ns] [MONITOR] ap_done: 0 -> 1
[3120243000 ns] [MONITOR] output_valid: 0 -> 1
[3120243000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3120248000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3120248000 ns] [MONITOR] ap_done: 1 -> 0
[3120248000 ns] [MONITOR] ap_idle: 0 -> 1
[3120248000 ns] [MONITOR] output_ready: 1 -> 0
[3120248000 ns] [MONITOR] output_valid: 1 -> 0
[3120253000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3120253000 ns] IP returned to idle
[3120253000 ns] ========== INFERENCE #67 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3120253000 ns] Loading sample #68...
[3120253000 ns] First pixel loaded: 0xff8a

[3120253000 ns] ========== INFERENCE #68 ==========
[3120253000 ns] [MONITOR] output_ready: 0 -> 1
[3120258000 ns] Starting inference for sample 68...
[3120258000 ns] ========== INPUT DATA TRANSMISSION ==========
[3120258000 ns] Sending first pixel: 0xff8a
[3120258000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3120263000 ns] [MONITOR] ap_idle: 1 -> 0
[3150908000 ns] All 1024 pixels transmitted
[3150908000 ns] Waiting for ready rising edge to deassert start...
[3150988000 ns] ready rising edge detected, start deasserted (ready=1)
[3150988000 ns] ========== COMPUTATION PHASE ==========
[3150988000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3150988000 ns] [MONITOR] ap_ready: 0 -> 1
[3150993000 ns] [MONITOR] ap_ready: 1 -> 0
[3166128000 ns] done=1 detected
[3166128000 ns] [MONITOR] ap_done: 0 -> 1
[3166128000 ns] [MONITOR] output_valid: 0 -> 1
[3166128000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3166133000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3166133000 ns] [MONITOR] ap_done: 1 -> 0
[3166133000 ns] [MONITOR] ap_idle: 0 -> 1
[3166133000 ns] [MONITOR] output_ready: 1 -> 0
[3166133000 ns] [MONITOR] output_valid: 1 -> 0
[3166138000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3166138000 ns] IP returned to idle
[3166138000 ns] ========== INFERENCE #68 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3166138000 ns] Loading sample #69...
[3166138000 ns] First pixel loaded: 0xfee1

[3166138000 ns] ========== INFERENCE #69 ==========
[3166138000 ns] [MONITOR] output_ready: 0 -> 1
[3166143000 ns] Starting inference for sample 69...
[3166143000 ns] ========== INPUT DATA TRANSMISSION ==========
[3166143000 ns] Sending first pixel: 0xfee1
[3166143000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3166148000 ns] [MONITOR] ap_idle: 1 -> 0
[3196793000 ns] All 1024 pixels transmitted
[3196793000 ns] Waiting for ready rising edge to deassert start...
[3196873000 ns] ready rising edge detected, start deasserted (ready=1)
[3196873000 ns] ========== COMPUTATION PHASE ==========
[3196873000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3196873000 ns] [MONITOR] ap_ready: 0 -> 1
[3196878000 ns] [MONITOR] ap_ready: 1 -> 0
[3212013000 ns] done=1 detected
[3212013000 ns] [MONITOR] ap_done: 0 -> 1
[3212013000 ns] [MONITOR] output_valid: 0 -> 1
[3212013000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3212018000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3212018000 ns] [MONITOR] ap_done: 1 -> 0
[3212018000 ns] [MONITOR] ap_idle: 0 -> 1
[3212018000 ns] [MONITOR] output_ready: 1 -> 0
[3212018000 ns] [MONITOR] output_valid: 1 -> 0
[3212023000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3212023000 ns] IP returned to idle
[3212023000 ns] ========== INFERENCE #69 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3212023000 ns] Loading sample #70...
[3212023000 ns] First pixel loaded: 0xff17

[3212023000 ns] ========== INFERENCE #70 ==========
[3212023000 ns] [MONITOR] output_ready: 0 -> 1
[3212028000 ns] Starting inference for sample 70...
[3212028000 ns] ========== INPUT DATA TRANSMISSION ==========
[3212028000 ns] Sending first pixel: 0xff17
[3212028000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3212033000 ns] [MONITOR] ap_idle: 1 -> 0
[3242678000 ns] All 1024 pixels transmitted
[3242678000 ns] Waiting for ready rising edge to deassert start...
[3242758000 ns] ready rising edge detected, start deasserted (ready=1)
[3242758000 ns] ========== COMPUTATION PHASE ==========
[3242758000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3242758000 ns] [MONITOR] ap_ready: 0 -> 1
[3242763000 ns] [MONITOR] ap_ready: 1 -> 0
[3257898000 ns] done=1 detected
[3257898000 ns] [MONITOR] ap_done: 0 -> 1
[3257898000 ns] [MONITOR] output_valid: 0 -> 1
[3257898000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3257903000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3257903000 ns] [MONITOR] ap_done: 1 -> 0
[3257903000 ns] [MONITOR] ap_idle: 0 -> 1
[3257903000 ns] [MONITOR] output_ready: 1 -> 0
[3257903000 ns] [MONITOR] output_valid: 1 -> 0
[3257908000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3257908000 ns] IP returned to idle
[3257908000 ns] ========== INFERENCE #70 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3257908000 ns] Loading sample #71...
[3257908000 ns] First pixel loaded: 0xff1e

[3257908000 ns] ========== INFERENCE #71 ==========
[3257908000 ns] [MONITOR] output_ready: 0 -> 1
[3257913000 ns] Starting inference for sample 71...
[3257913000 ns] ========== INPUT DATA TRANSMISSION ==========
[3257913000 ns] Sending first pixel: 0xff1e
[3257913000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3257918000 ns] [MONITOR] ap_idle: 1 -> 0
[3288563000 ns] All 1024 pixels transmitted
[3288563000 ns] Waiting for ready rising edge to deassert start...
[3288643000 ns] ready rising edge detected, start deasserted (ready=1)
[3288643000 ns] ========== COMPUTATION PHASE ==========
[3288643000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3288643000 ns] [MONITOR] ap_ready: 0 -> 1
[3288648000 ns] [MONITOR] ap_ready: 1 -> 0
[3303783000 ns] done=1 detected
[3303783000 ns] [MONITOR] ap_done: 0 -> 1
[3303783000 ns] [MONITOR] output_valid: 0 -> 1
[3303783000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3303788000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3303788000 ns] [MONITOR] ap_done: 1 -> 0
[3303788000 ns] [MONITOR] ap_idle: 0 -> 1
[3303788000 ns] [MONITOR] output_ready: 1 -> 0
[3303788000 ns] [MONITOR] output_valid: 1 -> 0
[3303793000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3303793000 ns] IP returned to idle
[3303793000 ns] ========== INFERENCE #71 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3303793000 ns] Loading sample #72...
[3303793000 ns] First pixel loaded: 0xff60

[3303793000 ns] ========== INFERENCE #72 ==========
[3303793000 ns] [MONITOR] output_ready: 0 -> 1
[3303798000 ns] Starting inference for sample 72...
[3303798000 ns] ========== INPUT DATA TRANSMISSION ==========
[3303798000 ns] Sending first pixel: 0xff60
[3303798000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3303803000 ns] [MONITOR] ap_idle: 1 -> 0
[3334448000 ns] All 1024 pixels transmitted
[3334448000 ns] Waiting for ready rising edge to deassert start...
[3334528000 ns] ready rising edge detected, start deasserted (ready=1)
[3334528000 ns] ========== COMPUTATION PHASE ==========
[3334528000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3334528000 ns] [MONITOR] ap_ready: 0 -> 1
[3334533000 ns] [MONITOR] ap_ready: 1 -> 0
[3349668000 ns] done=1 detected
[3349668000 ns] [MONITOR] ap_done: 0 -> 1
[3349668000 ns] [MONITOR] output_valid: 0 -> 1
[3349668000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3349673000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3349673000 ns] [MONITOR] ap_done: 1 -> 0
[3349673000 ns] [MONITOR] ap_idle: 0 -> 1
[3349673000 ns] [MONITOR] output_ready: 1 -> 0
[3349673000 ns] [MONITOR] output_valid: 1 -> 0
[3349678000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3349678000 ns] IP returned to idle
[3349678000 ns] ========== INFERENCE #72 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3349678000 ns] Loading sample #73...
[3349678000 ns] First pixel loaded: 0xff27

[3349678000 ns] ========== INFERENCE #73 ==========
[3349678000 ns] [MONITOR] output_ready: 0 -> 1
[3349683000 ns] Starting inference for sample 73...
[3349683000 ns] ========== INPUT DATA TRANSMISSION ==========
[3349683000 ns] Sending first pixel: 0xff27
[3349683000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3349688000 ns] [MONITOR] ap_idle: 1 -> 0
[3380333000 ns] All 1024 pixels transmitted
[3380333000 ns] Waiting for ready rising edge to deassert start...
[3380413000 ns] ready rising edge detected, start deasserted (ready=1)
[3380413000 ns] ========== COMPUTATION PHASE ==========
[3380413000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3380413000 ns] [MONITOR] ap_ready: 0 -> 1
[3380418000 ns] [MONITOR] ap_ready: 1 -> 0
[3395553000 ns] done=1 detected
[3395553000 ns] [MONITOR] ap_done: 0 -> 1
[3395553000 ns] [MONITOR] output_valid: 0 -> 1
[3395553000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3395558000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3395558000 ns] [MONITOR] ap_done: 1 -> 0
[3395558000 ns] [MONITOR] ap_idle: 0 -> 1
[3395558000 ns] [MONITOR] output_ready: 1 -> 0
[3395558000 ns] [MONITOR] output_valid: 1 -> 0
[3395563000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3395563000 ns] IP returned to idle
[3395563000 ns] ========== INFERENCE #73 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3395563000 ns] Loading sample #74...
[3395563000 ns] First pixel loaded: 0xfff7

[3395563000 ns] ========== INFERENCE #74 ==========
[3395563000 ns] [MONITOR] output_ready: 0 -> 1
[3395568000 ns] Starting inference for sample 74...
[3395568000 ns] ========== INPUT DATA TRANSMISSION ==========
[3395568000 ns] Sending first pixel: 0xfff7
[3395568000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3395573000 ns] [MONITOR] ap_idle: 1 -> 0
[3426218000 ns] All 1024 pixels transmitted
[3426218000 ns] Waiting for ready rising edge to deassert start...
[3426298000 ns] ready rising edge detected, start deasserted (ready=1)
[3426298000 ns] ========== COMPUTATION PHASE ==========
[3426298000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3426298000 ns] [MONITOR] ap_ready: 0 -> 1
[3426303000 ns] [MONITOR] ap_ready: 1 -> 0
[3441438000 ns] done=1 detected
[3441438000 ns] [MONITOR] ap_done: 0 -> 1
[3441438000 ns] [MONITOR] output_data: 0x3ff0 -> 0x1f00 (output_valid=1, output_ready=1)
[3441438000 ns] [MONITOR] output_valid: 0 -> 1
[3441438000 ns] [MONITOR] OUTPUT: data=0x1f00, ready=1, handshake=1
[3441443000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3441443000 ns] [MONITOR] ap_done: 1 -> 0
[3441443000 ns] [MONITOR] ap_idle: 0 -> 1
[3441443000 ns] [MONITOR] output_ready: 1 -> 0
[3441443000 ns] [MONITOR] output_valid: 1 -> 0
[3441448000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3441448000 ns] IP returned to idle
[3441448000 ns] ========== INFERENCE #74 COMPLETE ==========
  Output (hex)  : 0x1f00
  Output (float): 0.484375
  Latency       : 9176 cycles (45.88 μs)

[3441448000 ns] Loading sample #75...
[3441448000 ns] First pixel loaded: 0xff3a

[3441448000 ns] ========== INFERENCE #75 ==========
[3441448000 ns] [MONITOR] output_ready: 0 -> 1
[3441453000 ns] Starting inference for sample 75...
[3441453000 ns] ========== INPUT DATA TRANSMISSION ==========
[3441453000 ns] Sending first pixel: 0xff3a
[3441453000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3441458000 ns] [MONITOR] ap_idle: 1 -> 0
[3472103000 ns] All 1024 pixels transmitted
[3472103000 ns] Waiting for ready rising edge to deassert start...
[3472183000 ns] ready rising edge detected, start deasserted (ready=1)
[3472183000 ns] ========== COMPUTATION PHASE ==========
[3472183000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3472183000 ns] [MONITOR] ap_ready: 0 -> 1
[3472188000 ns] [MONITOR] ap_ready: 1 -> 0
[3487323000 ns] done=1 detected
[3487323000 ns] [MONITOR] ap_done: 0 -> 1
[3487323000 ns] [MONITOR] output_data: 0x1f00 -> 0x3ff0 (output_valid=1, output_ready=1)
[3487323000 ns] [MONITOR] output_valid: 0 -> 1
[3487323000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3487328000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3487328000 ns] [MONITOR] ap_done: 1 -> 0
[3487328000 ns] [MONITOR] ap_idle: 0 -> 1
[3487328000 ns] [MONITOR] output_ready: 1 -> 0
[3487328000 ns] [MONITOR] output_valid: 1 -> 0
[3487333000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3487333000 ns] IP returned to idle
[3487333000 ns] ========== INFERENCE #75 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3487333000 ns] Loading sample #76...
[3487333000 ns] First pixel loaded: 0xff6d

[3487333000 ns] ========== INFERENCE #76 ==========
[3487333000 ns] [MONITOR] output_ready: 0 -> 1
[3487338000 ns] Starting inference for sample 76...
[3487338000 ns] ========== INPUT DATA TRANSMISSION ==========
[3487338000 ns] Sending first pixel: 0xff6d
[3487338000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3487343000 ns] [MONITOR] ap_idle: 1 -> 0
[3517988000 ns] All 1024 pixels transmitted
[3517988000 ns] Waiting for ready rising edge to deassert start...
[3518068000 ns] ready rising edge detected, start deasserted (ready=1)
[3518068000 ns] ========== COMPUTATION PHASE ==========
[3518068000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3518068000 ns] [MONITOR] ap_ready: 0 -> 1
[3518073000 ns] [MONITOR] ap_ready: 1 -> 0
[3533208000 ns] done=1 detected
[3533208000 ns] [MONITOR] ap_done: 0 -> 1
[3533208000 ns] [MONITOR] output_valid: 0 -> 1
[3533208000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3533213000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3533213000 ns] [MONITOR] ap_done: 1 -> 0
[3533213000 ns] [MONITOR] ap_idle: 0 -> 1
[3533213000 ns] [MONITOR] output_ready: 1 -> 0
[3533213000 ns] [MONITOR] output_valid: 1 -> 0
[3533218000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3533218000 ns] IP returned to idle
[3533218000 ns] ========== INFERENCE #76 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3533218000 ns] Loading sample #77...
[3533218000 ns] First pixel loaded: 0xff48

[3533218000 ns] ========== INFERENCE #77 ==========
[3533218000 ns] [MONITOR] output_ready: 0 -> 1
[3533223000 ns] Starting inference for sample 77...
[3533223000 ns] ========== INPUT DATA TRANSMISSION ==========
[3533223000 ns] Sending first pixel: 0xff48
[3533223000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3533228000 ns] [MONITOR] ap_idle: 1 -> 0
[3563873000 ns] All 1024 pixels transmitted
[3563873000 ns] Waiting for ready rising edge to deassert start...
[3563953000 ns] ready rising edge detected, start deasserted (ready=1)
[3563953000 ns] ========== COMPUTATION PHASE ==========
[3563953000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3563953000 ns] [MONITOR] ap_ready: 0 -> 1
[3563958000 ns] [MONITOR] ap_ready: 1 -> 0
[3579093000 ns] done=1 detected
[3579093000 ns] [MONITOR] ap_done: 0 -> 1
[3579093000 ns] [MONITOR] output_valid: 0 -> 1
[3579093000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3579098000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3579098000 ns] [MONITOR] ap_done: 1 -> 0
[3579098000 ns] [MONITOR] ap_idle: 0 -> 1
[3579098000 ns] [MONITOR] output_ready: 1 -> 0
[3579098000 ns] [MONITOR] output_valid: 1 -> 0
[3579103000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3579103000 ns] IP returned to idle
[3579103000 ns] ========== INFERENCE #77 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3579103000 ns] Loading sample #78...
[3579103000 ns] First pixel loaded: 0xff74

[3579103000 ns] ========== INFERENCE #78 ==========
[3579103000 ns] [MONITOR] output_ready: 0 -> 1
[3579108000 ns] Starting inference for sample 78...
[3579108000 ns] ========== INPUT DATA TRANSMISSION ==========
[3579108000 ns] Sending first pixel: 0xff74
[3579108000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3579113000 ns] [MONITOR] ap_idle: 1 -> 0
[3609758000 ns] All 1024 pixels transmitted
[3609758000 ns] Waiting for ready rising edge to deassert start...
[3609838000 ns] ready rising edge detected, start deasserted (ready=1)
[3609838000 ns] ========== COMPUTATION PHASE ==========
[3609838000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3609838000 ns] [MONITOR] ap_ready: 0 -> 1
[3609843000 ns] [MONITOR] ap_ready: 1 -> 0
[3624978000 ns] done=1 detected
[3624978000 ns] [MONITOR] ap_done: 0 -> 1
[3624978000 ns] [MONITOR] output_valid: 0 -> 1
[3624978000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3624983000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3624983000 ns] [MONITOR] ap_done: 1 -> 0
[3624983000 ns] [MONITOR] ap_idle: 0 -> 1
[3624983000 ns] [MONITOR] output_ready: 1 -> 0
[3624983000 ns] [MONITOR] output_valid: 1 -> 0
[3624988000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3624988000 ns] IP returned to idle
[3624988000 ns] ========== INFERENCE #78 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3624988000 ns] Loading sample #79...
[3624988000 ns] First pixel loaded: 0xff83

[3624988000 ns] ========== INFERENCE #79 ==========
[3624988000 ns] [MONITOR] output_ready: 0 -> 1
[3624993000 ns] Starting inference for sample 79...
[3624993000 ns] ========== INPUT DATA TRANSMISSION ==========
[3624993000 ns] Sending first pixel: 0xff83
[3624993000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3624998000 ns] [MONITOR] ap_idle: 1 -> 0
[3655643000 ns] All 1024 pixels transmitted
[3655643000 ns] Waiting for ready rising edge to deassert start...
[3655723000 ns] ready rising edge detected, start deasserted (ready=1)
[3655723000 ns] ========== COMPUTATION PHASE ==========
[3655723000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3655723000 ns] [MONITOR] ap_ready: 0 -> 1
[3655728000 ns] [MONITOR] ap_ready: 1 -> 0
[3670863000 ns] done=1 detected
[3670863000 ns] [MONITOR] ap_done: 0 -> 1
[3670863000 ns] [MONITOR] output_valid: 0 -> 1
[3670863000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3670868000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3670868000 ns] [MONITOR] ap_done: 1 -> 0
[3670868000 ns] [MONITOR] ap_idle: 0 -> 1
[3670868000 ns] [MONITOR] output_ready: 1 -> 0
[3670868000 ns] [MONITOR] output_valid: 1 -> 0
[3670873000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3670873000 ns] IP returned to idle
[3670873000 ns] ========== INFERENCE #79 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3670873000 ns] Loading sample #80...
[3670873000 ns] First pixel loaded: 0xfea9

[3670873000 ns] ========== INFERENCE #80 ==========
[3670873000 ns] [MONITOR] output_ready: 0 -> 1
[3670878000 ns] Starting inference for sample 80...
[3670878000 ns] ========== INPUT DATA TRANSMISSION ==========
[3670878000 ns] Sending first pixel: 0xfea9
[3670878000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3670883000 ns] [MONITOR] ap_idle: 1 -> 0
[3701528000 ns] All 1024 pixels transmitted
[3701528000 ns] Waiting for ready rising edge to deassert start...
[3701608000 ns] ready rising edge detected, start deasserted (ready=1)
[3701608000 ns] ========== COMPUTATION PHASE ==========
[3701608000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3701608000 ns] [MONITOR] ap_ready: 0 -> 1
[3701613000 ns] [MONITOR] ap_ready: 1 -> 0
[3716748000 ns] done=1 detected
[3716748000 ns] [MONITOR] ap_done: 0 -> 1
[3716748000 ns] [MONITOR] output_valid: 0 -> 1
[3716748000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3716753000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3716753000 ns] [MONITOR] ap_done: 1 -> 0
[3716753000 ns] [MONITOR] ap_idle: 0 -> 1
[3716753000 ns] [MONITOR] output_ready: 1 -> 0
[3716753000 ns] [MONITOR] output_valid: 1 -> 0
[3716758000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3716758000 ns] IP returned to idle
[3716758000 ns] ========== INFERENCE #80 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3716758000 ns] Loading sample #81...
[3716758000 ns] First pixel loaded: 0xfeed

[3716758000 ns] ========== INFERENCE #81 ==========
[3716758000 ns] [MONITOR] output_ready: 0 -> 1
[3716763000 ns] Starting inference for sample 81...
[3716763000 ns] ========== INPUT DATA TRANSMISSION ==========
[3716763000 ns] Sending first pixel: 0xfeed
[3716763000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3716768000 ns] [MONITOR] ap_idle: 1 -> 0
[3747413000 ns] All 1024 pixels transmitted
[3747413000 ns] Waiting for ready rising edge to deassert start...
[3747493000 ns] ready rising edge detected, start deasserted (ready=1)
[3747493000 ns] ========== COMPUTATION PHASE ==========
[3747493000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3747493000 ns] [MONITOR] ap_ready: 0 -> 1
[3747498000 ns] [MONITOR] ap_ready: 1 -> 0
[3762633000 ns] done=1 detected
[3762633000 ns] [MONITOR] ap_done: 0 -> 1
[3762633000 ns] [MONITOR] output_valid: 0 -> 1
[3762633000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3762638000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3762638000 ns] [MONITOR] ap_done: 1 -> 0
[3762638000 ns] [MONITOR] ap_idle: 0 -> 1
[3762638000 ns] [MONITOR] output_ready: 1 -> 0
[3762638000 ns] [MONITOR] output_valid: 1 -> 0
[3762643000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3762643000 ns] IP returned to idle
[3762643000 ns] ========== INFERENCE #81 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3762643000 ns] Loading sample #82...
[3762643000 ns] First pixel loaded: 0xffa6

[3762643000 ns] ========== INFERENCE #82 ==========
[3762643000 ns] [MONITOR] output_ready: 0 -> 1
[3762648000 ns] Starting inference for sample 82...
[3762648000 ns] ========== INPUT DATA TRANSMISSION ==========
[3762648000 ns] Sending first pixel: 0xffa6
[3762648000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3762653000 ns] [MONITOR] ap_idle: 1 -> 0
[3793298000 ns] All 1024 pixels transmitted
[3793298000 ns] Waiting for ready rising edge to deassert start...
[3793378000 ns] ready rising edge detected, start deasserted (ready=1)
[3793378000 ns] ========== COMPUTATION PHASE ==========
[3793378000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3793378000 ns] [MONITOR] ap_ready: 0 -> 1
[3793383000 ns] [MONITOR] ap_ready: 1 -> 0
[3808518000 ns] done=1 detected
[3808518000 ns] [MONITOR] ap_done: 0 -> 1
[3808518000 ns] [MONITOR] output_valid: 0 -> 1
[3808518000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3808523000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3808523000 ns] [MONITOR] ap_done: 1 -> 0
[3808523000 ns] [MONITOR] ap_idle: 0 -> 1
[3808523000 ns] [MONITOR] output_ready: 1 -> 0
[3808523000 ns] [MONITOR] output_valid: 1 -> 0
[3808528000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3808528000 ns] IP returned to idle
[3808528000 ns] ========== INFERENCE #82 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3808528000 ns] Loading sample #83...
[3808528000 ns] First pixel loaded: 0xff67

[3808528000 ns] ========== INFERENCE #83 ==========
[3808528000 ns] [MONITOR] output_ready: 0 -> 1
[3808533000 ns] Starting inference for sample 83...
[3808533000 ns] ========== INPUT DATA TRANSMISSION ==========
[3808533000 ns] Sending first pixel: 0xff67
[3808533000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3808538000 ns] [MONITOR] ap_idle: 1 -> 0
[3839183000 ns] All 1024 pixels transmitted
[3839183000 ns] Waiting for ready rising edge to deassert start...
[3839263000 ns] ready rising edge detected, start deasserted (ready=1)
[3839263000 ns] ========== COMPUTATION PHASE ==========
[3839263000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3839263000 ns] [MONITOR] ap_ready: 0 -> 1
[3839268000 ns] [MONITOR] ap_ready: 1 -> 0
[3854403000 ns] done=1 detected
[3854403000 ns] [MONITOR] ap_done: 0 -> 1
[3854403000 ns] [MONITOR] output_valid: 0 -> 1
[3854403000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3854408000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3854408000 ns] [MONITOR] ap_done: 1 -> 0
[3854408000 ns] [MONITOR] ap_idle: 0 -> 1
[3854408000 ns] [MONITOR] output_ready: 1 -> 0
[3854408000 ns] [MONITOR] output_valid: 1 -> 0
[3854413000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3854413000 ns] IP returned to idle
[3854413000 ns] ========== INFERENCE #83 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3854413000 ns] Loading sample #84...
[3854413000 ns] First pixel loaded: 0xff73

[3854413000 ns] ========== INFERENCE #84 ==========
[3854413000 ns] [MONITOR] output_ready: 0 -> 1
[3854418000 ns] Starting inference for sample 84...
[3854418000 ns] ========== INPUT DATA TRANSMISSION ==========
[3854418000 ns] Sending first pixel: 0xff73
[3854418000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3854423000 ns] [MONITOR] ap_idle: 1 -> 0
[3885068000 ns] All 1024 pixels transmitted
[3885068000 ns] Waiting for ready rising edge to deassert start...
[3885148000 ns] ready rising edge detected, start deasserted (ready=1)
[3885148000 ns] ========== COMPUTATION PHASE ==========
[3885148000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3885148000 ns] [MONITOR] ap_ready: 0 -> 1
[3885153000 ns] [MONITOR] ap_ready: 1 -> 0
[3900288000 ns] done=1 detected
[3900288000 ns] [MONITOR] ap_done: 0 -> 1
[3900288000 ns] [MONITOR] output_valid: 0 -> 1
[3900288000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3900293000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3900293000 ns] [MONITOR] ap_done: 1 -> 0
[3900293000 ns] [MONITOR] ap_idle: 0 -> 1
[3900293000 ns] [MONITOR] output_ready: 1 -> 0
[3900293000 ns] [MONITOR] output_valid: 1 -> 0
[3900298000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3900298000 ns] IP returned to idle
[3900298000 ns] ========== INFERENCE #84 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3900298000 ns] Loading sample #85...
[3900298000 ns] First pixel loaded: 0xffb8

[3900298000 ns] ========== INFERENCE #85 ==========
[3900298000 ns] [MONITOR] output_ready: 0 -> 1
[3900303000 ns] Starting inference for sample 85...
[3900303000 ns] ========== INPUT DATA TRANSMISSION ==========
[3900303000 ns] Sending first pixel: 0xffb8
[3900303000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3900308000 ns] [MONITOR] ap_idle: 1 -> 0
[3930953000 ns] All 1024 pixels transmitted
[3930953000 ns] Waiting for ready rising edge to deassert start...
[3931033000 ns] ready rising edge detected, start deasserted (ready=1)
[3931033000 ns] ========== COMPUTATION PHASE ==========
[3931033000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3931033000 ns] [MONITOR] ap_ready: 0 -> 1
[3931038000 ns] [MONITOR] ap_ready: 1 -> 0
[3946173000 ns] done=1 detected
[3946173000 ns] [MONITOR] ap_done: 0 -> 1
[3946173000 ns] [MONITOR] output_valid: 0 -> 1
[3946173000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[3946178000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3946178000 ns] [MONITOR] ap_done: 1 -> 0
[3946178000 ns] [MONITOR] ap_idle: 0 -> 1
[3946178000 ns] [MONITOR] output_ready: 1 -> 0
[3946178000 ns] [MONITOR] output_valid: 1 -> 0
[3946183000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3946183000 ns] IP returned to idle
[3946183000 ns] ========== INFERENCE #85 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[3946183000 ns] Loading sample #86...
[3946183000 ns] First pixel loaded: 0xfe73

[3946183000 ns] ========== INFERENCE #86 ==========
[3946183000 ns] [MONITOR] output_ready: 0 -> 1
[3946188000 ns] Starting inference for sample 86...
[3946188000 ns] ========== INPUT DATA TRANSMISSION ==========
[3946188000 ns] Sending first pixel: 0xfe73
[3946188000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3946193000 ns] [MONITOR] ap_idle: 1 -> 0
[3976838000 ns] All 1024 pixels transmitted
[3976838000 ns] Waiting for ready rising edge to deassert start...
[3976918000 ns] ready rising edge detected, start deasserted (ready=1)
[3976918000 ns] ========== COMPUTATION PHASE ==========
[3976918000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[3976918000 ns] [MONITOR] ap_ready: 0 -> 1
[3976923000 ns] [MONITOR] ap_ready: 1 -> 0
[3992058000 ns] done=1 detected
[3992058000 ns] [MONITOR] ap_done: 0 -> 1
[3992058000 ns] [MONITOR] output_data: 0x3ff0 -> 0x3cc0 (output_valid=1, output_ready=1)
[3992058000 ns] [MONITOR] output_valid: 0 -> 1
[3992058000 ns] [MONITOR] OUTPUT: data=0x3cc0, ready=1, handshake=1
[3992063000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[3992063000 ns] [MONITOR] ap_done: 1 -> 0
[3992063000 ns] [MONITOR] ap_idle: 0 -> 1
[3992063000 ns] [MONITOR] output_ready: 1 -> 0
[3992063000 ns] [MONITOR] output_valid: 1 -> 0
[3992068000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[3992068000 ns] IP returned to idle
[3992068000 ns] ========== INFERENCE #86 COMPLETE ==========
  Output (hex)  : 0x3cc0
  Output (float): 0.949219
  Latency       : 9176 cycles (45.88 μs)

[3992068000 ns] Loading sample #87...
[3992068000 ns] First pixel loaded: 0xff6a

[3992068000 ns] ========== INFERENCE #87 ==========
[3992068000 ns] [MONITOR] output_ready: 0 -> 1
[3992073000 ns] Starting inference for sample 87...
[3992073000 ns] ========== INPUT DATA TRANSMISSION ==========
[3992073000 ns] Sending first pixel: 0xff6a
[3992073000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[3992078000 ns] [MONITOR] ap_idle: 1 -> 0
[4022723000 ns] All 1024 pixels transmitted
[4022723000 ns] Waiting for ready rising edge to deassert start...
[4022803000 ns] ready rising edge detected, start deasserted (ready=1)
[4022803000 ns] ========== COMPUTATION PHASE ==========
[4022803000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4022803000 ns] [MONITOR] ap_ready: 0 -> 1
[4022808000 ns] [MONITOR] ap_ready: 1 -> 0
[4037943000 ns] done=1 detected
[4037943000 ns] [MONITOR] ap_done: 0 -> 1
[4037943000 ns] [MONITOR] output_data: 0x3cc0 -> 0x3ff0 (output_valid=1, output_ready=1)
[4037943000 ns] [MONITOR] output_valid: 0 -> 1
[4037943000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4037948000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4037948000 ns] [MONITOR] ap_done: 1 -> 0
[4037948000 ns] [MONITOR] ap_idle: 0 -> 1
[4037948000 ns] [MONITOR] output_ready: 1 -> 0
[4037948000 ns] [MONITOR] output_valid: 1 -> 0
[4037953000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4037953000 ns] IP returned to idle
[4037953000 ns] ========== INFERENCE #87 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4037953000 ns] Loading sample #88...
[4037953000 ns] First pixel loaded: 0xff0a

[4037953000 ns] ========== INFERENCE #88 ==========
[4037953000 ns] [MONITOR] output_ready: 0 -> 1
[4037958000 ns] Starting inference for sample 88...
[4037958000 ns] ========== INPUT DATA TRANSMISSION ==========
[4037958000 ns] Sending first pixel: 0xff0a
[4037958000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4037963000 ns] [MONITOR] ap_idle: 1 -> 0
[4068608000 ns] All 1024 pixels transmitted
[4068608000 ns] Waiting for ready rising edge to deassert start...
[4068688000 ns] ready rising edge detected, start deasserted (ready=1)
[4068688000 ns] ========== COMPUTATION PHASE ==========
[4068688000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4068688000 ns] [MONITOR] ap_ready: 0 -> 1
[4068693000 ns] [MONITOR] ap_ready: 1 -> 0
[4083828000 ns] done=1 detected
[4083828000 ns] [MONITOR] ap_done: 0 -> 1
[4083828000 ns] [MONITOR] output_valid: 0 -> 1
[4083828000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4083833000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4083833000 ns] [MONITOR] ap_done: 1 -> 0
[4083833000 ns] [MONITOR] ap_idle: 0 -> 1
[4083833000 ns] [MONITOR] output_ready: 1 -> 0
[4083833000 ns] [MONITOR] output_valid: 1 -> 0
[4083838000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4083838000 ns] IP returned to idle
[4083838000 ns] ========== INFERENCE #88 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4083838000 ns] Loading sample #89...
[4083838000 ns] First pixel loaded: 0xffb0

[4083838000 ns] ========== INFERENCE #89 ==========
[4083838000 ns] [MONITOR] output_ready: 0 -> 1
[4083843000 ns] Starting inference for sample 89...
[4083843000 ns] ========== INPUT DATA TRANSMISSION ==========
[4083843000 ns] Sending first pixel: 0xffb0
[4083843000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4083848000 ns] [MONITOR] ap_idle: 1 -> 0
[4114493000 ns] All 1024 pixels transmitted
[4114493000 ns] Waiting for ready rising edge to deassert start...
[4114573000 ns] ready rising edge detected, start deasserted (ready=1)
[4114573000 ns] ========== COMPUTATION PHASE ==========
[4114573000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4114573000 ns] [MONITOR] ap_ready: 0 -> 1
[4114578000 ns] [MONITOR] ap_ready: 1 -> 0
[4129713000 ns] done=1 detected
[4129713000 ns] [MONITOR] ap_done: 0 -> 1
[4129713000 ns] [MONITOR] output_valid: 0 -> 1
[4129713000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4129718000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4129718000 ns] [MONITOR] ap_done: 1 -> 0
[4129718000 ns] [MONITOR] ap_idle: 0 -> 1
[4129718000 ns] [MONITOR] output_ready: 1 -> 0
[4129718000 ns] [MONITOR] output_valid: 1 -> 0
[4129723000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4129723000 ns] IP returned to idle
[4129723000 ns] ========== INFERENCE #89 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4129723000 ns] Loading sample #90...
[4129723000 ns] First pixel loaded: 0xff44

[4129723000 ns] ========== INFERENCE #90 ==========
[4129723000 ns] [MONITOR] output_ready: 0 -> 1
[4129728000 ns] Starting inference for sample 90...
[4129728000 ns] ========== INPUT DATA TRANSMISSION ==========
[4129728000 ns] Sending first pixel: 0xff44
[4129728000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4129733000 ns] [MONITOR] ap_idle: 1 -> 0
[4160378000 ns] All 1024 pixels transmitted
[4160378000 ns] Waiting for ready rising edge to deassert start...
[4160458000 ns] ready rising edge detected, start deasserted (ready=1)
[4160458000 ns] ========== COMPUTATION PHASE ==========
[4160458000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4160458000 ns] [MONITOR] ap_ready: 0 -> 1
[4160463000 ns] [MONITOR] ap_ready: 1 -> 0
[4175598000 ns] done=1 detected
[4175598000 ns] [MONITOR] ap_done: 0 -> 1
[4175598000 ns] [MONITOR] output_valid: 0 -> 1
[4175598000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4175603000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4175603000 ns] [MONITOR] ap_done: 1 -> 0
[4175603000 ns] [MONITOR] ap_idle: 0 -> 1
[4175603000 ns] [MONITOR] output_ready: 1 -> 0
[4175603000 ns] [MONITOR] output_valid: 1 -> 0
[4175608000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4175608000 ns] IP returned to idle
[4175608000 ns] ========== INFERENCE #90 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4175608000 ns] Loading sample #91...
[4175608000 ns] First pixel loaded: 0xff04

[4175608000 ns] ========== INFERENCE #91 ==========
[4175608000 ns] [MONITOR] output_ready: 0 -> 1
[4175613000 ns] Starting inference for sample 91...
[4175613000 ns] ========== INPUT DATA TRANSMISSION ==========
[4175613000 ns] Sending first pixel: 0xff04
[4175613000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4175618000 ns] [MONITOR] ap_idle: 1 -> 0
[4206263000 ns] All 1024 pixels transmitted
[4206263000 ns] Waiting for ready rising edge to deassert start...
[4206343000 ns] ready rising edge detected, start deasserted (ready=1)
[4206343000 ns] ========== COMPUTATION PHASE ==========
[4206343000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4206343000 ns] [MONITOR] ap_ready: 0 -> 1
[4206348000 ns] [MONITOR] ap_ready: 1 -> 0
[4221483000 ns] done=1 detected
[4221483000 ns] [MONITOR] ap_done: 0 -> 1
[4221483000 ns] [MONITOR] output_valid: 0 -> 1
[4221483000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4221488000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4221488000 ns] [MONITOR] ap_done: 1 -> 0
[4221488000 ns] [MONITOR] ap_idle: 0 -> 1
[4221488000 ns] [MONITOR] output_ready: 1 -> 0
[4221488000 ns] [MONITOR] output_valid: 1 -> 0
[4221493000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4221493000 ns] IP returned to idle
[4221493000 ns] ========== INFERENCE #91 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4221493000 ns] Loading sample #92...
[4221493000 ns] First pixel loaded: 0xff89

[4221493000 ns] ========== INFERENCE #92 ==========
[4221493000 ns] [MONITOR] output_ready: 0 -> 1
[4221498000 ns] Starting inference for sample 92...
[4221498000 ns] ========== INPUT DATA TRANSMISSION ==========
[4221498000 ns] Sending first pixel: 0xff89
[4221498000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4221503000 ns] [MONITOR] ap_idle: 1 -> 0
[4252148000 ns] All 1024 pixels transmitted
[4252148000 ns] Waiting for ready rising edge to deassert start...
[4252228000 ns] ready rising edge detected, start deasserted (ready=1)
[4252228000 ns] ========== COMPUTATION PHASE ==========
[4252228000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4252228000 ns] [MONITOR] ap_ready: 0 -> 1
[4252233000 ns] [MONITOR] ap_ready: 1 -> 0
[4267368000 ns] done=1 detected
[4267368000 ns] [MONITOR] ap_done: 0 -> 1
[4267368000 ns] [MONITOR] output_valid: 0 -> 1
[4267368000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4267373000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4267373000 ns] [MONITOR] ap_done: 1 -> 0
[4267373000 ns] [MONITOR] ap_idle: 0 -> 1
[4267373000 ns] [MONITOR] output_ready: 1 -> 0
[4267373000 ns] [MONITOR] output_valid: 1 -> 0
[4267378000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4267378000 ns] IP returned to idle
[4267378000 ns] ========== INFERENCE #92 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4267378000 ns] Loading sample #93...
[4267378000 ns] First pixel loaded: 0xff67

[4267378000 ns] ========== INFERENCE #93 ==========
[4267378000 ns] [MONITOR] output_ready: 0 -> 1
[4267383000 ns] Starting inference for sample 93...
[4267383000 ns] ========== INPUT DATA TRANSMISSION ==========
[4267383000 ns] Sending first pixel: 0xff67
[4267383000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4267388000 ns] [MONITOR] ap_idle: 1 -> 0
[4298033000 ns] All 1024 pixels transmitted
[4298033000 ns] Waiting for ready rising edge to deassert start...
[4298113000 ns] ready rising edge detected, start deasserted (ready=1)
[4298113000 ns] ========== COMPUTATION PHASE ==========
[4298113000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4298113000 ns] [MONITOR] ap_ready: 0 -> 1
[4298118000 ns] [MONITOR] ap_ready: 1 -> 0
[4313253000 ns] done=1 detected
[4313253000 ns] [MONITOR] ap_done: 0 -> 1
[4313253000 ns] [MONITOR] output_valid: 0 -> 1
[4313253000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4313258000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4313258000 ns] [MONITOR] ap_done: 1 -> 0
[4313258000 ns] [MONITOR] ap_idle: 0 -> 1
[4313258000 ns] [MONITOR] output_ready: 1 -> 0
[4313258000 ns] [MONITOR] output_valid: 1 -> 0
[4313263000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4313263000 ns] IP returned to idle
[4313263000 ns] ========== INFERENCE #93 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4313263000 ns] Loading sample #94...
[4313263000 ns] First pixel loaded: 0xff0a

[4313263000 ns] ========== INFERENCE #94 ==========
[4313263000 ns] [MONITOR] output_ready: 0 -> 1
[4313268000 ns] Starting inference for sample 94...
[4313268000 ns] ========== INPUT DATA TRANSMISSION ==========
[4313268000 ns] Sending first pixel: 0xff0a
[4313268000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4313273000 ns] [MONITOR] ap_idle: 1 -> 0
[4343918000 ns] All 1024 pixels transmitted
[4343918000 ns] Waiting for ready rising edge to deassert start...
[4343998000 ns] ready rising edge detected, start deasserted (ready=1)
[4343998000 ns] ========== COMPUTATION PHASE ==========
[4343998000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4343998000 ns] [MONITOR] ap_ready: 0 -> 1
[4344003000 ns] [MONITOR] ap_ready: 1 -> 0
[4359138000 ns] done=1 detected
[4359138000 ns] [MONITOR] ap_done: 0 -> 1
[4359138000 ns] [MONITOR] output_data: 0x3ff0 -> 0x3ba0 (output_valid=1, output_ready=1)
[4359138000 ns] [MONITOR] output_valid: 0 -> 1
[4359138000 ns] [MONITOR] OUTPUT: data=0x3ba0, ready=1, handshake=1
[4359143000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4359143000 ns] [MONITOR] ap_done: 1 -> 0
[4359143000 ns] [MONITOR] ap_idle: 0 -> 1
[4359143000 ns] [MONITOR] output_ready: 1 -> 0
[4359143000 ns] [MONITOR] output_valid: 1 -> 0
[4359148000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4359148000 ns] IP returned to idle
[4359148000 ns] ========== INFERENCE #94 COMPLETE ==========
  Output (hex)  : 0x3ba0
  Output (float): 0.931641
  Latency       : 9176 cycles (45.88 μs)

[4359148000 ns] Loading sample #95...
[4359148000 ns] First pixel loaded: 0xfe94

[4359148000 ns] ========== INFERENCE #95 ==========
[4359148000 ns] [MONITOR] output_ready: 0 -> 1
[4359153000 ns] Starting inference for sample 95...
[4359153000 ns] ========== INPUT DATA TRANSMISSION ==========
[4359153000 ns] Sending first pixel: 0xfe94
[4359153000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4359158000 ns] [MONITOR] ap_idle: 1 -> 0
[4389803000 ns] All 1024 pixels transmitted
[4389803000 ns] Waiting for ready rising edge to deassert start...
[4389883000 ns] ready rising edge detected, start deasserted (ready=1)
[4389883000 ns] ========== COMPUTATION PHASE ==========
[4389883000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4389883000 ns] [MONITOR] ap_ready: 0 -> 1
[4389888000 ns] [MONITOR] ap_ready: 1 -> 0
[4405023000 ns] done=1 detected
[4405023000 ns] [MONITOR] ap_done: 0 -> 1
[4405023000 ns] [MONITOR] output_data: 0x3ba0 -> 0x3fe0 (output_valid=1, output_ready=1)
[4405023000 ns] [MONITOR] output_valid: 0 -> 1
[4405023000 ns] [MONITOR] OUTPUT: data=0x3fe0, ready=1, handshake=1
[4405028000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4405028000 ns] [MONITOR] ap_done: 1 -> 0
[4405028000 ns] [MONITOR] ap_idle: 0 -> 1
[4405028000 ns] [MONITOR] output_ready: 1 -> 0
[4405028000 ns] [MONITOR] output_valid: 1 -> 0
[4405033000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4405033000 ns] IP returned to idle
[4405033000 ns] ========== INFERENCE #95 COMPLETE ==========
  Output (hex)  : 0x3fe0
  Output (float): 0.998047
  Latency       : 9176 cycles (45.88 μs)

[4405033000 ns] Loading sample #96...
[4405033000 ns] First pixel loaded: 0xff0d

[4405033000 ns] ========== INFERENCE #96 ==========
[4405033000 ns] [MONITOR] output_ready: 0 -> 1
[4405038000 ns] Starting inference for sample 96...
[4405038000 ns] ========== INPUT DATA TRANSMISSION ==========
[4405038000 ns] Sending first pixel: 0xff0d
[4405038000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4405043000 ns] [MONITOR] ap_idle: 1 -> 0
[4435688000 ns] All 1024 pixels transmitted
[4435688000 ns] Waiting for ready rising edge to deassert start...
[4435768000 ns] ready rising edge detected, start deasserted (ready=1)
[4435768000 ns] ========== COMPUTATION PHASE ==========
[4435768000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4435768000 ns] [MONITOR] ap_ready: 0 -> 1
[4435773000 ns] [MONITOR] ap_ready: 1 -> 0
[4450908000 ns] done=1 detected
[4450908000 ns] [MONITOR] ap_done: 0 -> 1
[4450908000 ns] [MONITOR] output_data: 0x3fe0 -> 0x3ff0 (output_valid=1, output_ready=1)
[4450908000 ns] [MONITOR] output_valid: 0 -> 1
[4450908000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4450913000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4450913000 ns] [MONITOR] ap_done: 1 -> 0
[4450913000 ns] [MONITOR] ap_idle: 0 -> 1
[4450913000 ns] [MONITOR] output_ready: 1 -> 0
[4450913000 ns] [MONITOR] output_valid: 1 -> 0
[4450918000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4450918000 ns] IP returned to idle
[4450918000 ns] ========== INFERENCE #96 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4450918000 ns] Loading sample #97...
[4450918000 ns] First pixel loaded: 0xff60

[4450918000 ns] ========== INFERENCE #97 ==========
[4450918000 ns] [MONITOR] output_ready: 0 -> 1
[4450923000 ns] Starting inference for sample 97...
[4450923000 ns] ========== INPUT DATA TRANSMISSION ==========
[4450923000 ns] Sending first pixel: 0xff60
[4450923000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4450928000 ns] [MONITOR] ap_idle: 1 -> 0
[4481573000 ns] All 1024 pixels transmitted
[4481573000 ns] Waiting for ready rising edge to deassert start...
[4481653000 ns] ready rising edge detected, start deasserted (ready=1)
[4481653000 ns] ========== COMPUTATION PHASE ==========
[4481653000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4481653000 ns] [MONITOR] ap_ready: 0 -> 1
[4481658000 ns] [MONITOR] ap_ready: 1 -> 0
[4496793000 ns] done=1 detected
[4496793000 ns] [MONITOR] ap_done: 0 -> 1
[4496793000 ns] [MONITOR] output_valid: 0 -> 1
[4496793000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4496798000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4496798000 ns] [MONITOR] ap_done: 1 -> 0
[4496798000 ns] [MONITOR] ap_idle: 0 -> 1
[4496798000 ns] [MONITOR] output_ready: 1 -> 0
[4496798000 ns] [MONITOR] output_valid: 1 -> 0
[4496803000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4496803000 ns] IP returned to idle
[4496803000 ns] ========== INFERENCE #97 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4496803000 ns] Loading sample #98...
[4496803000 ns] First pixel loaded: 0xff99

[4496803000 ns] ========== INFERENCE #98 ==========
[4496803000 ns] [MONITOR] output_ready: 0 -> 1
[4496808000 ns] Starting inference for sample 98...
[4496808000 ns] ========== INPUT DATA TRANSMISSION ==========
[4496808000 ns] Sending first pixel: 0xff99
[4496808000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4496813000 ns] [MONITOR] ap_idle: 1 -> 0
[4527458000 ns] All 1024 pixels transmitted
[4527458000 ns] Waiting for ready rising edge to deassert start...
[4527538000 ns] ready rising edge detected, start deasserted (ready=1)
[4527538000 ns] ========== COMPUTATION PHASE ==========
[4527538000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4527538000 ns] [MONITOR] ap_ready: 0 -> 1
[4527543000 ns] [MONITOR] ap_ready: 1 -> 0
[4542678000 ns] done=1 detected
[4542678000 ns] [MONITOR] ap_done: 0 -> 1
[4542678000 ns] [MONITOR] output_valid: 0 -> 1
[4542678000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4542683000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4542683000 ns] [MONITOR] ap_done: 1 -> 0
[4542683000 ns] [MONITOR] ap_idle: 0 -> 1
[4542683000 ns] [MONITOR] output_ready: 1 -> 0
[4542683000 ns] [MONITOR] output_valid: 1 -> 0
[4542688000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4542688000 ns] IP returned to idle
[4542688000 ns] ========== INFERENCE #98 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)

[4542688000 ns] Loading sample #99...
[4542688000 ns] First pixel loaded: 0xff71

[4542688000 ns] ========== INFERENCE #99 ==========
[4542688000 ns] [MONITOR] output_ready: 0 -> 1
[4542693000 ns] Starting inference for sample 99...
[4542693000 ns] ========== INPUT DATA TRANSMISSION ==========
[4542693000 ns] Sending first pixel: 0xff71
[4542693000 ns] [MONITOR] start: 0 -> 1 (rising edge)
[4542698000 ns] [MONITOR] ap_idle: 1 -> 0
[4573343000 ns] All 1024 pixels transmitted
[4573343000 ns] Waiting for ready rising edge to deassert start...
[4573423000 ns] ready rising edge detected, start deasserted (ready=1)
[4573423000 ns] ========== COMPUTATION PHASE ==========
[4573423000 ns] [MONITOR] start: 1 -> 0 (falling edge)
[4573423000 ns] [MONITOR] ap_ready: 0 -> 1
[4573428000 ns] [MONITOR] ap_ready: 1 -> 0
[4588563000 ns] done=1 detected
[4588563000 ns] [MONITOR] ap_done: 0 -> 1
[4588563000 ns] [MONITOR] output_valid: 0 -> 1
[4588563000 ns] [MONITOR] OUTPUT: data=0x3ff0, ready=1, handshake=1
[4588568000 ns] Pulsing output_ready: 1 -> 0 (to complete handshake)
[4588568000 ns] [MONITOR] ap_done: 1 -> 0
[4588568000 ns] [MONITOR] ap_idle: 0 -> 1
[4588568000 ns] [MONITOR] output_ready: 1 -> 0
[4588568000 ns] [MONITOR] output_valid: 1 -> 0
[4588573000 ns] Pulsing output_ready: 0 -> 1 (ready for next output)
[4588573000 ns] IP returned to idle
[4588573000 ns] ========== INFERENCE #99 COMPLETE ==========
  Output (hex)  : 0x3ff0
  Output (float): 0.999023
  Latency       : 9176 cycles (45.88 μs)


================================================================================
STREAMING INFERENCE SUMMARY
================================================================================
Total Samples    : 100
Total Time       : 9176 cycles (45.88 us)
Average Latency  : 91 cycles (0.46 us)
Throughput       : 2179598.95 inferences/sec
================================================================================

Detailed Results:
--------------------------------------------------------------------------------
Sample_ID | Output_Hex | Output_Float     | Latency_Cycles | Latency_us
--------------------------------------------------------------------------------
        0 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        1 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        2 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        3 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        4 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        5 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        6 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        7 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        8 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
        9 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       10 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       11 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       12 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       13 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       14 | 0x07a0     |     0.1191406250 |           9176 |      45.88
       15 | 0x0300     |     0.0468750000 |           9176 |      45.88
       16 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       17 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       18 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       19 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       20 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       21 | 0x0a80     |     0.1640625000 |           9176 |      45.88
       22 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       23 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       24 | 0x00d0     |     0.0126953125 |           9176 |      45.88
       25 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       26 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       27 | 0x0490     |     0.0712890625 |           9176 |      45.88
       28 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       29 | 0x0110     |     0.0166015625 |           9176 |      45.88
       30 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       31 | 0x0000     |     0.0000000000 |           9176 |      45.88
       32 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       33 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       34 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       35 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       36 | 0x1c00     |     0.4375000000 |           9176 |      45.88
       37 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       38 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       39 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       40 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       41 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       42 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       43 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       44 | 0x33b0     |     0.8076171875 |           9176 |      45.88
       45 | 0x3600     |     0.8437500000 |           9176 |      45.88
       46 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       47 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       48 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       49 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       50 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       51 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       52 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       53 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       54 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       55 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       56 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       57 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       58 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       59 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       60 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       61 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       62 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       63 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       64 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       65 | 0x0300     |     0.0468750000 |           9176 |      45.88
       66 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       67 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       68 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       69 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       70 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       71 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       72 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       73 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       74 | 0x1f00     |     0.4843750000 |           9176 |      45.88
       75 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       76 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       77 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       78 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       79 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       80 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       81 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       82 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       83 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       84 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       85 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       86 | 0x3cc0     |     0.9492187500 |           9176 |      45.88
       87 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       88 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       89 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       90 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       91 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       92 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       93 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       94 | 0x3ba0     |     0.9316406250 |           9176 |      45.88
       95 | 0x3fe0     |     0.9980468750 |           9176 |      45.88
       96 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       97 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       98 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
       99 | 0x3ff0     |     0.9990234375 |           9176 |      45.88
================================================================================

[INFO] CSV results saved to: /home/work1/Work/CNN_iCube_FPGA_b/out/sim_out/inference_results.csv
[4588573000 ns] [MONITOR] output_ready: 0 -> 1
$finish called at time : 4588622500 ps : File "/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sim_2/imports/new/tb_CNN4HW_stream.v" Line 230
run: Time (s): cpu = 00:00:12 ; elapsed = 00:02:10 . Memory (MB): peak = 9378.266 ; gain = 0.000 ; free physical = 1562 ; free virtual = 7631
open_hw_manager
close_sim
INFO: xsimkernel Simulation Memory Usage: 138968 KB (Peak: 185208 KB), Simulation CPU Usage: 191800 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 14:40:05 2025...
