verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../EMC2_HDMI_out.gen/sources_1/bd/design_1/ipshared/415b/hdl" --include "../../../../EMC2_HDMI_out.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../EMC2_HDMI_out.gen/sources_1/bd/design_1/ipshared/abef/hdl" \
"../../../bd/design_1/ip/design_1_xbar_0_1/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0_1/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_v_tpg_0_0_1/sim/design_1_v_tpg_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0_1/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0_1/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0_1/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_auto_us_0_1/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0_1/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_1/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0_1/sim/design_1_auto_cc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
