{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/gitrepos/rv32i-verilog/src/defines.vh " "Source file: /gitrepos/rv32i-verilog/src/defines.vh has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1578074318651 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/gitrepos/rv32i-verilog/data/programmem_h.mem " "Source file: /gitrepos/rv32i-verilog/data/programmem_h.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1578074318651 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1578074318651 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/gitrepos/rv32i-verilog/src/defines.vh " "Source file: /gitrepos/rv32i-verilog/src/defines.vh has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1578074318678 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/gitrepos/rv32i-verilog/data/programmem_h.mem " "Source file: /gitrepos/rv32i-verilog/data/programmem_h.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1578074318678 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1578074318678 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/gitrepos/rv32i-verilog/src/defines.vh " "Source file: /gitrepos/rv32i-verilog/src/defines.vh has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1578074318706 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/gitrepos/rv32i-verilog/data/programmem_h.mem " "Source file: /gitrepos/rv32i-verilog/data/programmem_h.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1578074318706 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1578074318706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578074319016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578074319017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 18:58:38 2020 " "Processing started: Fri Jan 03 18:58:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578074319017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578074319017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578074319017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1578074319316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(47) " "Verilog HDL information at mem_prog.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1578074319348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepos/rv32i-verilog/src/top.v 13 13 " "Found 13 design units, including 13 entities, in source file /gitrepos/rv32i-verilog/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 progMem " "Found entity 1: progMem" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataMem " "Found entity 2: dataMem" {  } { { "../../src/mem/mem_data.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_data.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "4 programCounter " "Found entity 4: programCounter" {  } { { "../../src/core/core_program_counter.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_program_counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "5 regFile " "Found entity 5: regFile" {  } { { "../../src/core/core_regfile.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "../../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "7 lis " "Found entity 7: lis" {  } { { "../../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "8 br " "Found entity 8: br" {  } { { "../../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "9 executionUnit " "Found entity 9: executionUnit" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "10 timer " "Found entity 10: timer" {  } { { "../../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "11 crs_unit " "Found entity 11: crs_unit" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "12 core " "Found entity 12: core" {  } { { "../../src/core/core.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""} { "Info" "ISGN_ENTITY_NAME" "13 top " "Found entity 13: top" {  } { { "../../src/top.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074319370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_top " "Found entity 1: DE0_top" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074319373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074319375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "data.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074319377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog.v 1 1 " "Found 1 design units, including 1 entities, in source file prog.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/prog.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074319379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074319381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_top " "Elaborating entity \"DE0_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578074319435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_1 DE0_top.v(215) " "Verilog HDL or VHDL warning at DE0_top.v(215): object \"counter_1\" assigned a value but never read" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578074319436 "|DE0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_2 DE0_top.v(216) " "Verilog HDL or VHDL warning at DE0_top.v(216): object \"counter_2\" assigned a value but never read" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578074319436 "|DE0_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE0_top.v(379) " "Verilog HDL assignment warning at DE0_top.v(379): truncated value with size 32 to match size of target (1)" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319437 "|DE0_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE0_top.v(380) " "Verilog HDL assignment warning at DE0_top.v(380): truncated value with size 32 to match size of target (1)" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319437 "|DE0_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 DE0_top.v(427) " "Verilog HDL assignment warning at DE0_top.v(427): truncated value with size 32 to match size of target (22)" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319438 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_top.v(151) " "Output port \"DRAM_ADDR\" at DE0_top.v(151) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319438 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE0_top.v(165) " "Output port \"FL_ADDR\" at DE0_top.v(165) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319438 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_top.v(193) " "Output port \"VGA_R\" at DE0_top.v(193) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_top.v(194) " "Output port \"VGA_G\" at DE0_top.v(194) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_top.v(195) " "Output port \"VGA_B\" at DE0_top.v(195) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT DE0_top.v(198) " "Output port \"GPIO0_CLKOUT\" at DE0_top.v(198) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_top.v(201) " "Output port \"GPIO1_CLKOUT\" at DE0_top.v(201) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_top.v(145) " "Output port \"UART_TXD\" at DE0_top.v(145) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_top.v(147) " "Output port \"UART_CTS\" at DE0_top.v(147) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_top.v(152) " "Output port \"DRAM_LDQM\" at DE0_top.v(152) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_top.v(153) " "Output port \"DRAM_UDQM\" at DE0_top.v(153) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_top.v(154) " "Output port \"DRAM_WE_N\" at DE0_top.v(154) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_top.v(155) " "Output port \"DRAM_CAS_N\" at DE0_top.v(155) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_top.v(156) " "Output port \"DRAM_RAS_N\" at DE0_top.v(156) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_top.v(157) " "Output port \"DRAM_CS_N\" at DE0_top.v(157) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_top.v(158) " "Output port \"DRAM_BA_0\" at DE0_top.v(158) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_top.v(159) " "Output port \"DRAM_BA_1\" at DE0_top.v(159) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_top.v(160) " "Output port \"DRAM_CLK\" at DE0_top.v(160) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_top.v(161) " "Output port \"DRAM_CKE\" at DE0_top.v(161) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_top.v(166) " "Output port \"FL_WE_N\" at DE0_top.v(166) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_top.v(167) " "Output port \"FL_RST_N\" at DE0_top.v(167) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_top.v(168) " "Output port \"FL_OE_N\" at DE0_top.v(168) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_top.v(169) " "Output port \"FL_CE_N\" at DE0_top.v(169) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_top.v(170) " "Output port \"FL_WP_N\" at DE0_top.v(170) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319439 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_top.v(171) " "Output port \"FL_BYTE_N\" at DE0_top.v(171) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_top.v(175) " "Output port \"LCD_BLON\" at DE0_top.v(175) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_top.v(176) " "Output port \"LCD_RW\" at DE0_top.v(176) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_top.v(177) " "Output port \"LCD_EN\" at DE0_top.v(177) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_top.v(178) " "Output port \"LCD_RS\" at DE0_top.v(178) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_top.v(183) " "Output port \"SD_CLK\" at DE0_top.v(183) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_top.v(191) " "Output port \"VGA_HS\" at DE0_top.v(191) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_top.v(192) " "Output port \"VGA_VS\" at DE0_top.v(192) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1578074319440 "|DE0_top"}
{ "Warning" "WSGN_SEARCH_FILE" "button_debouncer.v 1 1 " "Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578074319468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "DE0_top.v" "button_debouncer_inst0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319470 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319470 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319470 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319470 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/seg7_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074319478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1578074319478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:SEG0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:SEG0\"" {  } { { "DE0_top.v" "SEG0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_de0 " "Elaborating entity \"core\" for hierarchy \"core:core_de0\"" {  } { { "DE0_top.v" "core_de0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit core:core_de0\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"core:core_de0\|controlUnit:controlUnit_inst\"" {  } { { "../../src/core/core.v" "controlUnit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(340) " "Verilog HDL assignment warning at core_control_unit.v(340): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319504 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(346) " "Verilog HDL assignment warning at core_control_unit.v(346): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319504 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(354) " "Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(366) " "Verilog HDL assignment warning at core_control_unit.v(366): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(382) " "Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(391) " "Verilog HDL assignment warning at core_control_unit.v(391): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(400) " "Verilog HDL assignment warning at core_control_unit.v(400): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(405) " "Verilog HDL assignment warning at core_control_unit.v(405): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(419) " "Verilog HDL assignment warning at core_control_unit.v(419): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(427) " "Verilog HDL assignment warning at core_control_unit.v(427): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(433) " "Verilog HDL assignment warning at core_control_unit.v(433): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(434) " "Verilog HDL assignment warning at core_control_unit.v(434): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(436) " "Verilog HDL assignment warning at core_control_unit.v(436): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319505 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(437) " "Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(440) " "Verilog HDL assignment warning at core_control_unit.v(440): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(441) " "Verilog HDL assignment warning at core_control_unit.v(441): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(444) " "Verilog HDL assignment warning at core_control_unit.v(444): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(445) " "Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(448) " "Verilog HDL assignment warning at core_control_unit.v(448): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(449) " "Verilog HDL assignment warning at core_control_unit.v(449): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(466) " "Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(468) " "Verilog HDL assignment warning at core_control_unit.v(468): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(475) " "Verilog HDL assignment warning at core_control_unit.v(475): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(476) " "Verilog HDL assignment warning at core_control_unit.v(476): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319506 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(477) " "Verilog HDL assignment warning at core_control_unit.v(477): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(478) " "Verilog HDL assignment warning at core_control_unit.v(478): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(479) " "Verilog HDL assignment warning at core_control_unit.v(479): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(498) " "Verilog HDL assignment warning at core_control_unit.v(498): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(500) " "Verilog HDL assignment warning at core_control_unit.v(500): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(510) " "Verilog HDL assignment warning at core_control_unit.v(510): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(514) " "Verilog HDL assignment warning at core_control_unit.v(514): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(518) " "Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(530) " "Verilog HDL assignment warning at core_control_unit.v(530): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(536) " "Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(537) " "Verilog HDL assignment warning at core_control_unit.v(537): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(538) " "Verilog HDL assignment warning at core_control_unit.v(538): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319507 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(539) " "Verilog HDL assignment warning at core_control_unit.v(539): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(540) " "Verilog HDL assignment warning at core_control_unit.v(540): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(541) " "Verilog HDL assignment warning at core_control_unit.v(541): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(543) " "Verilog HDL assignment warning at core_control_unit.v(543): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(544) " "Verilog HDL assignment warning at core_control_unit.v(544): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(559) " "Verilog HDL assignment warning at core_control_unit.v(559): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(560) " "Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(561) " "Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(562) " "Verilog HDL assignment warning at core_control_unit.v(562): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(563) " "Verilog HDL assignment warning at core_control_unit.v(563): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(564) " "Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(565) " "Verilog HDL assignment warning at core_control_unit.v(565): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(566) " "Verilog HDL assignment warning at core_control_unit.v(566): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319508 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(594) " "Verilog HDL assignment warning at core_control_unit.v(594): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319509 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(598) " "Verilog HDL assignment warning at core_control_unit.v(598): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319509 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(602) " "Verilog HDL assignment warning at core_control_unit.v(602): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319509 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(606) " "Verilog HDL assignment warning at core_control_unit.v(606): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319509 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(610) " "Verilog HDL assignment warning at core_control_unit.v(610): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319509 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(614) " "Verilog HDL assignment warning at core_control_unit.v(614): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578074319509 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter core:core_de0\|programCounter:program_counter_inst " "Elaborating entity \"programCounter\" for hierarchy \"core:core_de0\|programCounter:program_counter_inst\"" {  } { { "../../src/core/core.v" "program_counter_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile core:core_de0\|regFile:reg_file_inst " "Elaborating entity \"regFile\" for hierarchy \"core:core_de0\|regFile:reg_file_inst\"" {  } { { "../../src/core/core.v" "reg_file_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executionUnit core:core_de0\|executionUnit:exec_unit_inst " "Elaborating entity \"executionUnit\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\"" {  } { { "../../src/core/core.v" "exec_unit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_de0\|executionUnit:exec_unit_inst\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|alu:ALU\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "ALU" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lis core:core_de0\|executionUnit:exec_unit_inst\|lis:LIS " "Elaborating entity \"lis\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|lis:LIS\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "LIS" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br core:core_de0\|executionUnit:exec_unit_inst\|br:BR " "Elaborating entity \"br\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|br:BR\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "BR" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_unit core:core_de0\|crs_unit:crs_unit_inst " "Elaborating entity \"crs_unit\" for hierarchy \"core:core_de0\|crs_unit:crs_unit_inst\"" {  } { { "../../src/core/core.v" "crs_unit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer core:core_de0\|crs_unit:crs_unit_inst\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"core:core_de0\|crs_unit:crs_unit_inst\|timer:timer_inst\"" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "timer_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:mem_data_de0 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:mem_data_de0\"" {  } { { "DE0_top.v" "mem_data_de0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progMem progMem:mem_prog_de0 " "Elaborating entity \"progMem\" for hierarchy \"progMem:mem_prog_de0\"" {  } { { "DE0_top.v" "mem_prog_de0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074319957 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 24 mem_prog.v(59) " "Verilog HDL warning at mem_prog.v(59): number of words (13) in memory file does not match the number of elements in the address range \[0:24\]" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 59 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1578074319960 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319975 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319976 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319977 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319978 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319979 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319980 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319981 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319982 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319983 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319984 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319985 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319986 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319987 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319988 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319989 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319990 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319991 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319992 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319993 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319994 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319995 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319996 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319997 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319998 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074319999 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320000 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320001 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320002 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320003 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320004 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320005 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320006 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320007 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320008 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320009 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320010 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320011 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320012 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320013 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320014 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320015 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320016 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320017 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320018 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320019 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320020 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320021 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320022 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320023 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320024 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320025 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320026 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320027 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320028 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320029 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320030 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320031 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320032 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320033 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320034 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320035 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320036 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320037 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320038 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320039 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320040 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320041 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320042 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320043 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320044 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320045 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320046 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320047 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320048 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320049 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320050 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320051 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320052 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320053 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320054 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320055 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320056 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320057 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320058 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320059 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320060 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320061 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320062 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320063 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320064 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320065 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320066 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320067 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320068 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320069 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320070 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320071 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320072 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320073 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320074 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320075 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320076 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320077 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320078 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320079 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320080 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320081 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320082 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320083 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320084 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320085 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320086 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320087 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320088 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320089 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320090 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320091 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320092 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320093 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320094 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320095 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320096 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320097 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320098 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320099 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320100 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320101 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320102 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320103 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320104 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320105 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320106 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320107 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320108 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320109 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320110 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320111 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320111 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320111 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320111 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320111 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578074320111 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_instance " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_instance\"" {  } { { "DE0_top.v" "PLL_instance" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_instance\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_instance\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074320938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_instance\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320939 ""}  } { { "PLL.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578074320939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074320989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074320989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074320990 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_to_core " "Found clock multiplexer clock_to_core" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 226 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1578074321349 "|DE0_top|clock_to_core"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1578074321349 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "progMem:mem_prog_de0\|Mux5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"progMem:mem_prog_de0\|Mux5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1578074329941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1578074329941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1578074329941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1578074329941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1578074329941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1578074329941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE DE0_top.DE0_top0.rtl.mif " "Parameter INIT_FILE set to DE0_top.DE0_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1578074329941 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074329941 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1578074329941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0 " "Elaborated megafunction instantiation \"progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0 " "Instantiated megafunction \"progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE DE0_top.DE0_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"DE0_top.DE0_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578074330006 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578074330006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e701 " "Found entity 1: altsyncram_e701" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578074330054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578074330054 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 164 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Bidir \"SD_DAT0\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 182 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 186 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 188 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 189 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1578074331067 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1578074331067 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/mem/mem_data.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_data.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1578074331133 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1578074331133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|GPIO0_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|GPIO0_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|GPIO1_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578074333405 "|DE0_top|GPIO1_CLKOUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1578074333405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1578074333663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/output_files/DE0_top.map.smsg " "Generated suppressed messages file E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/output_files/DE0_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578074336385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578074336666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074336666 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ORG_BUTTON\[1\] " "No output dependent on input pin \"ORG_BUTTON\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|ORG_BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ORG_BUTTON\[2\] " "No output dependent on input pin \"ORG_BUTTON\[2\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|ORG_BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578074337019 "|DE0_top|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1578074337019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6351 " "Implemented 6351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578074337021 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578074337021 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1578074337021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6081 " "Implemented 6081 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578074337021 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1578074337021 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1578074337021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578074337021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 314 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 314 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578074337109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 18:58:57 2020 " "Processing ended: Fri Jan 03 18:58:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578074337109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578074337109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578074337109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578074337109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578074337914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578074337914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 18:58:57 2020 " "Processing started: Fri Jan 03 18:58:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578074337914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074337914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp DE0_top -c DE0_top --netlist_type=sgate " "Command: quartus_rpp DE0_top -c DE0_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074337914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4467 " "Peak virtual memory: 4467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578074338560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 18:58:58 2020 " "Processing ended: Fri Jan 03 18:58:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578074338560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578074338560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578074338560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074338560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074339242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578074339242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 18:58:59 2020 " "Processing started: Fri Jan 03 18:58:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578074339242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074339242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp DE0_top -c DE0_top --netlist_type=atom_map " "Command: quartus_rpp DE0_top -c DE0_top --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074339242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4492 " "Peak virtual memory: 4492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578074339788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 18:58:59 2020 " "Processing ended: Fri Jan 03 18:58:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578074339788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578074339788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578074339788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074339788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1578074340638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578074340639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 18:59:00 2020 " "Processing started: Fri Jan 03 18:59:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578074340639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578074340639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_top -c DE0_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578074340639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578074340693 ""}
{ "Info" "0" "" "Project  = DE0_top" {  } {  } 0 0 "Project  = DE0_top" 0 0 "Fitter" 0 0 1578074340694 ""}
{ "Info" "0" "" "Revision = DE0_top" {  } {  } 0 0 "Revision = DE0_top" 0 0 "Fitter" 0 0 1578074340694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578074340799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_top EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"DE0_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578074340833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578074340859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578074340859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578074340859 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1578074340895 ""}  } { { "db/pll_altpll.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578074340895 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578074340955 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578074340962 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1578074341138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1578074341138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1578074341138 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578074341138 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 7551 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578074341146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 7553 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578074341146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 7555 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578074341146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 7557 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578074341146 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 7559 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578074341146 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578074341146 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578074341149 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578074341156 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_top.sdc " "Synopsys Design Constraints File file not found: 'DE0_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578074342360 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1578074342360 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1578074342370 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1578074342372 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1578074342400 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1578074342400 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1578074342401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578074342674 ""}  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 7543 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578074342674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578074342674 ""}  } { { "db/pll_altpll.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL_instance|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578074342674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_to_core  " "Automatically promoted node clock_to_core " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578074342674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_DP~output " "Destination node HEX0_DP~output" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 135 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_DP~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 7312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578074342674 ""}  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 226 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_to_core } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578074342674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:button_debouncer_inst0\|data_out  " "Automatically promoted node button_debouncer:button_debouncer_inst0\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|data_out\[24\] " "Destination node progMem:mem_prog_de0\|data_out\[24\]" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|data_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|data_out\[12\] " "Destination node progMem:mem_prog_de0\|data_out\[12\]" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|data_out\[11\] " "Destination node progMem:mem_prog_de0\|data_out\[11\]" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a0 " "Destination node progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|altsyncram:Mux5_rtl_0|altsyncram_e701:auto_generated|ram_block1a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3804 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a1 " "Destination node progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 55 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|altsyncram:Mux5_rtl_0|altsyncram_e701:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3806 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a2 " "Destination node progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 75 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|altsyncram:Mux5_rtl_0|altsyncram_e701:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3807 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a3 " "Destination node progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 95 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|altsyncram:Mux5_rtl_0|altsyncram_e701:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3808 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a4 " "Destination node progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 115 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|altsyncram:Mux5_rtl_0|altsyncram_e701:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3809 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a5 " "Destination node progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 135 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|altsyncram:Mux5_rtl_0|altsyncram_e701:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3810 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a6 " "Destination node progMem:mem_prog_de0\|altsyncram:Mux5_rtl_0\|altsyncram_e701:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_e701.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_e701.tdf" 155 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progMem:mem_prog_de0|altsyncram:Mux5_rtl_0|altsyncram_e701:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3811 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578074342675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1578074342675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578074342675 ""}  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button_debouncer:button_debouncer_inst0|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 3750 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578074342675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578074343341 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578074343349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578074343349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578074343358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578074343369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578074343377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578074343377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578074343384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578074343543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1578074343552 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578074343552 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578074343744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578074344605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578074345409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578074345433 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578074347348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578074347348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578074348160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1578074350700 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578074350700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578074351348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1578074351350 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1578074351350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578074351350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.75 " "Total time spent on timing analysis during the Fitter is 2.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1578074351449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578074351483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578074351970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578074351998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578074352505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578074353471 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently disabled " "Pin FL_DQ15_AM1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 164 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT0 a permanently disabled " "Pin SD_DAT0 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 180 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 181 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 182 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 186 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 187 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 189 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[0\] a permanently disabled " "Pin GPIO1_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[1\] a permanently disabled " "Pin GPIO1_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[2\] a permanently disabled " "Pin GPIO1_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[3\] a permanently disabled " "Pin GPIO1_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[4\] a permanently disabled " "Pin GPIO1_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[5\] a permanently disabled " "Pin GPIO1_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[6\] a permanently disabled " "Pin GPIO1_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[7\] a permanently disabled " "Pin GPIO1_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[8\] a permanently disabled " "Pin GPIO1_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[9\] a permanently disabled " "Pin GPIO1_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[10\] a permanently disabled " "Pin GPIO1_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[11\] a permanently disabled " "Pin GPIO1_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[12\] a permanently disabled " "Pin GPIO1_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[13\] a permanently disabled " "Pin GPIO1_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[14\] a permanently disabled " "Pin GPIO1_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[15\] a permanently disabled " "Pin GPIO1_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[16\] a permanently disabled " "Pin GPIO1_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[17\] a permanently disabled " "Pin GPIO1_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[18\] a permanently disabled " "Pin GPIO1_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[19\] a permanently disabled " "Pin GPIO1_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[20\] a permanently disabled " "Pin GPIO1_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[21\] a permanently disabled " "Pin GPIO1_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[22\] a permanently disabled " "Pin GPIO1_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[23\] a permanently disabled " "Pin GPIO1_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[24\] a permanently disabled " "Pin GPIO1_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[25\] a permanently disabled " "Pin GPIO1_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[26\] a permanently disabled " "Pin GPIO1_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[27\] a permanently disabled " "Pin GPIO1_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[28\] a permanently disabled " "Pin GPIO1_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[29\] a permanently disabled " "Pin GPIO1_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[30\] a permanently disabled " "Pin GPIO1_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[31\] a permanently disabled " "Pin GPIO1_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1578074354239 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1578074354239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/output_files/DE0_top.fit.smsg " "Generated suppressed messages file E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/output_files/DE0_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578074354599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5955 " "Peak virtual memory: 5955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578074355394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 18:59:15 2020 " "Processing ended: Fri Jan 03 18:59:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578074355394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578074355394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578074355394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578074355394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578074356196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578074356197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 18:59:16 2020 " "Processing started: Fri Jan 03 18:59:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578074356197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578074356197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_top -c DE0_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578074356197 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1578074356983 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578074357005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578074357282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 18:59:17 2020 " "Processing ended: Fri Jan 03 18:59:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578074357282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578074357282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578074357282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578074357282 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578074357862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578074358166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578074358166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 18:59:17 2020 " "Processing started: Fri Jan 03 18:59:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578074358166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578074358166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_top -c DE0_top " "Command: quartus_sta DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578074358166 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1578074358223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1578074358432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578074358432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578074358461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578074358461 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_top.sdc " "Synopsys Design Constraints File file not found: 'DE0_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1578074358897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1578074358897 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1578074358907 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_instance\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_instance\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1578074358907 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1578074358907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1578074358907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1578074358909 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1578074359010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359010 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1578074359012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1578074359023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.293 " "Worst-case setup slack is 4.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.293         0.000 CLOCK_50  " "    4.293         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.865         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.865         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074359119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 CLOCK_50  " "    0.359         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.359         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074359140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.782 " "Worst-case recovery slack is 13.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.782         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.782         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.247         0.000 CLOCK_50  " "   16.247         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074359147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.949 " "Worst-case removal slack is 2.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.949         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.949         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.169         0.000 CLOCK_50  " "    3.169         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074359156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.688 " "Worst-case minimum pulse width slack is 9.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688         0.000 CLOCK_50  " "    9.688         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.716         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.716         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074359162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074359162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1578074359634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1578074359657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1578074360205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.895 " "Worst-case setup slack is 5.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.895         0.000 CLOCK_50  " "    5.895         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.384         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.384         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074360438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 CLOCK_50  " "    0.313         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074360460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.499 " "Worst-case recovery slack is 14.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.499         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.499         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.657         0.000 CLOCK_50  " "   16.657         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074360471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.604 " "Worst-case removal slack is 2.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.604         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.604         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.864         0.000 CLOCK_50  " "    2.864         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074360480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.682 " "Worst-case minimum pulse width slack is 9.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.682         0.000 CLOCK_50  " "    9.682         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.736         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.736         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074360487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074360487 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1578074360974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.120 " "Worst-case setup slack is 11.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.120         0.000 CLOCK_50  " "   11.120         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.796         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.796         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074361262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 CLOCK_50  " "    0.188         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.188         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074361287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.253 " "Worst-case recovery slack is 16.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.253         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.253         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.738         0.000 CLOCK_50  " "   17.738         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074361298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.725 " "Worst-case removal slack is 1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.725         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.725         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.844         0.000 CLOCK_50  " "    1.844         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074361310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.444 " "Worst-case minimum pulse width slack is 9.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.444         0.000 CLOCK_50  " "    9.444         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.695         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.695         0.000 PLL_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578074361318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578074361318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1578074362117 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1578074362118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578074362304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 18:59:22 2020 " "Processing ended: Fri Jan 03 18:59:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578074362304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578074362304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578074362304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578074362304 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 319 s " "Quartus II Full Compilation was successful. 0 errors, 319 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578074362982 ""}
