{
  "design": {
    "design_info": {
      "boundary_crc": "0x3C8A853AA76D2276",
      "device": "xc7z010clg400-1",
      "name": "instruction_memory",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "xlslice_0": "",
      "xlconcat_0": "",
      "ila_0": "",
      "xlconstant_0": "",
      "debouncer_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "Register_1": "",
      "Register_2": "",
      "Register_3": "",
      "Register_4": "",
<<<<<<< HEAD
      "reg_file_0": "",
      "xlconcat_1": "",
      "xlconstant_4": "",
      "dist_mem_gen_0": "",
      "if_comp_top_1": "",
      "instruction_decode_c_0": ""
=======
      "if_comp_top_0": ""
>>>>>>> 268e6318d9596da5fb388eb1d1158dd18f6a50e6
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "status": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "hazard": {
        "direction": "I"
      }
    },
    "components": {
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "instruction_memory_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "instruction_memory_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "instruction_memory_ila_0_1",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "1024"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_TYPE": {
            "value": "1"
          },
          "C_PROBE2_WIDTH": {
            "value": "64"
          },
          "C_PROBE3_TYPE": {
            "value": "1"
          },
          "C_PROBE3_WIDTH": {
            "value": "64"
          },
          "C_PROBE4_TYPE": {
            "value": "1"
          },
          "C_PROBE4_WIDTH": {
            "value": "64"
          },
          "C_PROBE5_TYPE": {
            "value": "1"
          },
          "C_PROBE5_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "instruction_memory_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "debouncer_0": {
        "vlnv": "xilinx.com:module_ref:debouncer:1.0",
        "xci_name": "instruction_memory_debouncer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "debouncer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SIGNAL_I": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_I": {
            "direction": "I"
          },
          "SIGNAL_O": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "instruction_memory_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "instruction_memory_xlconstant_0_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "instruction_memory_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "Register_1": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "instruction_memory_Register_0_1",
        "parameters": {
          "size": {
            "value": "64"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "flush": {
            "direction": "I"
          },
          "freeze": {
            "direction": "I"
          },
          "reg_in": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "64",
                "value_src": "ip_prop"
              }
            }
          },
          "reg_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "Register_2": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "instruction_memory_Register_1_0",
        "parameters": {
          "size": {
            "value": "64"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "flush": {
            "direction": "I"
          },
          "freeze": {
            "direction": "I"
          },
          "reg_in": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "159",
                "value_src": "ip_prop"
              }
            }
          },
          "reg_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "Register_3": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "instruction_memory_Register_2_0",
        "parameters": {
          "size": {
            "value": "64"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "flush": {
            "direction": "I"
          },
          "freeze": {
            "direction": "I"
          },
          "reg_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "reg_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "Register_4": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "instruction_memory_Register_2_1",
        "parameters": {
          "size": {
            "value": "64"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "flush": {
            "direction": "I"
          },
          "freeze": {
            "direction": "I"
          },
          "reg_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "reg_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
<<<<<<< HEAD
      "reg_file_0": {
        "vlnv": "xilinx.com:module_ref:reg_file:1.0",
        "xci_name": "instruction_memory_reg_file_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_file",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "inst_rn": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "inst_rm": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "inst_dest": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "value_to_dest": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "write_enable": {
            "direction": "I"
          },
          "rn_value": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rm_value": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "instruction_memory_xlconcat_1_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "IN10_WIDTH": {
            "value": "32"
          },
          "IN11_WIDTH": {
            "value": "1"
          },
          "IN12_WIDTH": {
            "value": "12"
          },
          "IN13_WIDTH": {
            "value": "24"
          },
          "IN14_WIDTH": {
            "value": "4"
          },
          "IN15_WIDTH": {
            "value": "32"
          },
          "IN16_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "4"
          },
          "IN2_WIDTH": {
            "value": "4"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "1"
          },
          "IN7_WIDTH": {
            "value": "4"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "17"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "instruction_memory_xlconstant_4_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "dist_mem_gen_0": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "instruction_memory_dist_mem_gen_0_0",
        "parameters": {
          "coefficient_file": {
            "value": "c:/Users/Ali/Downloads/output.coe"
          },
          "data_width": {
            "value": "32"
          },
          "default_data_radix": {
            "value": "2"
          },
          "depth": {
            "value": "8192"
          },
          "memory_type": {
            "value": "rom"
          }
        }
      },
      "if_comp_top_1": {
        "vlnv": "xilinx.com:module_ref:if_comp_top:1.0",
        "xci_name": "instruction_memory_if_comp_top_1_0",
=======
      "if_comp_top_0": {
        "vlnv": "xilinx.com:module_ref:if_comp_top:1.0",
        "xci_name": "instruction_memory_if_comp_top_0_0",
>>>>>>> 268e6318d9596da5fb388eb1d1158dd18f6a50e6
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "if_comp_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
<<<<<<< HEAD
            "direction": "I"
=======
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
>>>>>>> 268e6318d9596da5fb388eb1d1158dd18f6a50e6
          },
          "freeze": {
            "direction": "I"
          },
          "branch_taken": {
            "direction": "I"
          },
          "branch_address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "adder_res": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pc_to_im": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
<<<<<<< HEAD
      },
      "instruction_decode_c_0": {
        "vlnv": "xilinx.com:module_ref:instruction_decode_components:1.0",
        "xci_name": "instruction_memory_instruction_decode_c_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "instruction_decode_components",
          "boundary_crc": "0x0"
        },
        "ports": {
          "if_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "status": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "hazard": {
            "direction": "I"
          },
          "rn": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rm": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "mux_reg": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "two_src": {
            "direction": "O"
          },
          "wb_en": {
            "direction": "O"
          },
          "mem_r_en": {
            "direction": "O"
          },
          "mem_w_en": {
            "direction": "O"
          },
          "exe_cmd": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O"
          },
          "s_out": {
            "direction": "O"
          },
          "pc_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "r1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "r2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "imm": {
            "direction": "O"
          },
          "shift_op": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "signed_imm": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "dest": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
=======
>>>>>>> 268e6318d9596da5fb388eb1d1158dd18f6a50e6
      }
    },
    "nets": {
      "rst_1": {
        "ports": [
          "debouncer_0/SIGNAL_O",
          "ila_0/probe0",
          "Register_1/rst",
          "Register_2/rst",
          "Register_3/rst",
          "Register_4/rst",
<<<<<<< HEAD
          "reg_file_0/rst",
          "if_comp_top_1/rst"
=======
          "if_comp_top_0/rst"
>>>>>>> 268e6318d9596da5fb388eb1d1158dd18f6a50e6
        ]
      },
      "Net2": {
        "ports": [
          "xlconstant_0/dout",
          "Register_1/flush",
          "Register_2/flush",
          "Register_3/flush",
          "Register_4/flush"
        ]
      },
      "freeze_1": {
        "ports": [
          "xlconstant_1/dout",
          "Register_1/freeze",
          "Register_2/freeze",
          "Register_3/freeze",
          "Register_4/freeze",
          "if_comp_top_1/freeze"
        ]
      },
      "Register_2_reg_out": {
        "ports": [
          "Register_2/reg_out",
          "ila_0/probe3",
          "Register_3/reg_in"
        ]
      },
      "Register_3_reg_out": {
        "ports": [
          "Register_3/reg_out",
          "ila_0/probe4",
          "Register_4/reg_in"
        ]
      },
      "Register_4_reg_out": {
        "ports": [
          "Register_4/reg_out",
          "ila_0/probe5"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "Register_1/reg_in"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "ila_0/clk",
          "debouncer_0/CLK_I",
          "Register_1/clk",
          "Register_2/clk",
          "Register_3/clk",
          "Register_4/clk",
<<<<<<< HEAD
          "reg_file_0/clk",
          "if_comp_top_1/clk"
=======
          "if_comp_top_0/clk"
>>>>>>> 268e6318d9596da5fb388eb1d1158dd18f6a50e6
        ]
      },
      "rst_2": {
        "ports": [
          "rst",
          "debouncer_0/SIGNAL_I"
        ]
      },
      "Register_1_reg_out": {
        "ports": [
<<<<<<< HEAD
          "Register_1/reg_out",
          "instruction_decode_c_0/if_in"
=======
          "freeze",
          "Register_1/freeze",
          "Register_2/freeze",
          "Register_4/freeze",
          "Register_3/freeze",
          "if_comp_top_0/freeze"
>>>>>>> 268e6318d9596da5fb388eb1d1158dd18f6a50e6
        ]
      },
      "instruction_decode_c_0_r1": {
        "ports": [
          "instruction_decode_c_0/r1",
          "reg_file_0/inst_rn"
        ]
      },
      "instruction_decode_c_0_r2": {
        "ports": [
          "instruction_decode_c_0/r2",
          "reg_file_0/inst_rm"
        ]
      },
      "instruction_decode_c_0_rn": {
        "ports": [
          "instruction_decode_c_0/rn",
          "xlconcat_1/In0"
        ]
      },
      "instruction_decode_c_0_rm": {
        "ports": [
          "instruction_decode_c_0/rm",
          "xlconcat_1/In1"
        ]
      },
      "instruction_decode_c_0_two_src": {
        "ports": [
          "instruction_decode_c_0/two_src",
          "xlconcat_1/In3"
        ]
      },
      "instruction_decode_c_0_mux_reg": {
        "ports": [
          "instruction_decode_c_0/mux_reg",
          "xlconcat_1/In2"
        ]
      },
      "instruction_decode_c_0_wb_en": {
        "ports": [
          "instruction_decode_c_0/wb_en",
          "xlconcat_1/In4"
        ]
      },
      "instruction_decode_c_0_mem_r_en": {
        "ports": [
          "instruction_decode_c_0/mem_r_en",
          "xlconcat_1/In5"
        ]
      },
      "instruction_decode_c_0_mem_w_en": {
        "ports": [
          "instruction_decode_c_0/mem_w_en",
          "xlconcat_1/In6"
        ]
      },
      "instruction_decode_c_0_exe_cmd": {
        "ports": [
          "instruction_decode_c_0/exe_cmd",
          "xlconcat_1/In7"
        ]
      },
      "instruction_decode_c_0_b": {
        "ports": [
          "instruction_decode_c_0/b",
          "xlconcat_1/In8"
        ]
      },
      "instruction_decode_c_0_s_out": {
        "ports": [
          "instruction_decode_c_0/s_out",
          "xlconcat_1/In9"
        ]
      },
      "instruction_decode_c_0_pc_out": {
        "ports": [
          "instruction_decode_c_0/pc_out",
          "xlconcat_1/In10"
        ]
      },
      "instruction_decode_c_0_imm": {
        "ports": [
          "instruction_decode_c_0/imm",
          "xlconcat_1/In11"
        ]
      },
      "instruction_decode_c_0_shift_op": {
        "ports": [
          "instruction_decode_c_0/shift_op",
          "xlconcat_1/In12"
        ]
      },
      "instruction_decode_c_0_signed_imm": {
        "ports": [
          "instruction_decode_c_0/signed_imm",
          "xlconcat_1/In13"
        ]
      },
      "instruction_decode_c_0_dest": {
        "ports": [
          "instruction_decode_c_0/dest",
          "xlconcat_1/In14"
        ]
      },
      "reg_file_0_rn_value": {
        "ports": [
          "reg_file_0/rn_value",
          "xlconcat_1/In15"
        ]
      },
      "reg_file_0_rm_value": {
        "ports": [
          "reg_file_0/rm_value",
          "xlconcat_1/In16"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "Register_2/reg_in"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "reg_file_0/write_enable"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "dist_mem_gen_0/a"
        ]
      },
      "dist_mem_gen_0_spo": {
        "ports": [
          "dist_mem_gen_0/spo",
          "xlconcat_0/In0"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "if_comp_top_1/branch_taken"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "if_comp_top_1/branch_address"
        ]
      },
      "if_comp_top_1_pc_to_im": {
        "ports": [
          "if_comp_top_1/pc_to_im",
          "xlslice_0/Din"
        ]
      },
      "if_comp_top_1_adder_res": {
        "ports": [
          "if_comp_top_1/adder_res",
          "xlconcat_0/In1"
        ]
      }
    }
  }
}