$date
	Sun Jul 27 07:31:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mult_wallace $end
$var wire 1 ! S2 $end
$var wire 1 " S1 $end
$var wire 1 # CO $end
$var reg 1 $ A1 $end
$var reg 1 % A2 $end
$var reg 1 & A3 $end
$var reg 1 ' A4 $end
$var reg 1 ( A5 $end
$var reg 1 ) A6 $end
$scope module dut $end
$var wire 1 $ A1 $end
$var wire 1 % A2 $end
$var wire 1 & A3 $end
$var wire 1 ' A4 $end
$var wire 1 ( A5 $end
$var wire 1 ) A6 $end
$var wire 1 # CO $end
$var wire 1 " S1 $end
$var wire 1 ! S2 $end
$var wire 1 * S_4 $end
$var wire 1 + S_3 $end
$var wire 1 , S_2 $end
$var wire 1 - S_1 $end
$var wire 1 . CO_4 $end
$var wire 1 / CO_3 $end
$var wire 1 0 CO_2 $end
$var wire 1 1 CO_1 $end
$scope module fadder_w1_0 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & cin $end
$var wire 1 - sout $end
$var wire 1 1 cout $end
$upscope $end
$scope module fadder_w2_0 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) cin $end
$var wire 1 , sout $end
$var wire 1 0 cout $end
$upscope $end
$scope module fadder_w3_0 $end
$var wire 1 2 a $end
$var wire 1 - b $end
$var wire 1 , cin $end
$var wire 1 + sout $end
$var wire 1 / cout $end
$upscope $end
$scope module fadder_w4_0 $end
$var wire 1 1 a $end
$var wire 1 0 b $end
$var wire 1 / cin $end
$var wire 1 * sout $end
$var wire 1 . cout $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 3 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1+
1,
1)
b1 3
#20000
1(
0)
b10 3
#30000
0"
0+
1!
1*
0,
10
1)
b11 3
#40000
1"
1+
0!
0*
1,
00
1'
0(
0)
b100 3
#50000
0"
0+
1!
1*
0,
10
1)
b101 3
#60000
1(
0)
b110 3
#70000
1"
1+
1,
1)
b111 3
#80000
0!
0*
1-
00
0,
1&
0'
0(
0)
b1000 3
#90000
1!
1*
0"
0+
1/
1,
1)
b1001 3
#100000
1(
0)
b1010 3
#110000
1"
1+
0/
1!
1*
0#
0.
0,
10
1)
b1011 3
#120000
0"
0+
1/
1!
1*
1,
00
1'
0(
0)
b1100 3
#130000
1"
1+
0/
1!
1*
0#
0.
0,
10
1)
b1101 3
#140000
1(
0)
b1110 3
#150000
0!
0*
1#
1.
0"
0+
1/
1,
1)
b1111 3
#160000
0#
0.
1"
1+
0/
00
0,
1%
0&
0'
0(
0)
b10000 3
#170000
1!
1*
0"
0+
1/
1,
1)
b10001 3
#180000
1(
0)
b10010 3
#190000
1"
1+
0/
1!
1*
0#
0.
0,
10
1)
b10011 3
#200000
0"
0+
1/
1!
1*
1,
00
1'
0(
0)
b10100 3
#210000
1"
1+
0/
1!
1*
0#
0.
0,
10
1)
b10101 3
#220000
1(
0)
b10110 3
#230000
0!
0*
1#
1.
0"
0+
1/
1,
1)
b10111 3
#240000
1!
1*
0#
0.
0/
0-
11
00
0,
1&
0'
0(
0)
b11000 3
#250000
1"
1+
1,
1)
b11001 3
#260000
1(
0)
b11010 3
#270000
0"
0+
0!
0*
1#
1.
0,
10
1)
b11011 3
#280000
1"
1+
1!
1*
0#
0.
1,
00
1'
0(
0)
b11100 3
#290000
0"
0+
0!
0*
1#
1.
0,
10
1)
b11101 3
#300000
1(
0)
b11110 3
#310000
1"
1+
1,
1)
b11111 3
#320000
0#
0.
1-
01
00
0,
1$
0%
0&
0'
0(
0)
b100000 3
#330000
1!
1*
0"
0+
1/
1,
1)
b100001 3
#340000
1(
0)
b100010 3
#350000
1"
1+
0/
1!
1*
0#
0.
0,
10
1)
b100011 3
#360000
0"
0+
1/
1!
1*
1,
00
1'
0(
0)
b100100 3
#370000
1"
1+
0/
1!
1*
0#
0.
0,
10
1)
b100101 3
#380000
1(
0)
b100110 3
#390000
0!
0*
1#
1.
0"
0+
1/
1,
1)
b100111 3
#400000
1!
1*
0#
0.
0/
0-
11
00
0,
1&
0'
0(
0)
b101000 3
#410000
1"
1+
1,
1)
b101001 3
#420000
1(
0)
b101010 3
#430000
0"
0+
0!
0*
1#
1.
0,
10
1)
b101011 3
#440000
1"
1+
1!
1*
0#
0.
1,
00
1'
0(
0)
b101100 3
#450000
0"
0+
0!
0*
1#
1.
0,
10
1)
b101101 3
#460000
1(
0)
b101110 3
#470000
1"
1+
1,
1)
b101111 3
#480000
1!
1*
0#
0.
0"
0+
00
0,
1%
0&
0'
0(
0)
b110000 3
#490000
1"
1+
1,
1)
b110001 3
#500000
1(
0)
b110010 3
#510000
0"
0+
0!
0*
1#
1.
0,
10
1)
b110011 3
#520000
1"
1+
1!
1*
0#
0.
1,
00
1'
0(
0)
b110100 3
#530000
0"
0+
0!
0*
1#
1.
0,
10
1)
b110101 3
#540000
1(
0)
b110110 3
#550000
1"
1+
1,
1)
b110111 3
#560000
1!
1*
0#
0.
1-
00
0,
1&
0'
0(
0)
b111000 3
#570000
0!
0*
1#
1.
0"
0+
1/
1,
1)
b111001 3
#580000
1(
0)
b111010 3
#590000
1"
1+
0/
0!
0*
0,
10
1)
b111011 3
#600000
0"
0+
1/
0!
0*
1#
1.
1,
00
1'
0(
0)
b111100 3
#610000
1"
1+
0/
0!
0*
0,
10
1)
b111101 3
#620000
1(
0)
b111110 3
#630000
1!
1*
0"
0+
1/
1,
1)
b111111 3
#640000
b1000000 3
