
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: B[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
     1    0.002342    0.017794    0.008696    2.008696 ^ B[0] (in)
                                                         B[0] (net)
                      0.017794    0.000000    2.008696 ^ input3/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.017621    0.192659    0.183371    2.192067 ^ input3/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net3 (net)
                      0.192659    0.000137    2.192205 ^ _07_/A_N (sky130_fd_sc_hd__and2b_1)
     2    0.006030    0.047241    0.219362    2.411567 v _07_/X (sky130_fd_sc_hd__and2b_1)
                                                         _02_ (net)
                      0.047241    0.000024    2.411591 v _09_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.002934    0.047760    0.270448    2.682039 v _09_/X (sky130_fd_sc_hd__o31a_1)
                                                         net6 (net)
                      0.047760    0.000039    2.682078 v output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.088946    0.181310    2.863388 v output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.088946    0.000242    2.863630 v P[1] (out)
                                              2.863630   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.863630   data arrival time
---------------------------------------------------------------------------------------------
                                              4.886370   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
