#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562657342b00 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v0x56265739a840_0 .net "ALUOp", 2 0, v0x562657399ff0_0;  1 drivers
v0x56265739a920_0 .net "Opcode", 5 0, L_0x56265739aff0;  1 drivers
v0x56265739a9e0_0 .var "clk", 0 0;
v0x56265739aa80_0 .var "reset", 0 0;
v0x56265739abb0_0 .net "s_inc", 0 0, v0x56265739a320_0;  1 drivers
v0x56265739ac50_0 .net "s_inm", 0 0, v0x56265739a460_0;  1 drivers
v0x56265739ad80_0 .net "we", 0 0, v0x56265739a500_0;  1 drivers
v0x56265739ae20_0 .net "wez", 0 0, v0x56265739a690_0;  1 drivers
v0x56265739aec0_0 .net "zero", 0 0, v0x562657396150_0;  1 drivers
S_0x56265735fdd0 .scope module, "micro" "microc" 2 21, 3 1 0, S_0x562657342b00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "ALUOp"
v0x562657398600_0 .net "ALUOp", 2 0, v0x562657399ff0_0;  alias, 1 drivers
v0x5626573986f0_0 .net "Dir_salto", 9 0, L_0x56265739b3f0;  1 drivers
v0x5626573987c0_0 .net "Inm", 7 0, L_0x56265739b350;  1 drivers
v0x5626573988c0_0 .net "Opcode", 5 0, L_0x56265739aff0;  alias, 1 drivers
v0x562657398960_0 .net "RA1", 3 0, L_0x56265739b090;  1 drivers
v0x562657398ac0_0 .net "RA2", 3 0, L_0x56265739b130;  1 drivers
v0x562657398b80_0 .net "RD1", 7 0, L_0x5626573abef0;  1 drivers
v0x562657398c70_0 .net "RD2", 7 0, L_0x5626573ac5f0;  1 drivers
v0x562657398d80_0 .net "WA3", 3 0, L_0x56265739b2b0;  1 drivers
v0x562657398e40_0 .net "WD3", 7 0, v0x562657393a30_0;  1 drivers
v0x562657398f50_0 .net "clk", 0 0, v0x56265739a9e0_0;  1 drivers
v0x562657399080_0 .net "nuevo_pc", 9 0, L_0x5626573ab6d0;  1 drivers
v0x562657399140_0 .net "pc_actual", 9 0, v0x562657394070_0;  1 drivers
v0x562657399200_0 .net "reset", 0 0, v0x56265739aa80_0;  1 drivers
v0x5626573992f0_0 .net "s_inc", 0 0, v0x56265739a320_0;  alias, 1 drivers
v0x562657399390_0 .net "s_inm", 0 0, v0x56265739a460_0;  alias, 1 drivers
v0x562657399480_0 .net "salida_memoria", 15 0, L_0x56265739b5c0;  1 drivers
v0x562657399520_0 .net "salida_mux_2", 3 0, L_0x5626573ab890;  1 drivers
v0x5626573995c0_0 .net "salida_mux_3", 7 0, L_0x5626573aba50;  1 drivers
v0x5626573996b0_0 .net "salida_sum", 9 0, L_0x56265739b520;  1 drivers
v0x5626573997c0_0 .net "we", 0 0, v0x56265739a500_0;  alias, 1 drivers
o0x7f0e2f743738 .functor BUFZ 1, C4<z>; HiZ drive
v0x562657399880_0 .net "we3", 0 0, o0x7f0e2f743738;  0 drivers
v0x562657399920_0 .net "wez", 0 0, v0x56265739a690_0;  alias, 1 drivers
v0x5626573999c0_0 .net "zALU", 0 0, v0x562657393b10_0;  1 drivers
v0x562657399ab0_0 .net "zero", 0 0, v0x562657396150_0;  alias, 1 drivers
L_0x56265739aff0 .part L_0x56265739b5c0, 10, 6;
L_0x56265739b090 .part L_0x56265739b5c0, 8, 4;
L_0x56265739b130 .part L_0x56265739b5c0, 4, 4;
L_0x56265739b2b0 .part L_0x56265739b5c0, 0, 4;
L_0x56265739b350 .part L_0x56265739b5c0, 4, 8;
L_0x56265739b3f0 .part L_0x56265739b5c0, 0, 10;
S_0x562657360030 .scope module, "ALU" "alu" 3 25, 4 1 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 3 "Op"
v0x562657347690_0 .net "A", 7 0, L_0x5626573abef0;  alias, 1 drivers
v0x562657347730_0 .net "B", 7 0, L_0x5626573aba50;  alias, 1 drivers
v0x562657393970_0 .net "Op", 2 0, v0x562657399ff0_0;  alias, 1 drivers
v0x562657393a30_0 .var "S", 7 0;
v0x562657393b10_0 .var "zero", 0 0;
E_0x562657355750 .event edge, v0x562657393970_0, v0x562657347730_0, v0x562657347690_0;
S_0x562657393cc0 .scope module, "PC" "registro" 3 29, 5 35 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x562657393eb0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x562657393f70_0 .net "D", 9 0, L_0x5626573ab6d0;  alias, 1 drivers
v0x562657394070_0 .var "Q", 9 0;
v0x562657394150_0 .net "clk", 0 0, v0x56265739a9e0_0;  alias, 1 drivers
v0x5626573941f0_0 .net "reset", 0 0, v0x56265739aa80_0;  alias, 1 drivers
E_0x5626573559c0 .event posedge, v0x5626573941f0_0, v0x562657394150_0;
S_0x562657394330 .scope module, "banco_registros" "regfile" 3 31, 5 4 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x562657394640_0 .net "RA1", 3 0, L_0x56265739b090;  alias, 1 drivers
v0x562657394740_0 .net "RA2", 3 0, L_0x56265739b130;  alias, 1 drivers
v0x562657394820_0 .net "RD1", 7 0, L_0x5626573abef0;  alias, 1 drivers
v0x562657394920_0 .net "RD2", 7 0, L_0x5626573ac5f0;  alias, 1 drivers
v0x5626573949e0 .array "RegBank", 15 0, 7 0;
v0x562657394af0_0 .net "WA3", 3 0, L_0x56265739b2b0;  alias, 1 drivers
v0x562657394bd0_0 .net "WD3", 7 0, v0x562657393a30_0;  alias, 1 drivers
v0x562657394c90_0 .net *"_s0", 31 0, L_0x5626573abb30;  1 drivers
v0x562657394d50_0 .net *"_s10", 5 0, L_0x5626573abd30;  1 drivers
L_0x7f0e2f6fa0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562657394e30_0 .net *"_s13", 1 0, L_0x7f0e2f6fa0f0;  1 drivers
L_0x7f0e2f6fa138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562657394f10_0 .net/2u *"_s14", 7 0, L_0x7f0e2f6fa138;  1 drivers
v0x562657394ff0_0 .net *"_s18", 31 0, L_0x5626573ac080;  1 drivers
L_0x7f0e2f6fa180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626573950d0_0 .net *"_s21", 27 0, L_0x7f0e2f6fa180;  1 drivers
L_0x7f0e2f6fa1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626573951b0_0 .net/2u *"_s22", 31 0, L_0x7f0e2f6fa1c8;  1 drivers
v0x562657395290_0 .net *"_s24", 0 0, L_0x5626573ac1b0;  1 drivers
v0x562657395350_0 .net *"_s26", 7 0, L_0x5626573ac2f0;  1 drivers
v0x562657395430_0 .net *"_s28", 5 0, L_0x5626573ac3e0;  1 drivers
L_0x7f0e2f6fa060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562657395510_0 .net *"_s3", 27 0, L_0x7f0e2f6fa060;  1 drivers
L_0x7f0e2f6fa210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5626573955f0_0 .net *"_s31", 1 0, L_0x7f0e2f6fa210;  1 drivers
L_0x7f0e2f6fa258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5626573956d0_0 .net/2u *"_s32", 7 0, L_0x7f0e2f6fa258;  1 drivers
L_0x7f0e2f6fa0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626573957b0_0 .net/2u *"_s4", 31 0, L_0x7f0e2f6fa0a8;  1 drivers
v0x562657395890_0 .net *"_s6", 0 0, L_0x5626573abbf0;  1 drivers
v0x562657395950_0 .net *"_s8", 7 0, L_0x5626573abc90;  1 drivers
v0x562657395a30_0 .net "clk", 0 0, v0x56265739a9e0_0;  alias, 1 drivers
v0x562657395b00_0 .net "we3", 0 0, o0x7f0e2f743738;  alias, 0 drivers
E_0x562657355dd0 .event posedge, v0x562657394150_0;
L_0x5626573abb30 .concat [ 4 28 0 0], L_0x56265739b090, L_0x7f0e2f6fa060;
L_0x5626573abbf0 .cmp/ne 32, L_0x5626573abb30, L_0x7f0e2f6fa0a8;
L_0x5626573abc90 .array/port v0x5626573949e0, L_0x5626573abd30;
L_0x5626573abd30 .concat [ 4 2 0 0], L_0x56265739b090, L_0x7f0e2f6fa0f0;
L_0x5626573abef0 .functor MUXZ 8, L_0x7f0e2f6fa138, L_0x5626573abc90, L_0x5626573abbf0, C4<>;
L_0x5626573ac080 .concat [ 4 28 0 0], L_0x56265739b130, L_0x7f0e2f6fa180;
L_0x5626573ac1b0 .cmp/ne 32, L_0x5626573ac080, L_0x7f0e2f6fa1c8;
L_0x5626573ac2f0 .array/port v0x5626573949e0, L_0x5626573ac3e0;
L_0x5626573ac3e0 .concat [ 4 2 0 0], L_0x56265739b130, L_0x7f0e2f6fa210;
L_0x5626573ac5f0 .functor MUXZ 8, L_0x7f0e2f6fa258, L_0x5626573ac2f0, L_0x5626573ac1b0, C4<>;
S_0x562657395ca0 .scope module, "biestable_d" "ffd" 3 27, 5 56 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x562657395ed0_0 .net "carga", 0 0, v0x562657393b10_0;  alias, 1 drivers
v0x562657395fc0_0 .net "clk", 0 0, v0x56265739a9e0_0;  alias, 1 drivers
v0x5626573960b0_0 .net "d", 0 0, v0x56265739a690_0;  alias, 1 drivers
v0x562657396150_0 .var "q", 0 0;
v0x5626573961f0_0 .net "reset", 0 0, v0x56265739aa80_0;  alias, 1 drivers
S_0x562657396390 .scope module, "memoria_de_programa" "memprog" 3 33, 6 3 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Datum"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x56265739b5c0 .functor BUFZ 16, L_0x5626573ac780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x562657396620_0 .net "Address", 9 0, v0x562657394070_0;  alias, 1 drivers
v0x562657396700_0 .net "Datum", 15 0, L_0x56265739b5c0;  alias, 1 drivers
v0x5626573967c0 .array "Mem", 1023 0, 15 0;
v0x562657396860_0 .net *"_s0", 15 0, L_0x5626573ac780;  1 drivers
v0x562657396940_0 .net *"_s2", 11 0, L_0x5626573ac820;  1 drivers
L_0x7f0e2f6fa2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562657396a70_0 .net *"_s5", 1 0, L_0x7f0e2f6fa2a0;  1 drivers
v0x562657396b50_0 .net "clk", 0 0, v0x56265739a9e0_0;  alias, 1 drivers
L_0x5626573ac780 .array/port v0x5626573967c0, L_0x5626573ac820;
L_0x5626573ac820 .concat [ 10 2 0 0], v0x562657394070_0, L_0x7f0e2f6fa2a0;
S_0x562657396c70 .scope module, "mux_1" "mux2" 3 21, 5 46 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x562657396e40 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x562657396f10_0 .net "D0", 9 0, L_0x56265739b3f0;  alias, 1 drivers
v0x562657396ff0_0 .net "D1", 9 0, L_0x56265739b520;  alias, 1 drivers
v0x5626573970d0_0 .net "Y", 9 0, L_0x5626573ab6d0;  alias, 1 drivers
v0x5626573971d0_0 .net "s", 0 0, v0x56265739a320_0;  alias, 1 drivers
L_0x5626573ab6d0 .functor MUXZ 10, L_0x56265739b3f0, L_0x56265739b520, v0x56265739a320_0, C4<>;
S_0x562657397320 .scope module, "mux_2" "mux2" 3 22, 5 46 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y"
    .port_info 1 /INPUT 4 "D0"
    .port_info 2 /INPUT 4 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x5626573974f0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000000100>;
v0x5626573975c0_0 .net "D0", 3 0, L_0x56265739b090;  alias, 1 drivers
v0x5626573976d0_0 .net "D1", 3 0, L_0x56265739b2b0;  alias, 1 drivers
v0x5626573977a0_0 .net "Y", 3 0, L_0x5626573ab890;  alias, 1 drivers
v0x562657397870_0 .net "s", 0 0, v0x56265739a460_0;  alias, 1 drivers
L_0x5626573ab890 .functor MUXZ 4, L_0x56265739b090, L_0x56265739b2b0, v0x56265739a460_0, C4<>;
S_0x5626573979e0 .scope module, "mux_3" "mux2" 3 23, 5 46 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x562657397bb0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x562657397cf0_0 .net "D0", 7 0, L_0x5626573ac5f0;  alias, 1 drivers
v0x562657397e00_0 .net "D1", 7 0, L_0x56265739b350;  alias, 1 drivers
v0x562657397ec0_0 .net "Y", 7 0, L_0x5626573aba50;  alias, 1 drivers
v0x562657397fc0_0 .net "s", 0 0, v0x56265739a460_0;  alias, 1 drivers
L_0x5626573aba50 .functor MUXZ 8, L_0x5626573ac5f0, L_0x56265739b350, v0x56265739a460_0, C4<>;
S_0x562657398100 .scope module, "sum_pc" "sum" 3 19, 5 28 0, S_0x56265735fdd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
L_0x7f0e2f6fa018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5626573982f0_0 .net "A", 9 0, L_0x7f0e2f6fa018;  1 drivers
v0x5626573983f0_0 .net "B", 9 0, v0x562657394070_0;  alias, 1 drivers
v0x562657398500_0 .net "Y", 9 0, L_0x56265739b520;  alias, 1 drivers
L_0x56265739b520 .arith/sum 10, L_0x7f0e2f6fa018, v0x562657394070_0;
S_0x562657399c60 .scope module, "unidad_control" "unidadcontrol" 2 24, 7 1 0, S_0x562657342b00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wez_in"
    .port_info 3 /INPUT 6 "Opcode"
    .port_info 4 /OUTPUT 1 "s_inc"
    .port_info 5 /OUTPUT 1 "s_inm"
    .port_info 6 /OUTPUT 1 "we3"
    .port_info 7 /OUTPUT 1 "wez_out"
    .port_info 8 /OUTPUT 3 "ALUOp"
P_0x562657399e00 .param/l "retardo" 0 7 1, +C4<00000000000000000000000000000001>;
v0x562657399ff0_0 .var "ALUOp", 2 0;
v0x56265739a120_0 .net "Opcode", 5 0, L_0x56265739aff0;  alias, 1 drivers
v0x56265739a1e0_0 .net "clk", 0 0, v0x56265739a9e0_0;  alias, 1 drivers
v0x56265739a280_0 .net "reset", 0 0, v0x56265739aa80_0;  alias, 1 drivers
v0x56265739a320_0 .var "s_inc", 0 0;
v0x56265739a460_0 .var "s_inm", 0 0;
v0x56265739a500_0 .var "we3", 0 0;
v0x56265739a5a0_0 .net "wez_in", 0 0, v0x562657396150_0;  alias, 1 drivers
v0x56265739a690_0 .var "wez_out", 0 0;
E_0x5626573550e0 .event edge, v0x5626573941f0_0, v0x562657396150_0, v0x5626573988c0_0;
    .scope S_0x562657360030;
T_0 ;
    %wait E_0x562657355750;
    %load/vec4 v0x562657393970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x562657347730_0;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x562657347690_0;
    %inv;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x562657347690_0;
    %load/vec4 v0x562657347730_0;
    %add;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x562657347690_0;
    %load/vec4 v0x562657347730_0;
    %sub;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x562657347690_0;
    %load/vec4 v0x562657347730_0;
    %and;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x562657347690_0;
    %load/vec4 v0x562657347730_0;
    %or;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x562657347690_0;
    %load/vec4 v0x562657347730_0;
    %and;
    %inv;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x562657347690_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x562657393a30_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x562657393a30_0;
    %or/r;
    %inv;
    %store/vec4 v0x562657393b10_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562657395ca0;
T_1 ;
    %wait E_0x5626573559c0;
    %load/vec4 v0x5626573961f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562657396150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562657395ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5626573960b0_0;
    %assign/vec4 v0x562657396150_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562657393cc0;
T_2 ;
    %wait E_0x5626573559c0;
    %load/vec4 v0x5626573941f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562657394070_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562657393f70_0;
    %assign/vec4 v0x562657394070_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562657394330;
T_3 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x5626573949e0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x562657394330;
T_4 ;
    %wait E_0x562657355dd0;
    %load/vec4 v0x562657395b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x562657394bd0_0;
    %load/vec4 v0x562657394af0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5626573949e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562657396390;
T_5 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x5626573967c0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x562657399c60;
T_6 ;
    %wait E_0x5626573550e0;
    %load/vec4 v0x56265739a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a460_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a690_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x562657399ff0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56265739a5a0_0;
    %assign/vec4 v0x56265739a690_0, 0;
    %load/vec4 v0x56265739a120_0;
    %parti/s 4, 2, 3;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x56265739a120_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x56265739a5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %pad/s 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x56265739a5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %pad/s 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.2 ;
    %load/vec4 v0x56265739a120_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56265739a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %load/vec4 v0x56265739a120_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x562657399ff0_0, 0;
T_6.13 ;
    %load/vec4 v0x56265739a120_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a460_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x562657399ff0_0, 0;
    %jmp T_6.20;
T_6.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x562657399ff0_0, 0;
    %jmp T_6.20;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x562657399ff0_0, 0;
    %jmp T_6.20;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x562657399ff0_0, 0;
    %jmp T_6.20;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56265739a500_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x562657399ff0_0, 0;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562657342b00;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56265739a9e0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56265739a9e0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562657342b00;
T_8 ;
    %vpi_call 2 29 "$dumpfile", "CPU_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56265739aa80_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56265739aa80_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x562657342b00;
T_9 ;
    %delay 3000, 0;
    %vpi_call 2 40 "$display", "Prueba 1: LI" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 42 "$display", "Prueba 2: ADI" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 44 "$display", "Prueba 3: SBI" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 46 "$display", "Prueba 4: ADD" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 48 "$display", "Prueba 5: SUB" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 50 "$display", "Prueba 6: AND" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 52 "$display", "Prueba 7: OR" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 54 "$display", "Prueba 8: XOR" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "microc_tb_nuestro.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "unidadcontrol.v";
