Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 10 19:57:47 2020
| Host         : LAPTOP-7F5JLFQ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file datapath_1_timing_summary_routed.rpt -pb datapath_1_timing_summary_routed.pb -rpx datapath_1_timing_summary_routed.rpx -warn_on_violation
| Design       : datapath_1
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (428)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (563)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (428)
--------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (563)
--------------------------------------------------
 There are 563 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.628        0.000                      0                   91        0.608        0.000                      0                   91        3.000        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_cpu_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk      {0.000 25.000}     50.000          20.000          
  clkfbout_cpu_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_cpu_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk           35.628        0.000                      0                   91        0.608        0.000                      0                   91       23.750        0.000                       0                   125  
  clkfbout_cpu_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_cpu_clk/inst/clk_in1
  To Clock:  u_cpu_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_cpu_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       35.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.628ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.259ns  (logic 2.885ns (20.233%)  route 11.374ns (79.767%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 51.683 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          2.118    15.948    u_control_1/pc[27]_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.072 r  u_control_1/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    16.072    u_pc_1/D[23]
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.683    51.683    u_pc_1/clk_out1
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[24]/C
                         clock pessimism              0.088    51.771    
                         clock uncertainty           -0.103    51.669    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)        0.032    51.701    u_pc_1/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         51.701    
                         arrival time                         -16.072    
  -------------------------------------------------------------------
                         slack                                 35.628    

Slack (MET) :             35.632ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.254ns  (logic 2.885ns (20.240%)  route 11.369ns (79.760%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 51.683 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          2.113    15.943    u_control_1/pc[27]_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.067 r  u_control_1/pc[23]_i_1/O
                         net (fo=1, routed)           0.000    16.067    u_pc_1/D[22]
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.683    51.683    u_pc_1/clk_out1
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[23]/C
                         clock pessimism              0.088    51.771    
                         clock uncertainty           -0.103    51.669    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)        0.031    51.700    u_pc_1/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         51.700    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                 35.632    

Slack (MET) :             35.657ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.225ns  (logic 2.885ns (20.281%)  route 11.340ns (79.719%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 51.681 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          2.084    15.914    u_control_1/pc[27]_i_2_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I0_O)        0.124    16.038 r  u_control_1/pc[12]_i_1/O
                         net (fo=1, routed)           0.000    16.038    u_pc_1/D[11]
    SLICE_X19Y35         FDRE                                         r  u_pc_1/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.681    51.681    u_pc_1/clk_out1
    SLICE_X19Y35         FDRE                                         r  u_pc_1/pc_reg[12]/C
                         clock pessimism              0.088    51.769    
                         clock uncertainty           -0.103    51.667    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)        0.029    51.696    u_pc_1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         51.696    
                         arrival time                         -16.038    
  -------------------------------------------------------------------
                         slack                                 35.657    

Slack (MET) :             35.660ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.224ns  (logic 2.885ns (20.283%)  route 11.339ns (79.717%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 51.681 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          2.083    15.913    u_control_1/pc[27]_i_2_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I0_O)        0.124    16.037 r  u_control_1/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    16.037    u_pc_1/D[9]
    SLICE_X19Y35         FDRE                                         r  u_pc_1/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.681    51.681    u_pc_1/clk_out1
    SLICE_X19Y35         FDRE                                         r  u_pc_1/pc_reg[10]/C
                         clock pessimism              0.088    51.769    
                         clock uncertainty           -0.103    51.667    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)        0.031    51.698    u_pc_1/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         51.698    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 35.660    

Slack (MET) :             35.863ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.021ns  (logic 2.885ns (20.577%)  route 11.136ns (79.423%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 51.683 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          1.880    15.710    u_control_1/pc[27]_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.124    15.834 r  u_control_1/pc[21]_i_1/O
                         net (fo=1, routed)           0.000    15.834    u_pc_1/D[20]
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.683    51.683    u_pc_1/clk_out1
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[21]/C
                         clock pessimism              0.088    51.771    
                         clock uncertainty           -0.103    51.669    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)        0.029    51.698    u_pc_1/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         51.698    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                 35.863    

Slack (MET) :             35.966ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.916ns  (logic 2.885ns (20.731%)  route 11.031ns (79.269%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 51.681 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          1.776    15.606    u_control_1/pc[27]_i_2_n_0
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.124    15.730 r  u_control_1/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    15.730    u_pc_1/D[10]
    SLICE_X20Y35         FDRE                                         r  u_pc_1/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.681    51.681    u_pc_1/clk_out1
    SLICE_X20Y35         FDRE                                         r  u_pc_1/pc_reg[11]/C
                         clock pessimism              0.088    51.769    
                         clock uncertainty           -0.103    51.667    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.029    51.696    u_pc_1/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         51.696    
                         arrival time                         -15.730    
  -------------------------------------------------------------------
                         slack                                 35.966    

Slack (MET) :             36.033ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.853ns  (logic 2.885ns (20.826%)  route 10.968ns (79.174%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 51.683 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          1.712    15.542    u_control_1/pc[27]_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.124    15.666 r  u_control_1/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    15.666    u_pc_1/D[21]
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.683    51.683    u_pc_1/clk_out1
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[22]/C
                         clock pessimism              0.088    51.771    
                         clock uncertainty           -0.103    51.669    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)        0.031    51.700    u_pc_1/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         51.700    
                         arrival time                         -15.666    
  -------------------------------------------------------------------
                         slack                                 36.033    

Slack (MET) :             36.117ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.765ns  (logic 2.885ns (20.959%)  route 10.880ns (79.041%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 51.681 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          1.625    15.455    u_control_1/pc[27]_i_2_n_0
    SLICE_X22Y36         LUT5 (Prop_lut5_I0_O)        0.124    15.579 r  u_control_1/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    15.579    u_pc_1/D[15]
    SLICE_X22Y36         FDRE                                         r  u_pc_1/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.681    51.681    u_pc_1/clk_out1
    SLICE_X22Y36         FDRE                                         r  u_pc_1/pc_reg[16]/C
                         clock pessimism              0.088    51.769    
                         clock uncertainty           -0.103    51.667    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)        0.029    51.696    u_pc_1/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         51.696    
                         arrival time                         -15.579    
  -------------------------------------------------------------------
                         slack                                 36.117    

Slack (MET) :             36.179ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.703ns  (logic 2.885ns (21.053%)  route 10.818ns (78.947%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 51.681 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          1.563    15.393    u_control_1/pc[27]_i_2_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I0_O)        0.124    15.517 r  u_control_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    15.517    u_pc_1/D[4]
    SLICE_X22Y35         FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.681    51.681    u_pc_1/clk_out1
    SLICE_X22Y35         FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism              0.088    51.769    
                         clock uncertainty           -0.103    51.667    
    SLICE_X22Y35         FDRE (Setup_fdre_C_D)        0.029    51.696    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         51.696    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                 36.179    

Slack (MET) :             36.310ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.575ns  (logic 2.885ns (21.253%)  route 10.690ns (78.747%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 51.681 - 50.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.813     1.813    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X12Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.149 f  u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/O
                         net (fo=7, routed)           1.979     5.128    u_reg_files_1/A0[9]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.353     5.481 f  u_reg_files_1/u_data_ram_i_221/O
                         net (fo=1, routed)           0.449     5.930    u_reg_files_1/u_data_ram_i_221_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.328     6.258 r  u_reg_files_1/u_data_ram_i_154/O
                         net (fo=6, routed)           1.185     7.442    u_reg_files_1/u_data_ram_i_154_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.566 f  u_reg_files_1/result_OBUF[24]_inst_i_9/O
                         net (fo=30, routed)          2.345     9.911    u_control_1/pc[27]_i_25_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124    10.035 f  u_control_1/u_data_ram_i_146/O
                         net (fo=1, routed)           0.622    10.658    u_control_1/u_data_ram_i_146_n_0
    SLICE_X21Y41         LUT5 (Prop_lut5_I4_O)        0.124    10.782 r  u_control_1/u_data_ram_i_90/O
                         net (fo=1, routed)           0.696    11.477    u_control_1/u_data_ram_i_90_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.601 r  u_control_1/u_data_ram_i_12/O
                         net (fo=17, routed)          1.320    12.921    u_control_1/addra[2]
    SLICE_X35Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.045 f  u_control_1/pc[27]_i_9/O
                         net (fo=1, routed)           0.661    13.706    u_control_1/pc[27]_i_9_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.830 r  u_control_1/pc[27]_i_2/O
                         net (fo=27, routed)          1.434    15.264    u_control_1/pc[27]_i_2_n_0
    SLICE_X24Y37         LUT5 (Prop_lut5_I0_O)        0.124    15.388 r  u_control_1/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    15.388    u_pc_1/D[19]
    SLICE_X24Y37         FDRE                                         r  u_pc_1/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         1.681    51.681    u_pc_1/clk_out1
    SLICE_X24Y37         FDRE                                         r  u_pc_1/pc_reg[20]/C
                         clock pessimism              0.088    51.769    
                         clock uncertainty           -0.103    51.667    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.031    51.698    u_pc_1/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         51.698    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                 36.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.405ns (57.929%)  route 0.294ns (42.071%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.634     0.634    u_pc_1/clk_out1
    SLICE_X24Y37         FDRE                                         r  u_pc_1/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  u_pc_1/pc_reg[19]/Q
                         net (fo=1, routed)           0.113     0.888    u_pc_1/pcOld[19]
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.999 r  u_pc_1/PC_plus_4_carry__3/O[2]
                         net (fo=1, routed)           0.122     1.122    u_reg_files_1/data0[18]
    SLICE_X24Y37         LUT4 (Prop_lut4_I3_O)        0.108     1.230 r  u_reg_files_1/pc[19]_i_2/O
                         net (fo=1, routed)           0.059     1.288    u_control_1/pc_reg[19]
    SLICE_X24Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.333 r  u_control_1/pc[19]_i_1/O
                         net (fo=1, routed)           0.000     1.333    u_pc_1/D[18]
    SLICE_X24Y37         FDRE                                         r  u_pc_1/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.909     0.909    u_pc_1/clk_out1
    SLICE_X24Y37         FDRE                                         r  u_pc_1/pc_reg[19]/C
                         clock pessimism             -0.274     0.634    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.091     0.725    u_pc_1/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.405ns (55.379%)  route 0.326ns (44.621%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.634     0.634    u_pc_1/clk_out1
    SLICE_X20Y35         FDRE                                         r  u_pc_1/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  u_pc_1/pc_reg[11]/Q
                         net (fo=16, routed)          0.122     0.897    u_pc_1/Q[9]
    SLICE_X23Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.008 r  u_pc_1/PC_plus_4_carry__1/O[2]
                         net (fo=1, routed)           0.145     1.154    u_reg_files_1/data0[10]
    SLICE_X20Y35         LUT4 (Prop_lut4_I3_O)        0.108     1.262 r  u_reg_files_1/pc[11]_i_2/O
                         net (fo=1, routed)           0.059     1.321    u_control_1/pc_reg[11]
    SLICE_X20Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.366 r  u_control_1/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.366    u_pc_1/D[10]
    SLICE_X20Y35         FDRE                                         r  u_pc_1/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.909     0.909    u_pc_1/clk_out1
    SLICE_X20Y35         FDRE                                         r  u_pc_1/pc_reg[11]/C
                         clock pessimism             -0.274     0.634    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.091     0.725    u_pc_1/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.478ns (54.748%)  route 0.395ns (45.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.637     0.637    u_reg_files_1/register_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y38         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.025 r  u_reg_files_1/register_reg_r1_0_31_18_23/RAMB_D1/O
                         net (fo=11, routed)          0.222     1.248    u_reg_files_1/A0[20]
    SLICE_X25Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.293 r  u_reg_files_1/pc[21]_i_2/O
                         net (fo=1, routed)           0.173     1.465    u_control_1/pc_reg[21]
    SLICE_X19Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.510 r  u_control_1/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     1.510    u_pc_1/D[20]
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.912     0.912    u_pc_1/clk_out1
    SLICE_X19Y38         FDRE                                         r  u_pc_1/pc_reg[21]/C
                         clock pessimism             -0.237     0.674    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.091     0.765    u_pc_1/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.491ns (55.770%)  route 0.389ns (44.230%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.634     0.634    u_pc_1/clk_out1
    SLICE_X21Y36         FDRE                                         r  u_pc_1/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  u_pc_1/pc_reg[14]/Q
                         net (fo=9, routed)           0.122     0.897    u_pc_1/Q[12]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.094 r  u_pc_1/PC_plus_4_carry__2/O[2]
                         net (fo=1, routed)           0.122     1.216    u_reg_files_1/data0[14]
    SLICE_X24Y36         LUT4 (Prop_lut4_I3_O)        0.108     1.324 r  u_reg_files_1/pc[15]_i_2/O
                         net (fo=1, routed)           0.146     1.470    u_control_1/pc_reg[15]
    SLICE_X24Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.515 r  u_control_1/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     1.515    u_pc_1/D[14]
    SLICE_X24Y36         FDRE                                         r  u_pc_1/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.908     0.908    u_pc_1/clk_out1
    SLICE_X24Y36         FDRE                                         r  u_pc_1/pc_reg[15]/C
                         clock pessimism             -0.237     0.670    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.091     0.761    u_pc_1/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.408ns (47.824%)  route 0.445ns (52.176%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.634     0.634    u_pc_1/clk_out1
    SLICE_X25Y37         FDRE                                         r  u_pc_1/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  u_pc_1/pc_reg[17]/Q
                         net (fo=1, routed)           0.170     0.946    u_pc_1/pcOld[17]
    SLICE_X23Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.061 r  u_pc_1/PC_plus_4_carry__3/O[0]
                         net (fo=1, routed)           0.223     1.284    u_reg_files_1/data0[16]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.107     1.391 r  u_reg_files_1/pc[17]_i_2/O
                         net (fo=1, routed)           0.051     1.442    u_control_1/pc_reg[17]
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.487 r  u_control_1/pc[17]_i_1/O
                         net (fo=1, routed)           0.000     1.487    u_pc_1/D[16]
    SLICE_X25Y37         FDRE                                         r  u_pc_1/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.909     0.909    u_pc_1/clk_out1
    SLICE_X25Y37         FDRE                                         r  u_pc_1/pc_reg[17]/C
                         clock pessimism             -0.274     0.634    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.091     0.725    u_pc_1/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.476ns (53.069%)  route 0.421ns (46.931%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.637     0.637    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y39         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.023 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=7, routed)           0.362     1.385    u_reg_files_1/A0_0[5]
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.430 r  u_reg_files_1/pc[5]_i_2/O
                         net (fo=1, routed)           0.059     1.489    u_control_1/pc_reg[5]
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.534 r  u_control_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.534    u_pc_1/D[4]
    SLICE_X22Y35         FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.909     0.909    u_pc_1/clk_out1
    SLICE_X22Y35         FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism             -0.237     0.671    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.091     0.762    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.568ns (62.644%)  route 0.339ns (37.356%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.635     0.635    u_reg_files_1/register_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y36         RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.113 r  u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/O
                         net (fo=9, routed)           0.185     1.298    u_reg_files_1/A0[12]
    SLICE_X21Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.343 r  u_reg_files_1/pc[13]_i_2/O
                         net (fo=1, routed)           0.154     1.497    u_control_1/pc_reg[13]
    SLICE_X21Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.542 r  u_control_1/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     1.542    u_pc_1/D[12]
    SLICE_X21Y36         FDRE                                         r  u_pc_1/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.909     0.909    u_pc_1/clk_out1
    SLICE_X21Y36         FDRE                                         r  u_pc_1/pc_reg[13]/C
                         clock pessimism             -0.237     0.671    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.091     0.762    u_pc_1/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.403ns (46.178%)  route 0.470ns (53.822%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.633     0.633    u_pc_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  u_pc_1/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     0.774 r  u_pc_1/pc_reg[6]/Q
                         net (fo=16, routed)          0.196     0.971    u_pc_1/Q[4]
    SLICE_X23Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.081 r  u_pc_1/PC_plus_4_carry__0/O[1]
                         net (fo=1, routed)           0.222     1.303    u_reg_files_1/data0[5]
    SLICE_X25Y35         LUT4 (Prop_lut4_I3_O)        0.107     1.410 r  u_reg_files_1/pc[6]_i_2/O
                         net (fo=1, routed)           0.051     1.461    u_control_1/pc_reg[6]
    SLICE_X25Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.506 r  u_control_1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.506    u_pc_1/D[5]
    SLICE_X25Y35         FDRE                                         r  u_pc_1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.908     0.908    u_pc_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  u_pc_1/pc_reg[6]/C
                         clock pessimism             -0.274     0.633    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.091     0.724    u_pc_1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.440ns (46.652%)  route 0.503ns (53.348%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.634     0.634    u_pc_1/clk_out1
    SLICE_X20Y35         FDRE                                         r  u_pc_1/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  u_pc_1/pc_reg[11]/Q
                         net (fo=16, routed)          0.122     0.897    u_pc_1/Q[9]
    SLICE_X23Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.041 r  u_pc_1/PC_plus_4_carry__1/O[3]
                         net (fo=1, routed)           0.271     1.312    u_reg_files_1/data0[11]
    SLICE_X20Y35         LUT4 (Prop_lut4_I3_O)        0.110     1.422 r  u_reg_files_1/pc[12]_i_2/O
                         net (fo=1, routed)           0.110     1.532    u_control_1/pc_reg[12]
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.577 r  u_control_1/pc[12]_i_1/O
                         net (fo=1, routed)           0.000     1.577    u_pc_1/D[11]
    SLICE_X19Y35         FDRE                                         r  u_pc_1/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.909     0.909    u_pc_1/clk_out1
    SLICE_X19Y35         FDRE                                         r  u_pc_1/pc_reg[12]/C
                         clock pessimism             -0.237     0.671    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.091     0.762    u_pc_1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.403ns (43.346%)  route 0.527ns (56.654%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.634     0.634    u_pc_1/clk_out1
    SLICE_X21Y36         FDRE                                         r  u_pc_1/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.775 r  u_pc_1/pc_reg[14]/Q
                         net (fo=9, routed)           0.122     0.897    u_pc_1/Q[12]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.007 r  u_pc_1/PC_plus_4_carry__2/O[1]
                         net (fo=1, routed)           0.185     1.192    u_reg_files_1/data0[13]
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.107     1.299 r  u_reg_files_1/pc[14]_i_2/O
                         net (fo=1, routed)           0.220     1.519    u_control_1/pc_reg[14]
    SLICE_X21Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.564 r  u_control_1/pc[14]_i_1/O
                         net (fo=1, routed)           0.000     1.564    u_pc_1/D[13]
    SLICE_X21Y36         FDRE                                         r  u_pc_1/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=123, routed)         0.909     0.909    u_pc_1/clk_out1
    SLICE_X21Y36         FDRE                                         r  u_pc_1/pc_reg[14]/C
                         clock pessimism             -0.274     0.634    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.092     0.726    u_pc_1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.838    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X19Y35     u_pc_1/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X20Y35     u_pc_1/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X19Y35     u_pc_1/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y36     u_pc_1/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X21Y36     u_pc_1/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X24Y36     u_pc_1/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X22Y36     u_pc_1/pc_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X25Y37     u_pc_1/pc_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y37     u_reg_files_1/register_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y37     u_reg_files_1/register_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y37     u_reg_files_1/register_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y41     u_reg_files_1/register_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y41     u_reg_files_1/register_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y41     u_reg_files_1/register_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y41     u_reg_files_1/register_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y41     u_reg_files_1/register_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y41     u_reg_files_1/register_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y41     u_reg_files_1/register_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y37     u_reg_files_1/register_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y37     u_reg_files_1/register_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y37     u_reg_files_1/register_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y43     u_reg_files_1/register_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y43     u_reg_files_1/register_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y43     u_reg_files_1/register_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y43     u_reg_files_1/register_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y43     u_reg_files_1/register_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y43     u_reg_files_1/register_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X14Y43     u_reg_files_1/register_reg_r2_0_31_24_29/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT



