<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe" title="Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2016\DATE-2016.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Luca Fanucci, Jürgen Teich<br/><em>Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe</em><br/>DATE, 2016.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/2016">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+20th+Conference+and+Exhibition+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a><hr/><a href="https://ieeexplore.ieee.org/xpl/conhome/7454909/proceeding">?EE?</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe':'DATE');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2016,
	editor        = "<a href="person/Luca_Fanucci.html">Luca Fanucci</a> and <a href="person/Juergen_Teich.html">Jürgen Teich</a>",
<span class="uri">	ee            = "<a href="https://ieeexplore.ieee.org/xpl/conhome/7454909/proceeding">https://ieeexplore.ieee.org/xpl/conhome/7454909/proceeding</a>",
</span><span id="isbn">	isbn          = "978-3-9815-3707-9",
</span>	publisher     = "{IEEE}",
	title         = "{<span id="title">Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe</span>}",
	year          = 2016,
}</pre>
</div>
<hr/>
<h3>Contents (307 items)</h3><dl class="toc"><dt><a href="DATE-2016-HenkelPKKRS.html">DATE-2016-HenkelPKKRS</a></dt><dd>Towards performance and reliability-efficient computing in the dark silicon era (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Santiago Pagani">SP</abbr>, <abbr title="Heba Khdr">HK</abbr>, <abbr title="Florian Kriebel">FK</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PahlevanPZRZBVA.html">DATE-2016-PahlevanPZRZBVA</a></dt><dd>Towards near-threshold server processors (<abbr title="Ali Pahlevan">AP</abbr>, <abbr title="Javier Picorel">JP</abbr>, <abbr title="Arash Pourhabibi Zarandi">APZ</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Marina Zapater">MZ</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Pablo García Del Valle">PGDV</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Babak Falsafi">BF</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PerriconeHNN.html">DATE-2016-PerriconeHNN</a></dt><dd>Can beyond-CMOS devices illuminate dark silicon? (<abbr title="Robert Perricone">RP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-VatanparvarF.html">DATE-2016-VatanparvarF</a></dt><dd>OTEM: Optimized Thermal and Energy Management for Hybrid Electrical Energy Storage in Electric Vehicles (<abbr title="Korosh Vatanparvar">KV</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KehrPQBSACS.html">DATE-2016-KehrPQBSACS</a></dt><dd>Supertask: Maximizing runnable-level parallelism in AUTOSAR applications (<abbr title="Sebastian Kehr">SK</abbr>, <abbr title="Milos Panic">MP</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Bert Böddeker">BB</abbr>, <abbr title="Jorge Becerril Sandoval">JBS</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>, <abbr title="Günter Schäfer">GS</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ThieleE.html">DATE-2016-ThieleE</a></dt><dd>Formal analysis based evaluation of software defined networking for time-sensitive Ethernet (<abbr title="Daniel Thiele">DT</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ShreejithAF.html">DATE-2016-ShreejithAF</a></dt><dd>Accelerated Artificial Neural Networks on FPGA for fault detection in automotive systems (<abbr title="Shanker Shreejith">SS</abbr>, <abbr title="Bezborah Anshuman">BA</abbr>, <abbr title="Suhaib A. Fahmy">SAF</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KuangY.html">DATE-2016-KuangY</a></dt><dd>Optimization for Multiple Patterning Lithography with cutting process and beyond (<abbr title="Jian Kuang 0001">JK0</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-Awad0K.html">DATE-2016-Awad0K</a></dt><dd>A fast manufacturability aware Optical Proximity Correction (OPC) algorithm with adaptive wafer image estimation (<abbr title="Ahmed Awad 0002">AA0</abbr>, <abbr title="Atsushi Takahashi 0001">AT0</abbr>, <abbr title="Chikaaki Kodama">CK</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ChungSS.html">DATE-2016-ChungSS</a></dt><dd>Redundant via insertion in directed self-assembly lithography (<abbr title="Woohyun Chung">WC</abbr>, <abbr title="Seongbo Shim">SS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 55–60.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HanKL.html">DATE-2016-HanKL</a></dt><dd>Improved performance of 3DIC implementations through inherent awareness of mix-and-match die stacking (<abbr title="Kwangsoo Han">KH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Jiajia Li">JL</abbr>), pp. 61–66.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-CuiZH.html">DATE-2016-CuiZH</a></dt><dd>A discrete thermal controller for chip-multiprocessors (<abbr title="Yingnan Cui">YC</abbr>, <abbr title="Wei Zhang 0012">WZ0</abbr>, <abbr title="Bingsheng He">BH</abbr>), pp. 67–72.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HollisK.html">DATE-2016-HollisK</a></dt><dd>Swallow: Building an energy-transparent many-core embedded real-time system (<abbr title="Simon J. Hollis">SJH</abbr>, <abbr title="Steve Kerrison">SK</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ChenTLWH.html">DATE-2016-ChenTLWH</a></dt><dd>A novel cache-utilization based dynamic voltage frequency scaling (DVFS) mechanism for reliability enhancements (<abbr title="Yen-Hao Chen">YHC</abbr>, <abbr title="Yi-Lun Tang">YLT</abbr>, <abbr title="Yi-Yu Liu">YYL</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiL.html">DATE-2016-LiL</a></dt><dd>Efficient kernel management on GPUs (<abbr title="Xiuhong Li">XL</abbr>, <abbr title="Yun Liang 0001">YL0</abbr>), pp. 85–90.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HardyPS.html">DATE-2016-HardyPS</a></dt><dd>Probabilistic WCET estimation in presence of hardware for mitigating the impact of permanent faults (<abbr title="Damien Hardy">DH</abbr>, <abbr title="Isabelle Puaut">IP</abbr>, <abbr title="Yiannakis Sazeides">YS</abbr>), pp. 91–96.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-Al-bayatiCMZ.html">DATE-2016-Al-bayatiCMZ</a></dt><dd>A four-mode model for efficient fault-tolerant mixed-criticality systems (<abbr title="Zaid Al-bayati">ZAb</abbr>, <abbr title="Jonah Caplan">JC</abbr>, <abbr title="Brett H. Meyer">BHM</abbr>, <abbr title="Haibo Zeng">HZ</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-RamboSE.html">DATE-2016-RamboSE</a></dt><dd>Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip (<abbr title="Eberle A. Rambo">EAR</abbr>, <abbr title="Selma Saidi">SS</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiuNMB.html">DATE-2016-LiuNMB</a></dt><dd>Achieving 100% cell-aware coverage by design (<abbr title="Zeye Liu 0001">ZL0</abbr>, <abbr title="Ben Niewenhuis">BN</abbr>, <abbr title="Soumya Mittal">SM</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>), pp. 109–114.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-NikdastNTL.html">DATE-2016-NikdastNTL</a></dt><dd>Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects (<abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>, <abbr title="Jelena Trajkovic">JT</abbr>, <abbr title="Odile Liboiron-Ladouceur">OLL</abbr>), pp. 115–120.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiaoTZSZ0.html">DATE-2016-LiaoTZSZ0</a></dt><dd>Efficient spatial variation modeling via robust dictionary learning (<abbr title="Changhai Liao">CL</abbr>, <abbr title="Jun Tao">JT</abbr>, <abbr title="Xuan Zeng 0001">XZ0</abbr>, <abbr title="Yangfeng Su">YS</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Xin Li 0001">XL0</abbr>), pp. 121–126.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-YangRMDV.html">DATE-2016-YangRMDV</a></dt><dd>TOTAL: TRNG on-the-fly testing for attack detection using Lightweight hardware (<abbr title="Bohan Yang 0001">BY0</abbr>, <abbr title="Vladimir Rozic">VR</abbr>, <abbr title="Nele Mentens">NM</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LecomteFM.html">DATE-2016-LecomteFM</a></dt><dd>On-chip fingerprinting of IC topology for integrity verification (<abbr title="Maxime Lecomte">ML</abbr>, <abbr title="Jacques J. A. Fournier">JJAF</abbr>, <abbr title="Philippe Maurine">PM</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-YasinSRS.html">DATE-2016-YasinSRS</a></dt><dd>Activation of logic encrypted chips: Pre-test or post-test? (<abbr title="Muhammad Yasin">MY</abbr>, <abbr title="Samah Mohamed Saeed">SMS</abbr>, <abbr title="Jeyavijayan Rajendran">JR</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>), pp. 139–144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SarwarVRR.html">DATE-2016-SarwarVRR</a></dt><dd>Multiplier-less Artificial Neurons exploiting error resiliency for energy-efficient neural computing (<abbr title="Syed Shakib Sarwar">SSS</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SrinivasanWSJR.html">DATE-2016-SrinivasanWSJR</a></dt><dd>Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks (<abbr title="Gopalakrishnan Srinivasan">GS</abbr>, <abbr title="Parami Wijesinghe">PW</abbr>, <abbr title="Syed Shakib Sarwar">SSS</abbr>, <abbr title="Akhilesh Jaiswal">AJ</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>), pp. 151–156.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-JuKK.html">DATE-2016-JuKK</a></dt><dd>Network delay-aware energy management for mobile systems (<abbr title="Minho Ju">MJ</abbr>, <abbr title="Hyeonggyu Kim">HK</abbr>, <abbr title="Soontae Kim">SK</abbr>), pp. 157–162.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ParkWKPC.html">DATE-2016-ParkWKPC</a></dt><dd>Enabling simultaneously bi-directional TSV signaling for energy and area efficient 3D-ICs (<abbr title="Sunghyun Park">SP</abbr>, <abbr title="Alice Wang">AW</abbr>, <abbr title="Uming Ko">UK</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Anantha P. Chandrakasan">APC</abbr>), pp. 163–168.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-TrommerHBMWRV.html">DATE-2016-TrommerHBMWRV</a></dt><dd>Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits (<abbr title="Jens Trommer">JT</abbr>, <abbr title="Andre Heinzig">AH</abbr>, <abbr title="Tim Baldauf">TB</abbr>, <abbr title="Thomas Mikolajick">TM</abbr>, <abbr title="Walter M. Weber">WMW</abbr>, <abbr title="Michael Raitza">MR</abbr>, <abbr title="Marcus Völp">MV</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AmaruGW.html">DATE-2016-AmaruGW</a></dt><dd>Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking (<abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Robert Wille">RW</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ChoiKH.html">DATE-2016-ChoiKH</a></dt><dd>Conservative modeling of shared resource contention for dependent tasks in partitioned multi-core systems (<abbr title="Junchul Choi">JC</abbr>, <abbr title="Donghyun Kang">DK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 181–186.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ThieleE16a.html">DATE-2016-ThieleE16a</a></dt><dd>Formal worst-case timing analysis of Ethernet TSN's burst-limiting shaper (<abbr title="Daniel Thiele">DT</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BiondiB.html">DATE-2016-BiondiB</a></dt><dd>Real-time analysis of engine control applications with speed estimation (<abbr title="Alessandro Biondi">AB</abbr>, <abbr title="Giorgio C. Buttazzo">GCB</abbr>), pp. 193–198.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiM.html">DATE-2016-LiM</a></dt><dd>Trace-based analysis methodology of program flash contention in embedded multicore systems (<abbr title="Lin Li">LL</abbr>, <abbr title="Albrecht Mayer">AM</abbr>), pp. 199–204.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GebregiorgisKOB.html">DATE-2016-GebregiorgisKOB</a></dt><dd>A cross-layer analysis of Soft Error, aging and process variation in Near Threshold Computing (<abbr title="Anteneh Gebregiorgis">AG</abbr>, <abbr title="Saman Kiamehr">SK</abbr>, <abbr title="Fabian Oboril">FO</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 205–210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HuangLW.html">DATE-2016-HuangLW</a></dt><dd>Fast-yet-accurate variation-aware current and voltage modelling of radiation-induced transient fault (<abbr title="Hsuan-Ming Huang">HMH</abbr>, <abbr title="Yuwen Lin">YL</abbr>, <abbr title="Charles H.-P. Wen">CHPW</abbr>), pp. 211–216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-RieraCA0.html">DATE-2016-RieraCA0</a></dt><dd>A detailed methodology to compute Soft Error Rates in advanced technologies (<abbr title="Marc Riera">MR</abbr>, <abbr title="Ramon Canal">RC</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Antonio González 0001">AG0</abbr>), pp. 217–222.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-UnutulmazHEMKN.html">DATE-2016-UnutulmazHEMKN</a></dt><dd>Analysis of NBTI effects on high frequency digital circuits (<abbr title="Ahmet Unutulmaz">AU</abbr>, <abbr title="Domenik Helms">DH</abbr>, <abbr title="Reef Eilers">RE</abbr>, <abbr title="Malte Metzdorf">MM</abbr>, <abbr title="Ben Kaczer">BK</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 223–228.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HuangHBMK.html">DATE-2016-HuangHBMK</a></dt><dd>A scalable lane detection algorithm on COTSs with OpenCL (<abbr title="Kai Huang 0001">KH0</abbr>, <abbr title="Biao Hu">BH</abbr>, <abbr title="Jan Botsch">JB</abbr>, <abbr title="Nikhil Madduri">NM</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 229–232.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-HospachMRB.html">DATE-2016-HospachMRB</a></dt><dd>Simulation of falling rain for robustness testing of video-based surround sensing systems (<abbr title="Dennis Hospach">DH</abbr>, <abbr title="Stefan Müller">SM</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Oliver Bringmann 0001">OB0</abbr>), pp. 233–236.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-SakumotoT.html">DATE-2016-SakumotoT</a></dt><dd>Proposal for fast directional energy interchange used in MCMC-based autonomous decentralized mechanism toward resilient microgrid (<abbr title="Yusuke Sakumoto">YS</abbr>, <abbr title="Ittetsu Taniguchi">IT</abbr>), pp. 237–240.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-IharaH0K.html">DATE-2016-IharaH0K</a></dt><dd>Grid-based Self-Aligned Quadruple Patterning aware two dimensional routing pattern (<abbr title="Takeshi Ihara">TI</abbr>, <abbr title="Toshiyuki Hongo">TH</abbr>, <abbr title="Atsushi Takahashi 0001">AT0</abbr>, <abbr title="Chikaaki Kodama">CK</abbr>), pp. 241–244.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LuJLZCLL.html">DATE-2016-LuJLZCLL</a></dt><dd>Practical ILP-based routing of standard cells (<abbr title="Hsueh-Ju Lu">HJL</abbr>, <abbr title="En-Jang Jang">EJJ</abbr>, <abbr title="Ang Lu">AL</abbr>, <abbr title="Yu Ting Zhang">YTZ</abbr>, <abbr title="Yu-He Chang">YHC</abbr>, <abbr title="Chi-Hung Lin">CHL</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 245–248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ShiDL.html">DATE-2016-ShiDL</a></dt><dd>A procedure for improving the distribution of congestion in global routing (<abbr title="Daohang Shi">DS</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>, <abbr title="Jeffrey T. Linderoth">JTL</abbr>), pp. 249–252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-JainPS.html">DATE-2016-JainPS</a></dt><dd>Machine Learned Machines: Adaptive co-optimization of caches, cores, and On-chip Network (<abbr title="Rahul Jain 0004">RJ0</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Sreenivas Subramoney">SS</abbr>), pp. 253–256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-AbdullahL0.html">DATE-2016-AbdullahL0</a></dt><dd>Improving performance by monitoring while maintaining worst-case guarantees (<abbr title="Syed Md Jakaria Abdullah">SMJA</abbr>, <abbr title="Kai Lampka">KL</abbr>, <abbr title="Wang Yi 0001">WY0</abbr>), pp. 257–260.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-BishnoiOT.html">DATE-2016-BishnoiOT</a></dt><dd>Fault Tolerant Non-Volatile spintronic flip-flop (<abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Fabian Oboril">FO</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 261–264.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-MoursyZITTPSSGA.html">DATE-2016-MoursyZITTPSSGA</a></dt><dd>Towards automatic diagnosis of minority carriers propagation problems in HV/HT automotive smart power ICs (<abbr title="Yasser Moursy">YM</abbr>, <abbr title="Hao Zou">HZ</abbr>, <abbr title="Ramy Iskander">RI</abbr>, <abbr title="Pierre Tisserand">PT</abbr>, <abbr title="Dieu-My Ton">DMT</abbr>, <abbr title="Giuseppe Pasetti">GP</abbr>, <abbr title="Ehrenfried Seebacher">ES</abbr>, <abbr title="Alexander Steinmair">AS</abbr>, <abbr title="Thomas Gneiting">TG</abbr>, <abbr title="Heidrun Alius">HA</abbr>), pp. 265–268.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LiuZMLJ.html">DATE-2016-LiuZMLJ</a></dt><dd>HPAZ: A high-throughput pipeline architecture of ZUC in hardware (<abbr title="Zongbin Liu">ZL</abbr>, <abbr title="Qinglong Zhang">QZ</abbr>, <abbr title="Cunqing Ma">CM</abbr>, <abbr title="Changting Li">CL</abbr>, <abbr title="Jiwu Jing">JJ</abbr>), pp. 269–272.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-VatajeluNP.html">DATE-2016-VatajeluNP</a></dt><dd>Towards a highly reliable SRAM-based PUFs (<abbr title="Elena Ioana Vatajelu">EIV</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Paolo Prinetto">PP</abbr>), pp. 273–276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ZhangYPB.html">DATE-2016-ZhangYPB</a></dt><dd>Current based PUF exploiting random variations in SRAM cells (<abbr title="Fengchao Zhang">FZ</abbr>, <abbr title="Shuo Yang">SY</abbr>, <abbr title="Jim Plusquellic">JP</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 277–280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-NaM.html">DATE-2016-NaM</a></dt><dd>Behavioral modeling of timing slack variation in digital circuits due to power supply noise (<abbr title="Taesik Na">TN</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 281–284.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LinPCFC.html">DATE-2016-LinPCFC</a></dt><dd>Lossless compression algorithm based on dictionary coding for multiple e-beam direct write system (<abbr title="Pei-Chun Lin">PCL</abbr>, <abbr title="Yu-Hsuan Pai">YHP</abbr>, <abbr title="Yu-Hsiang Chiu">YHC</abbr>, <abbr title="Shao-Yuan Fang">SYF</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 285–288.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-FusellaC.html">DATE-2016-FusellaC</a></dt><dd>PhoNoCMap: An application mapping tool for photonic networks-on-chip (<abbr title="Edoardo Fusella">EF</abbr>, <abbr title="Alessandro Cilardo">AC</abbr>), pp. 289–292.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-Pathan.html">DATE-2016-Pathan</a></dt><dd>Design of an efficient ready queue for earliest-deadline-first (EDF) scheduler (<abbr title="Risat Mahmud Pathan">RMP</abbr>), pp. 293–296.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-KoppaetzkyMEHN.html">DATE-2016-KoppaetzkyMEHN</a></dt><dd>RT level timing modeling for aging prediction (<abbr title="Nils Koppaetzky">NK</abbr>, <abbr title="Malte Metzdorf">MM</abbr>, <abbr title="Reef Eilers">RE</abbr>, <abbr title="Domenik Helms">DH</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 297–300.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-TasicDJMBP.html">DATE-2016-TasicDJMBP</a></dt><dd>Fast time-domain simulation for reliable fault detection (<abbr title="Bratislav Tasic">BT</abbr>, <abbr title="Jos J. Dohmen">JJD</abbr>, <abbr title="Rick Janssen">RJ</abbr>, <abbr title="E. Jan W. ter Maten">EJWtM</abbr>, <abbr title="Theo G. J. Beelen">TGJB</abbr>, <abbr title="Roland Pulch">RP</abbr>), pp. 301–306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SchoenmakerMST.html">DATE-2016-SchoenmakerMST</a></dt><dd>Holistic coupled field and circuit simulation (<abbr title="Wim Schoenmaker">WS</abbr>, <abbr title="Peter Meuris">PM</abbr>, <abbr title="Christian Strohm">CS</abbr>, <abbr title="Caren Tischendorf">CT</abbr>), pp. 307–312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BanagaayaFSMWGB.html">DATE-2016-BanagaayaFSMWGB</a></dt><dd>Model Order Reduction for nanoelectronics coupled problems with many inputs (<abbr title="Nicodemus Banagaaya">NB</abbr>, <abbr title="Lihong Feng">LF</abbr>, <abbr title="Wim Schoenmaker">WS</abbr>, <abbr title="Peter Meuris">PM</abbr>, <abbr title="Aarnout Wieers">AW</abbr>, <abbr title="Renaud Gillon">RG</abbr>, <abbr title="Peter Benner">PB</abbr>), pp. 313–318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PutekMPMGSDW.html">DATE-2016-PutekMPMGSDW</a></dt><dd>Shape optimization of a power MOS device under uncertainties (<abbr title="Piotr Putek">PP</abbr>, <abbr title="Peter Meuris">PM</abbr>, <abbr title="Roland Pulch">RP</abbr>, <abbr title="E. Jan W. ter Maten">EJWtM</abbr>, <abbr title="Michael Gunther">MG</abbr>, <abbr title="Wim Schoenmaker">WS</abbr>, <abbr title="Frederik Deleu">FD</abbr>, <abbr title="Aarnout Wieers">AW</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GuillenSS.html">DATE-2016-GuillenSS</a></dt><dd>Practical evaluation of code injection in encrypted firmware updates (<abbr title="Oscar M. Guillen">OMG</abbr>, <abbr title="Dawin Schmidt">DS</abbr>, <abbr title="Georg Sigl">GS</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LeeLHHP.html">DATE-2016-LeeLHHP</a></dt><dd>Integration of ROP/JOP monitoring IPs in an ARM-based SoC (<abbr title="Yongje Lee">YL</abbr>, <abbr title="Jinyong Lee">JL</abbr>, <abbr title="Ingoo Heo">IH</abbr>, <abbr title="Dongil Hwang">DH</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SubramanyanMKMF.html">DATE-2016-SubramanyanMKMF</a></dt><dd>Verifying information flow properties of firmware using symbolic execution (<abbr title="Pramod Subramanyan">PS</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Hareesh Khattri">HK</abbr>, <abbr title="Abhranil Maiti">AM</abbr>, <abbr title="Jason M. Fung">JMF</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PagliariPM.html">DATE-2016-PagliariPM</a></dt><dd>Low-overhead adaptive constrast enhancement and power reduction for OLEDs (<abbr title="Daniele Jahier Pagliari">DJP</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GomezSMBT.html">DATE-2016-GomezSMBT</a></dt><dd>Dynamic energy burst scaling for transiently powered systems (<abbr title="Andres Gomez 0001">AG0</abbr>, <abbr title="Lukas Sigrist">LS</abbr>, <abbr title="Michele Magno">MM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-OleticBMFB.html">DATE-2016-OleticBMFB</a></dt><dd>Low-power multichannel spectro-temporal feature extraction circuit for audio pattern wake-up (<abbr title="Dinko Oletic">DO</abbr>, <abbr title="Vedran Bilas">VB</abbr>, <abbr title="Michele Magno">MM</abbr>, <abbr title="Norbert Felber">NF</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 355–360.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GuptaMVAA.html">DATE-2016-GuptaMVAA</a></dt><dd>3T-TFET bitcell based TFET-CMOS hybrid SRAM design for Ultra-Low Power applications (<abbr title="Navneet Gupta">NG</abbr>, <abbr title="Adam Makosiej">AM</abbr>, <abbr title="Andrei Vladimirescu">AV</abbr>, <abbr title="Amara Amara">AA</abbr>, <abbr title="Costin Anghel">CA</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-YinSNH.html">DATE-2016-YinSNH</a></dt><dd>Design of latches and flip-flops using emerging tunneling devices (<abbr title="Xunzhao Yin">XY</abbr>, <abbr title="Behnam Sedighi">BS</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 367–372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ImaniPR.html">DATE-2016-ImaniPR</a></dt><dd>MASC: Ultra-low energy multiple-access single-charge TCAM for approximate computing (<abbr title="Mohsen Imani">MI</abbr>, <abbr title="Shruti Patil">SP</abbr>, <abbr title="Tajana S. Rosing">TSR</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PathaniaVSMH.html">DATE-2016-PathaniaVSMH</a></dt><dd>Distributed fair scheduling for many-cores (<abbr title="Anuj Pathania">AP</abbr>, <abbr title="Vanchinathan Venkataramani">VV</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LampkaF.html">DATE-2016-LampkaF</a></dt><dd>Keep it slow and in time: Online DVFS with hard real-time workloads (<abbr title="Kai Lampka">KL</abbr>, <abbr title="Björn Forsberg">BF</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-DiSWX.html">DATE-2016-DiSWX</a></dt><dd>Exploiting process variation for retention induced refresh minimization on flash memory (<abbr title="Yejia Di">YD</abbr>, <abbr title="Liang Shi">LS</abbr>, <abbr title="Kaijie Wu 0001">KW0</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 391–396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PassosGRCF.html">DATE-2016-PassosGRCF</a></dt><dd>Accurate synthesis of integrated RF passive components using surrogate models (<abbr title="Fábio Passos">FP</abbr>, <abbr title="Reinier Gonzalez-Echevarria">RGE</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Rafael Castro-López">RCL</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 397–402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MukherjeePSCH.html">DATE-2016-MukherjeePSCH</a></dt><dd>Implementation and quality testing for compact models implemented in Verilog-A (<abbr title="Anindya Mukherjee">AM</abbr>, <abbr title="Andreas Pawlak">AP</abbr>, <abbr title="Michael Schröter">MS</abbr>, <abbr title="Didier Celi">DC</abbr>, <abbr title="Zoltan Huszka">ZH</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WangGTL.html">DATE-2016-WangGTL</a></dt><dd>Multi-harmonic nonlinear modeling of low-power PWM DC-DC converters operating in CCM and DCM (<abbr title="Ya Wang">YW</abbr>, <abbr title="Di Gao">DG</abbr>, <abbr title="Dani A. Tannir">DAT</abbr>, <abbr title="Peng Li 0001">PL0</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HerrmannU.html">DATE-2016-HerrmannU</a></dt><dd>Availability and interpretability of optimal control for criticality estimation in vehicle active safety (<abbr title="Stephan Herrmann">SH</abbr>, <abbr title="Wolfgang Utschick">WU</abbr>), pp. 415–420.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AscoliTCSW.html">DATE-2016-AscoliTCSW</a></dt><dd>Fading memory effects in a memristor for Cellular Nanoscale Network applications (<abbr title="Alon Ascoli">AA</abbr>, <abbr title="Ronald Tetzlaff">RT</abbr>, <abbr title="Leon O. Chua">LOC</abbr>, <abbr title="John Paul Strachan">JPS</abbr>, <abbr title="R. Stanley Williams">RSW</abbr>), pp. 421–425.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2016-VentraT.html">DATE-2016-VentraT</a></dt><dd>Digital Memcomputing Machines (<abbr title="Massimiliano Di Ventra">MDV</abbr>, <abbr title="Fabio L. Traversa">FLT</abbr>), p. 426.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2016-GaillardonASLWC.html">DATE-2016-GaillardonASLWC</a></dt><dd>The Programmable Logic-in-Memory (PLiM) computer (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Anne Siemon">AS</abbr>, <abbr title="Eike Linn">EL</abbr>, <abbr title="Rainer Waser">RW</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiuYZH.html">DATE-2016-LiuYZH</a></dt><dd>Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits (<abbr title="Duo Liu">DL</abbr>, <abbr title="Cunxi Yu">CY</abbr>, <abbr title="Xiangyu Zhang">XZ</abbr>, <abbr title="Daniel E. Holcomb">DEH</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-El-BazeRM.html">DATE-2016-El-BazeRM</a></dt><dd>A fully-digital EM pulse detector (<abbr title="David El-Baze">DEB</abbr>, <abbr title="Jean-Baptiste Rigaud">JBR</abbr>, <abbr title="Philippe Maurine">PM</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AnaniadisPHBML.html">DATE-2016-AnaniadisPHBML</a></dt><dd>On the development of a new countermeasure based on a laser attack RTL fault model (<abbr title="Charalampos Ananiadis">CA</abbr>, <abbr title="Athanasios Papadimitriou">AP</abbr>, <abbr title="David Hély">DH</abbr>, <abbr title="Vincent Beroulle">VB</abbr>, <abbr title="Paolo Maistri">PM</abbr>, <abbr title="Régis Leveugle">RL</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ZhangLGG.html">DATE-2016-ZhangLGG</a></dt><dd>Multi-story power distribution networks for GPUs (<abbr title="Qixiang Zhang">QZ</abbr>, <abbr title="Liangzhen Lai">LL</abbr>, <abbr title="Mark Gottscho">MG</abbr>, <abbr title="Puneet Gupta">PG</abbr>), pp. 451–456.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ShafaeiP.html">DATE-2016-ShafaeiP</a></dt><dd>Energy-efficient cache memories using a dual-Vt 4T SRAM cell with read-assist techniques (<abbr title="Alireza Shafaei">AS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 457–462.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KimHCST.html">DATE-2016-KimHCST</a></dt><dd>Learning-based dynamic reliability management for dark silicon processor considering EM effects (<abbr title="Taeyoung Kim 0001">TK0</abbr>, <abbr title="Xin Huang 0003">XH0</abbr>, <abbr title="Hai-Bao Chen">HBC</abbr>, <abbr title="Valeriy Sukharev">VS</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>), pp. 463–468.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-XiaLTGYHCYCW0Y.html">DATE-2016-XiaLTGYHCYCW0Y</a></dt><dd>MNSIM: Simulation platform for memristor-based neuromorphic computing system (<abbr title="Lixue Xia">LX</abbr>, <abbr title="Boxun Li">BL</abbr>, <abbr title="Tianqi Tang">TT</abbr>, <abbr title="Peng Gu">PG</abbr>, <abbr title="Xiling Yin">XY</abbr>, <abbr title="Wenqin Huangfu">WH</abbr>, <abbr title="Pai-Yu Chen">PYC</abbr>, <abbr title="Shimeng Yu">SY</abbr>, <abbr title="Yu Cao 0001">YC0</abbr>, <abbr title="Yu Wang 0002">YW0</abbr>, <abbr title="Yuan Xie 0001">YX0</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 469–474.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PandaSR.html">DATE-2016-PandaSR</a></dt><dd>Conditional Deep Learning for energy-efficient and enhanced pattern recognition (<abbr title="Priyadarshini Panda">PP</abbr>, <abbr title="Abhronil Sengupta">AS</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>), pp. 475–480.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ZhangS.html">DATE-2016-ZhangS</a></dt><dd>Probabilistic Error Models for machine learning kernels implemented on stochastic nanoscale fabrics (<abbr title="Sai Zhang">SZ</abbr>, <abbr title="Naresh R. Shanbhag">NRS</abbr>), pp. 481–486.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-VentrouxS.html">DATE-2016-VentrouxS</a></dt><dd>A new parallel SystemC kernel leveraging manycore architectures (<abbr title="Nicolas Ventroux">NV</abbr>, <abbr title="Tanguy Sassolas">TS</abbr>), pp. 487–492.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WeinstockLAPH.html">DATE-2016-WeinstockLAPH</a></dt><dd>SystemC-link: Parallel SystemC simulation using time-decoupled segments (<abbr title="Jan Henrik Weinstock">JHW</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Dietmar Petras">DP</abbr>, <abbr title="Andreas Hoffmann 0002">AH0</abbr>), pp. 493–498.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GilR.html">DATE-2016-GilR</a></dt><dd>Orthogonal signal modeling and operational computation of AMS circuits for fast and accurate system simulation (<abbr title="Leandro Gil">LG</abbr>, <abbr title="Martin Radetzki">MR</abbr>), pp. 499–504.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-DimakosSSMF.html">DATE-2016-DimakosSSMF</a></dt><dd>Built-in test of millimeter-Wave circuits based on non-intrusive sensors (<abbr title="Athanasios Dimakos">AD</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Alexandre Siligaris">AS</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Emeric de Foucauld">EdF</abbr>), pp. 505–510.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KimLCKKDC.html">DATE-2016-KimLCKKDC</a></dt><dd>Adaptive delay monitoring for wide voltage-range operation (<abbr title="Jongho Kim">JK</abbr>, <abbr title="Gunhee Lee">GL</abbr>, <abbr title="Kiyoung Choi">KC</abbr>, <abbr title="Yonghwan Kim">YK</abbr>, <abbr title="Wook Kim">WK</abbr>, <abbr title="Kyung Tae Do">KTD</abbr>, <abbr title="Jung Yun Choi">JYC</abbr>), pp. 511–516.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HossainINA.html">DATE-2016-HossainINA</a></dt><dd>Analytical design optimization of sub-ranging ADC based on stochastic comparator (<abbr title="Md. Maruf Hossain">MMH</abbr>, <abbr title="Tetsuya Iizuka">TI</abbr>, <abbr title="Toru Nakura">TN</abbr>, <abbr title="Kunihiro Asada">KA</abbr>), pp. 517–522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-StuhringEF.html">DATE-2016-StuhringEF</a></dt><dd>Analyzing the impact of injected sensor data on an Advanced Driver Assistance System using the OP2TIMUS prototyping platform (<abbr title="Alexander Stühring">AS</abbr>, <abbr title="Günter Ehmen">GE</abbr>, <abbr title="Sibylle B. Fröschle">SBF</abbr>), pp. 523–526.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-FernSKC.html">DATE-2016-FernSKC</a></dt><dd>Hardware Trojans in incompletely specified on-chip bus systems (<abbr title="Nicole Fern">NF</abbr>, <abbr title="Ismail San">IS</abbr>, <abbr title="Çetin Kaya Koç">ÇKK</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 527–530.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-SozzoDTMSB.html">DATE-2016-SozzoDTMSB</a></dt><dd>Workload-aware power optimization strategy for asymmetric multiprocessors (<abbr title="Emanuele Del Sozzo">EDS</abbr>, <abbr title="Gianluca C. Durelli">GCD</abbr>, <abbr title="E. M. G. Trainiti">EMGT</abbr>, <abbr title="Antonio Miele">AM</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>, <abbr title="Cristiana Bolchini">CB</abbr>), pp. 531–534.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-DasMA.html">DATE-2016-DasMA</a></dt><dd>The slowdown or race-to-idle question: Workload-aware energy optimization of SMT multicore platforms under process variation (<abbr title="Anup Das 0001">AD0</abbr>, <abbr title="Geoff V. Merrett">GVM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 535–538.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-TrompoukiK.html">DATE-2016-TrompoukiK</a></dt><dd>Towards general purpose computations on low-end mobile GPUs (<abbr title="Matina Maria Trompouki">MMT</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>), pp. 539–542.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-AvvaruZSLKP.html">DATE-2016-AvvaruZSLKP</a></dt><dd>Estimating delay differences of arbiter PUFs using silicon data (<abbr title="S. V. Sandeep Avvaru">SVSA</abbr>, <abbr title="Chen Zhou">CZ</abbr>, <abbr title="Saroj Satapathy">SS</abbr>, <abbr title="Yingjie Lao">YL</abbr>, <abbr title="Chris H. Kim">CHK</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 543–546.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LacrucheBDRK.html">DATE-2016-LacrucheBDRK</a></dt><dd>On the use of Forward Body Biasing to decrease the repeatability of laser-induced faults (<abbr title="Marc Lacruche">ML</abbr>, <abbr title="Noemie Beringuier-Boher">NBB</abbr>, <abbr title="Jean-Max Dutertre">JMD</abbr>, <abbr title="Jean-Baptiste Rigaud">JBR</abbr>, <abbr title="Edith Kussener">EK</abbr>), pp. 547–550.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-YechangunjaSKTM.html">DATE-2016-YechangunjaSKTM</a></dt><dd>Sequential analysis driven reset optimization to improve power, area and routability (<abbr title="Srihari Yechangunja">SY</abbr>, <abbr title="Raj Shekhar">RS</abbr>, <abbr title="Mohit Kumar">MK</abbr>, <abbr title="Nikhil Tripathi">NT</abbr>, <abbr title="Abhishek Mittal">AM</abbr>, <abbr title="Abhishek Ranjan">AR</abbr>, <abbr title="Jianfeng Liu">JL</abbr>, <abbr title="Minyoung Mo">MM</abbr>, <abbr title="Kyung Tae Do">KTD</abbr>, <abbr title="Jung Yun Choi">JYC</abbr>, <abbr title="SungHo Park">SP</abbr>), pp. 551–554.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LiuN.html">DATE-2016-LiuN</a></dt><dd>Efficient global optimization of MEMS based on surrogate model assisted evolutionary algorithm (<abbr title="Bo Liu 0003">BL0</abbr>, <abbr title="Anna Nikolaeva">AN</abbr>), pp. 555–558.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-RomenskaM.html">DATE-2016-RomenskaM</a></dt><dd>Efficient monitoring of loose-ordering properties for SystemC/TLM (<abbr title="Yuliia Romenska">YR</abbr>, <abbr title="Florence Maraninchi">FM</abbr>), pp. 559–562.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-NaveenS.html">DATE-2016-NaveenS</a></dt><dd>Testable design of repeaterless low swing on-chip interconnect (<abbr title="K. Naveen">KN</abbr>, <abbr title="Dinesh Kumar Sharma">DKS</abbr>), pp. 563–566.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-YenYS.html">DATE-2016-YenYS</a></dt><dd>All-digital hybrid-control buck converter for Integrated Voltage Regulator applications (<abbr title="Ta-Tung Yen">TTY</abbr>, <abbr title="Bin Yu">BY</abbr>, <abbr title="Visvesh S. Sathe 0001">VSS0</abbr>), pp. 567–570.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-Casale-RossiMDM.html">DATE-2016-Casale-RossiMDM</a></dt><dd>Panel: Looking backwards and forwards (<abbr title="Marco Casale-Rossi">MCR</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Antun Domic">AD</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Domenico Rossi">DR</abbr>, <abbr title="Joseph Sawicki">JS</abbr>), pp. 571–575.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2016-SantenAPMH.html">DATE-2016-SantenAPMH</a></dt><dd>Aging-aware voltage scaling (<abbr title="Victor M. van Santen">VMvS</abbr>, <abbr title="Hussam Amrouch">HA</abbr>, <abbr title="Narendra Parihar">NP</abbr>, <abbr title="Souvik Mahapatra">SM</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 576–581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiAP.html">DATE-2016-LiAP</a></dt><dd>RECORD: Reducing register traffic for checkpointing in embedded processors (<abbr title="Tuo Li 0001">TL0</abbr>, <abbr title="Jude Angelo Ambrose">JAA</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 582–587.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SchlaferHSWLWD.html">DATE-2016-SchlaferHSWLWD</a></dt><dd>Error resilience and energy efficiency: An LDPC decoder design study (<abbr title="Philipp Schläfer">PS</abbr>, <abbr title="Chu-Hsiang Huang">CHH</abbr>, <abbr title="Clayton Schoeny">CS</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Yao Li 0007">YL0</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Lara Dolecek">LD</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KokolisMRSS.html">DATE-2016-KokolisMRSS</a></dt><dd>Runtime interval optimization and dependable performance for application-level checkpointing (<abbr title="Apostolos Kokolis">AK</abbr>, <abbr title="Alexandros Mavrogiannis">AM</abbr>, <abbr title="Dimitrios Rodopoulos">DR</abbr>, <abbr title="Christos Strydis">CS</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 594–599.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BjornsethDN.html">DATE-2016-BjornsethDN</a></dt><dd>A systematic approach to automated construction of power emulation models (<abbr title="Benjamin A. Bjørnseth">BAB</abbr>, <abbr title="Asbjørn Djupdal">AD</abbr>, <abbr title="Lasse Natvig">LN</abbr>), pp. 600–605.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-DanesePZ.html">DATE-2016-DanesePZ</a></dt><dd>Automatic generation of power state machines through dynamic mining of temporal assertions (<abbr title="Alessandro Danese">AD</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>, <abbr title="Ivan Zandona">IZ</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-JainVR.html">DATE-2016-JainVR</a></dt><dd>Approximation through logic isolation for the design of quality configurable circuits (<abbr title="Shubham Jain">SJ</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-EskesenPP.html">DATE-2016-EskesenPP</a></dt><dd>Architecture synthesis for cost-constrained fault-tolerant flow-based biochips (<abbr title="Morten Chabert Eskesen">MCE</abbr>, <abbr title="Paul Pop">PP</abbr>, <abbr title="Seetal Potluri">SP</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiTLHS.html">DATE-2016-LiTLHS</a></dt><dd>Sieve-valve-aware synthesis of flow-based microfluidic biochips considering specific biological execution limitations (<abbr title="Mengchu Li">ML</abbr>, <abbr title="Tsun-Ming Tseng">TMT</abbr>, <abbr title="Bing Li 0005">BL0</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-IbrahimCS.html">DATE-2016-IbrahimCS</a></dt><dd>Integrated and real-time quantitative analysis using cyberphysical digital-microfluidic biochips (<abbr title="Mohamed Ibrahim 0002">MI0</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Kristin Scott">KS</abbr>), pp. 630–635.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AminifarTEP.html">DATE-2016-AminifarTEP</a></dt><dd>Self-triggered controllers and hard real-time guarantees (<abbr title="Amir Aminifar">AA</abbr>, <abbr title="Paulo Tabuada">PT</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 636–641.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-XueRB.html">DATE-2016-XueRB</a></dt><dd>A spatio-temporal fractal model for a CPS approach to brain-machine-body interfaces (<abbr title="Yuankun Xue">YX</abbr>, <abbr title="Saul Rodriguez">SR</abbr>, <abbr title="Paul Bogdan">PB</abbr>), pp. 642–647.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AllenARMTP.html">DATE-2016-AllenARMTP</a></dt><dd>Modular code generation for emulating the electrical conduction system of the human heart (<abbr title="Nathan Allen">NA</abbr>, <abbr title="Sidharta Andalam">SA</abbr>, <abbr title="Partha S. Roop">PSR</abbr>, <abbr title="Avinash Malik">AM</abbr>, <abbr title="Mark Trew">MT</abbr>, <abbr title="Nitish D. Patel">NDP</abbr>), pp. 648–653.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ValenciaHGHG.html">DATE-2016-ValenciaHGHG</a></dt><dd>Resource utilization and Quality-of-Control trade-off for a composable platform (<abbr title="Juan Valencia">JV</abbr>, <abbr title="E. P. van Horssen">EPvH</abbr>, <abbr title="Dip Goswami">DG</abbr>, <abbr title="W. P. M. H. Heemels">WPMHH</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 654–659.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AlmuribKL.html">DATE-2016-AlmuribKL</a></dt><dd>Inexact designs for approximate low power addition by cell replacement (<abbr title="Haider A. F. Almurib">HAFA</abbr>, <abbr title="T. Nandha Kumar">TNK</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 660–665.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BanerjeeR.html">DATE-2016-BanerjeeR</a></dt><dd>A general approach for highly defect tolerant Parallel Prefix Adder design (<abbr title="Soumya Banerjee">SB</abbr>, <abbr title="Wenjing Rao">WR</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-OmanaFM.html">DATE-2016-OmanaFM</a></dt><dd>Inverters' self-checking monitors for reliable photovoltaic systems (<abbr title="Martin Omaña">MO</abbr>, <abbr title="A. Fiore">AF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 672–677.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MarazakisGFCTMB.html">DATE-2016-MarazakisGFCTMB</a></dt><dd>EUROSERVER: Share-anything scale-out micro-server design (<abbr title="Manolis Marazakis">MM</abbr>, <abbr title="John Goodacre">JG</abbr>, <abbr title="Didier Fuin">DF</abbr>, <abbr title="Paul M. Carpenter">PMC</abbr>, <abbr title="John Thomson">JT</abbr>, <abbr title="Emil Matús">EM</abbr>, <abbr title="Antimo Bruno">AB</abbr>, <abbr title="Per Stenström">PS</abbr>, <abbr title="Jérôme Martin">JM</abbr>, <abbr title="Yves Durand">YD</abbr>, <abbr title="Isabelle Dor">ID</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PalomarRYGPTUCF.html">DATE-2016-PalomarRYGPTUCF</a></dt><dd>Energy minimization at all layers of the data center: The ParaDIME project (<abbr title="Oscar Palomar">OP</abbr>, <abbr title="Santhosh Kumar Rethinagiri">SKR</abbr>, <abbr title="Gulay Yalcin">GY</abbr>, <abbr title="J. Rubén Titos Gil">JRTG</abbr>, <abbr title="Pablo Prieto">PP</abbr>, <abbr title="Emma Torrella">ET</abbr>, <abbr title="Osman S. Unsal">OSU</abbr>, <abbr title="Adrián Cristal">AC</abbr>, <abbr title="Pascal Felber">PF</abbr>, <abbr title="Anita Sobe">AS</abbr>, <abbr title="Yaroslav Hayduk">YH</abbr>, <abbr title="Mascha Kurpicz">MK</abbr>, <abbr title="Christof Fetzer">CF</abbr>, <abbr title="Thomas Knauth">TK</abbr>, <abbr title="Malte Schneegaß">MS</abbr>, <abbr title="Jens Struckmeier">JS</abbr>, <abbr title="Dragomir Milojevic">DM</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KatrinisSPZTKHR.html">DATE-2016-KatrinisSPZTKHR</a></dt><dd>Rack-scale disaggregated cloud data centers: The dReDBox project vision (<abbr title="Kostas Katrinis">KK</abbr>, <abbr title="Dimitris Syrivelis">DS</abbr>, <abbr title="Dionisios N. Pnevmatikatos">DNP</abbr>, <abbr title="Georgios Zervas">GZ</abbr>, <abbr title="Dimitris Theodoropoulos">DT</abbr>, <abbr title="Iordanis Koutsopoulos">IK</abbr>, <abbr title="K. Hasharoni">KH</abbr>, <abbr title="Daniel Raho">DR</abbr>, <abbr title="Christian Pinto">CP</abbr>, <abbr title="F. Espina">FE</abbr>, <abbr title="Sergio López-Buedo">SLB</abbr>, <abbr title="Q. Chen">QC</abbr>, <abbr title="Mario Nemirovsky">MN</abbr>, <abbr title="Damian Roca">DR</abbr>, <abbr title="H. Klos">HK</abbr>, <abbr title="T. Berends">TB</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MavroidisPLNKGS.html">DATE-2016-MavroidisPLNKGS</a></dt><dd>ECOSCALE: Reconfigurable computing and runtime system for future exascale systems (<abbr title="Iakovos Mavroidis">IM</abbr>, <abbr title="Ioannis Papaefstathiou">IP</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Dimitrios S. Nikolopoulos">DSN</abbr>, <abbr title="Dirk Koch">DK</abbr>, <abbr title="John Goodacre">JG</abbr>, <abbr title="Ioannis Sourdis">IS</abbr>, <abbr title="Vassilis Papaefstathiou">VP</abbr>, <abbr title="Marcello Coppola">MC</abbr>, <abbr title="Manuel Palomino">MP</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-FlichAAABCFHKMM.html">DATE-2016-FlichAAABCFHKMM</a></dt><dd>Enabling HPC for QoS-sensitive applications: The MANGO approach (<abbr title="Jose Flich">JF</abbr>, <abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Philipp Ampletzer">PA</abbr>, <abbr title="David Atienza Alonso">DAA</abbr>, <abbr title="Carlo Brandolese">CB</abbr>, <abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Ynse Hoornenborg">YH</abbr>, <abbr title="Mario Kovac">MK</abbr>, <abbr title="Bruno Maitre">BM</abbr>, <abbr title="Giuseppe Massari">GM</abbr>, <abbr title="Hrvoje Mlinaric">HM</abbr>, <abbr title="Ermis Papastefanakis">EP</abbr>, <abbr title="Fabrice Roudet">FR</abbr>, <abbr title="Rafael Tornero">RT</abbr>, <abbr title="Davide Zoni">DZ</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SilvanoABBBBCCC.html">DATE-2016-SilvanoABBBBCCC</a></dt><dd>Autotuning and adaptivity approach for energy efficient Exascale HPC systems: The ANTAREX approach (<abbr title="Cristina Silvano">CS</abbr>, <abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Andrea R. Beccari">ARB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="João Bispo">JB</abbr>, <abbr title="Radim Cmar">RC</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>, <abbr title="Carlo Cavazzoni">CC</abbr>, <abbr title="Jan Martinovic">JM</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Martin Palkovic">MP</abbr>, <abbr title="Pedro Pinto">PP</abbr>, <abbr title="Erven Rohou">ER</abbr>, <abbr title="Nico Sanna">NS</abbr>, <abbr title="Katerina Slaninová">KS</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AnneseCDV.html">DATE-2016-AnneseCDV</a></dt><dd>A digital processor architecture for combined EEG/EMG falling risk prediction (<abbr title="Valerio F. Annese">VFA</abbr>, <abbr title="Marco Crepaldi">MC</abbr>, <abbr title="Danilo Demarchi">DD</abbr>, <abbr title="Daniela De Venuto">DDV</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HuangCY.html">DATE-2016-HuangCY</a></dt><dd>Distributed-neuron-network based machine learning on smart-gateway network towards real-time indoor data analytics (<abbr title="Hantao Huang">HH</abbr>, <abbr title="Yuehua Cai">YC</abbr>, <abbr title="Hao Yu 0001">HY0</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SopicMRA.html">DATE-2016-SopicMRA</a></dt><dd>Touch-based system for beat-to-beat impedance cardiogram acquisition and hemodynamic parameters estimation (<abbr title="Dionisije Sopic">DS</abbr>, <abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Francisco J. Rincón">FJR</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BortolottiMBFB.html">DATE-2016-BortolottiMBFB</a></dt><dd>Quantifying the benefits of compressed sensing on a WBSN-based real-time biosignal monitor (<abbr title="Daniele Bortolotti">DB</abbr>, <abbr title="Bojan Milosevic">BM</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Elisabetta Farella">EF</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 732–737.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-EstibalsDMD.html">DATE-2016-EstibalsDMD</a></dt><dd>System level synthesis for virtual memory enabled hardware threads (<abbr title="Nicolas Estibals">NE</abbr>, <abbr title="Gaël Deest">GD</abbr>, <abbr title="Ali Hassan El Moussawi">AHEM</abbr>, <abbr title="Steven Derrien">SD</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MataiLAK.html">DATE-2016-MataiLAK</a></dt><dd>Composable, parameterizable templates for high-level synthesis (<abbr title="Janarbek Matai">JM</abbr>, <abbr title="Dajung Lee">DL</abbr>, <abbr title="Alric Althoff">AA</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BarroisPS.html">DATE-2016-BarroisPS</a></dt><dd>Leveraging power spectral density for scalable system-level accuracy evaluation (<abbr title="Benjamin Barrois">BB</abbr>, <abbr title="Karthick Parashar">KP</abbr>, <abbr title="Olivier Sentieys">OS</abbr>), pp. 750–755.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ZhangXLC.html">DATE-2016-ZhangXLC</a></dt><dd>Leader: Accelerating ReRAM-based main memory by leveraging access latency discrepancy in crossbar arrays (<abbr title="Hang Zhang">HZ</abbr>, <abbr title="Nong Xiao">NX</abbr>, <abbr title="Fang Liu 0002">FL0</abbr>, <abbr title="Zhiguang Chen">ZC</abbr>), pp. 756–761.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WangMEWLC.html">DATE-2016-WangMEWLC</a></dt><dd>Sliding Basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache (<abbr title="Xue Wang">XW</abbr>, <abbr title="Mengjie Mao">MM</abbr>, <abbr title="Enes Eken">EE</abbr>, <abbr title="Wujie Wen">WW</abbr>, <abbr title="Hai Li 0001">HL0</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 762–767.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiWHTLCF.html">DATE-2016-LiWHTLCF</a></dt><dd>Exploiting more parallelism from write operations on PCM (<abbr title="Zheng Li 0005">ZL0</abbr>, <abbr title="Fang Wang 0001">FW0</abbr>, <abbr title="Yu Hua 0001">YH0</abbr>, <abbr title="Wei Tong">WT</abbr>, <abbr title="Jingning Liu">JL</abbr>, <abbr title="Yu Chen">YC</abbr>, <abbr title="Dan Feng 0001">DF0</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MarcellinoH.html">DATE-2016-MarcellinoH</a></dt><dd>Dynamic partitioning strategy to enhance symbolic execution (<abbr title="Brendan A. Marcellino">BAM</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 774–779.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GuZCGD.html">DATE-2016-GuZCGD</a></dt><dd>Quantitative timing analysis of UML activity diagrams using statistical model checking (<abbr title="Fan Gu">FG</abbr>, <abbr title="Xinqian Zhang">XZ</abbr>, <abbr title="Mingsong Chen">MC</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-RamanathanPHCJ.html">DATE-2016-RamanathanPHCJ</a></dt><dd>Integrating symbolic and statistical methods for testing intelligent systems: Applications to machine learning and computer vision (<abbr title="Arvind Ramanathan">AR</abbr>, <abbr title="Laura L. Pullum">LLP</abbr>, <abbr title="Faraz Hussain">FH</abbr>, <abbr title="Dwaipayan Chakrabarty">DC</abbr>, <abbr title="Sumit Kumar Jha 0001">SKJ0</abbr>), pp. 786–791.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-EbrahimiGBN.html">DATE-2016-EbrahimiGBN</a></dt><dd>Path selection and sensor insertion flow for age monitoring in FPGAs (<abbr title="Mohammad Ebrahimi">ME</abbr>, <abbr title="Zana Ghaderi">ZG</abbr>, <abbr title="Eli Bozorgzadeh">EB</abbr>, <abbr title="Zain Navabi">ZN</abbr>), pp. 792–797.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SahooKV.html">DATE-2016-SahooKV</a></dt><dd>Design and evaluation of reliability-oriented task re-mapping in MPSoCs using time-series analysis of intermittent faults (<abbr title="Siva Satyendra Sahoo">SSS</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>, <abbr title="Bharadwaj Veeravalli">BV</abbr>), pp. 798–803.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BolchiniCM.html">DATE-2016-BolchiniCM</a></dt><dd>Lifetime-aware load distribution policies in multi-core systems: An in-depth analysis (<abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Luca Cassano">LC</abbr>, <abbr title="Antonio Miele">AM</abbr>), pp. 804–809.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-VenkataramanSK.html">DATE-2016-VenkataramanSK</a></dt><dd>A flexible inexact TMR technique for SRAM-based FPGAs (<abbr title="Shyamsundar Venkataraman">SV</abbr>, <abbr title="Rui Santos">RS</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>), pp. 810–813.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-FawazN.html">DATE-2016-FawazN</a></dt><dd>Accurate verification of RC power grids (<abbr title="Mohammad Fawaz">MF</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 814–817.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-IzosimovABT.html">DATE-2016-IzosimovABT</a></dt><dd>Security-aware development of cyber-physical systems illustrated with automotive case study (<abbr title="Viacheslav Izosimov">VI</abbr>, <abbr title="Alexandros Asvestopoulos">AA</abbr>, <abbr title="Oscar Blomkvist">OB</abbr>, <abbr title="Martin Törngren">MT</abbr>), pp. 818–821.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-PinxtenGBWS.html">DATE-2016-PinxtenGBWS</a></dt><dd>Online heuristic for the Multi-Objective Generalized traveling salesman problem (<abbr title="Joost van Pinxten">JvP</abbr>, <abbr title="Marc Geilen">MG</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Umar Waqas">UW</abbr>, <abbr title="Lou J. Somers">LJS</abbr>), pp. 822–825.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ZhuC.html">DATE-2016-ZhuC</a></dt><dd>Towards low overhead control flow checking using regular structured control (<abbr title="Zhiqi Zhu">ZZ</abbr>, <abbr title="Joseph Callenes-Sloan">JCS</abbr>), pp. 826–829.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ChadjiminasSKMT.html">DATE-2016-ChadjiminasSKMT</a></dt><dd>Emulation-based hierarchical fault-injection framework for coarse-to-fine vulnerability analysis of hardware-accelerated approximate algorithms (<abbr title="Ioannis Chadjiminas">IC</abbr>, <abbr title="Ioannis Savva">IS</abbr>, <abbr title="Christos Kyrkou">CK</abbr>, <abbr title="Maria K. Michael">MKM</abbr>, <abbr title="Theocharis Theocharides">TT</abbr>), pp. 830–833.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-Leupers.html">DATE-2016-Leupers</a></dt><dd>Technology Transfer in computing systems: The TETRACOM approach (<abbr title="Rainer Leupers">RL</abbr>), pp. 834–837.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-DuchVGBA.html">DATE-2016-DuchVGBA</a></dt><dd>Energy vs. reliability trade-offs exploration in biomedical ultra-low power devices (<abbr title="Loris Duch">LD</abbr>, <abbr title="Pablo García Del Valle">PGDV</abbr>, <abbr title="Shrikanth Ganapathy">SG</abbr>, <abbr title="Andreas Burg">AB</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 838–841.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-HezarjaribiFG.html">DATE-2016-HezarjaribiFG</a></dt><dd>A machine learning approach for medication adherence monitoring using body-worn sensors (<abbr title="Niloofar Hezarjaribi">NH</abbr>, <abbr title="Ramin Fallahzadeh">RF</abbr>, <abbr title="Hassan Ghasemzadeh">HG</abbr>), pp. 842–845.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-AiPR.html">DATE-2016-AiPR</a></dt><dd>Requirements-centric closed-loop validation of implantable cardiac devices (<abbr title="Weiwei Ai">WA</abbr>, <abbr title="Nitish D. Patel">NDP</abbr>, <abbr title="Partha S. Roop">PSR</abbr>), pp. 846–849.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LiuCHGC.html">DATE-2016-LiuCHGC</a></dt><dd>Low normalized energy derivation asynchronous circuit synthesis flow through fork-join slack matching for cryptographic applications (<abbr title="Nan Liu 0002">NL0</abbr>, <abbr title="Kwen-Siong Chong">KSC</abbr>, <abbr title="Weng-Geng Ho">WGH</abbr>, <abbr title="Bah-Hwee Gwee">BHG</abbr>, <abbr title="Joseph Sylvester Chang">JSC</abbr>), pp. 850–853.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-HaghbayanMRLT.html">DATE-2016-HaghbayanMRLT</a></dt><dd>A lifetime-aware runtime mapping approach for many-core systems in the dark silicon era (<abbr title="Mohammad Hashem Haghbayan">MHH</abbr>, <abbr title="Antonio Miele">AM</abbr>, <abbr title="Amir-Mohammad Rahmani">AMR</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 854–857.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-GaoP.html">DATE-2016-GaoP</a></dt><dd>Automotive V2X on phones: Enabling next-generation mobile ITS apps (<abbr title="Jason H. Gao 0001">JHG0</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 858–863.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-FursinLP.html">DATE-2016-FursinLP</a></dt><dd>Collective Knowledge: Towards R&amp;D sustainability (<abbr title="Grigori Fursin">GF</abbr>, <abbr title="Anton Lokhmotov">AL</abbr>, <abbr title="Ed Plowman">EP</abbr>), pp. 864–869.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-Schoeberl.html">DATE-2016-Schoeberl</a></dt><dd>Lessons learned from the EU project T-CREST (<abbr title="Martin Schoeberl">MS</abbr>), pp. 870–875.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-NurmiL.html">DATE-2016-NurmiL</a></dt><dd>MULTI-POS: Marie Curie network in multi-technology positioning (<abbr title="Jari Nurmi">JN</abbr>, <abbr title="Elena Simona Lohan">ESL</abbr>), pp. 876–881.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KuperSKGBC.html">DATE-2016-KuperSKGBC</a></dt><dd>Program transformations in the POLCA project (<abbr title="Jan Kuper">JK</abbr>, <abbr title="Lutz Schubert">LS</abbr>, <abbr title="Kilian Kempf">KK</abbr>, <abbr title="Colin W. Glass">CWG</abbr>, <abbr title="Daniel Rubio Bonilla">DRB</abbr>, <abbr title="Manuel Carro">MC</abbr>), pp. 882–887.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KeramidasAVSWRG.html">DATE-2016-KeramidasAVSWRG</a></dt><dd>Computation and communication challenges to deploy robots in assisted living environments (<abbr title="Georgios Keramidas">GK</abbr>, <abbr title="Christos P. Antonopoulos">CPA</abbr>, <abbr title="Nikolaos S. Voros">NSV</abbr>, <abbr title="Fynn Schwiegelshohn">FS</abbr>, <abbr title="Philipp Wehner">PW</abbr>, <abbr title="Jens Rettkowski">JR</abbr>, <abbr title="Diana Göhringer">DG</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Stasinos Konstantopoulos">SK</abbr>, <abbr title="Theodoros Giannakopoulos">TG</abbr>, <abbr title="Vangelis Karkaletsis">VK</abbr>, <abbr title="Vaggelis Mariatos">VM</abbr>), pp. 888–893.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WachmannSZTCEGH.html">DATE-2016-WachmannSZTCEGH</a></dt><dd>ATHENIS_3D: Automotive tested high-voltage and embedded non-volatile integrated SoC platform with 3D technology (<abbr title="E. Wachmann">EW</abbr>, <abbr title="Sergio Saponara">SS</abbr>, <abbr title="C. Zambelli">CZ</abbr>, <abbr title="Pierre Tisserand">PT</abbr>, <abbr title="J. Charbonnier">JC</abbr>, <abbr title="Tobias Erlbacher">TE</abbr>, <abbr title="S. Gruenler">SG</abbr>, <abbr title="C. Hartler">CH</abbr>, <abbr title="J. Siegert">JS</abbr>, <abbr title="Pierre Chassard">PC</abbr>, <abbr title="D. M. Ton">DMT</abbr>, <abbr title="Lorenzo Ferrari">LF</abbr>, <abbr title="Luca Fanucci">LF</abbr>), pp. 894–899.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MaAA.html">DATE-2016-MaAA</a></dt><dd>Run time interpretation for creating custom accelerators (<abbr title="Sen Ma">SM</abbr>, <abbr title="Zeyad Aklah">ZA</abbr>, <abbr title="David Andrews 0001">DA0</abbr>), pp. 900–905.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-TrainitiDMBS.html">DATE-2016-TrainitiDMBS</a></dt><dd>A self-adaptive approach to efficiently manage energy and performance in tomorrow's heterogeneous computing systems (<abbr title="E. M. G. Trainiti">EMGT</abbr>, <abbr title="Gianluca C. Durelli">GCD</abbr>, <abbr title="Antonio Miele">AM</abbr>, <abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 906–911.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LoschBKPP.html">DATE-2016-LoschBKPP</a></dt><dd>Performance-centric scheduling with task migration for a heterogeneous compute node in the data center (<abbr title="Achim Lösch">AL</abbr>, <abbr title="Tobias Beisel">TB</abbr>, <abbr title="Tobias Kenter">TK</abbr>, <abbr title="Christian Plessl">CP</abbr>, <abbr title="Marco Platzner">MP</abbr>), pp. 912–917.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MengAGK.html">DATE-2016-MengAGK</a></dt><dd>Adaptive Threshold Non-Pareto Elimination: Re-thinking machine learning for system level design space exploration on FPGAs (<abbr title="Pingfan Meng">PM</abbr>, <abbr title="Alric Althoff">AA</abbr>, <abbr title="Quentin Gautier">QG</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 918–923.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SelyuninNBNG.html">DATE-2016-SelyuninNBNG</a></dt><dd>Monitoring of MTL specifications with IBM's spiking-neuron model (<abbr title="Konstantin Selyunin">KS</abbr>, <abbr title="Thang Nguyen">TN</abbr>, <abbr title="Ezio Bartocci">EB</abbr>, <abbr title="Dejan Nickovic">DN</abbr>, <abbr title="Radu Grosu">RG</abbr>), pp. 924–929.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-IqtedarHSH.html">DATE-2016-IqtedarHSH</a></dt><dd>Formal probabilistic analysis of distributed resource management schemes in on-chip systems (<abbr title="Shafaq Iqtedar">SI</abbr>, <abbr title="Osman Hasan">OH</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 930–935.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SalkhordehA.html">DATE-2016-SalkhordehA</a></dt><dd>An Operating System level data migration scheme in hybrid DRAM-NVM memory architecture (<abbr title="Reza Salkhordeh">RS</abbr>, <abbr title="Hossein Asadi">HA</abbr>), pp. 936–941.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ZhangJJ.html">DATE-2016-ZhangJJ</a></dt><dd>Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead (<abbr title="Zhiyong Zhang">ZZ</abbr>, <abbr title="Lei Ju">LJ</abbr>, <abbr title="Zhiping Jia">ZJ</abbr>), pp. 942–947.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ShirinzadehSGD.html">DATE-2016-ShirinzadehSGD</a></dt><dd>Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs (<abbr title="Saeideh Shirinzadeh">SS</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 948–953.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SpasicLS.html">DATE-2016-SpasicLS</a></dt><dd>Exploiting resource-constrained parallelism in hard real-time streaming applications (<abbr title="Jelena Spasic">JS</abbr>, <abbr title="Di Liu">DL</abbr>, <abbr title="Todor P. Stefanov">TPS</abbr>), pp. 954–959.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-DoLC.html">DATE-2016-DoLC</a></dt><dd>Transaction Parameterized Dataflow: A model for context-dependent streaming applications (<abbr title="XuanKhanh Do">XD</abbr>, <abbr title="Stéphane Louise">SL</abbr>, <abbr title="Albert Cohen 0001">AC0</abbr>), pp. 960–965.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HarrisH.html">DATE-2016-HarrisH</a></dt><dd>GLAsT: Learning formal grammars to translate natural language specifications into hardware assertions (<abbr title="Christopher B. Harris">CBH</abbr>, <abbr title="Ian G. Harris">IGH</abbr>), pp. 966–971.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ScheiblerEB.html">DATE-2016-ScheiblerEB</a></dt><dd>Accurate CEGAR-based ATPG in presence of unknown values for large industrial designs (<abbr title="Karsten Scheibler">KS</abbr>, <abbr title="Dominik Erb">DE</abbr>, <abbr title="Bernd Becker 0001">BB0</abbr>), pp. 972–977.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WangLKC.html">DATE-2016-WangLKC</a></dt><dd>Pre-bond testing of the silicon interposer in 2.5D ICs (<abbr title="Ran Wang 0002">RW0</abbr>, <abbr title="Zipeng Li">ZL</abbr>, <abbr title="Sukeshwar Kannan">SK</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 978–983.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KinseherZPL.html">DATE-2016-KinseherZPL</a></dt><dd>Improving SRAM test quality by leveraging self-timed circuits (<abbr title="Josef Kinseher">JK</abbr>, <abbr title="Leonardo Bonet Zordan">LBZ</abbr>, <abbr title="Ilia Polian">IP</abbr>, <abbr title="Andreas Leininger">AL</abbr>), pp. 984–989.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PiessensV.html">DATE-2016-PiessensV</a></dt><dd>Software security: Vulnerabilities and countermeasures for two attacker models (<abbr title="Frank Piessens">FP</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 990–999.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2016-DuOLSLG.html">DATE-2016-DuOLSLG</a></dt><dd>OLITS: An Ohm's Law-like traffic splitting model based on congestion prediction (<abbr title="Gaoming Du">GD</abbr>, <abbr title="Yanghao Ou">YO</abbr>, <abbr title="Xiangyang Li">XL</abbr>, <abbr title="Ping Song">PS</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Minglun Gao">MG</abbr>), pp. 1000–1005.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-RosaMLC.html">DATE-2016-RosaMLC</a></dt><dd>MCAPI-compliant Hardware Buffer Manager mechanism to support communication in multi-core architectures (<abbr title="Thiago Raupp da Rosa">TRdR</abbr>, <abbr title="Thomas Mesquida">TM</abbr>, <abbr title="Romain Lemaire">RL</abbr>, <abbr title="Fabien Clermidy">FC</abbr>), pp. 1006–1011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KostrzewaSE.html">DATE-2016-KostrzewaSE</a></dt><dd>Slack-based resource arbitration for real-time Networks-on-Chip (<abbr title="Adam Kostrzewa">AK</abbr>, <abbr title="Selma Saidi">SS</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 1012–1017.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ZandrahimiADC.html">DATE-2016-ZandrahimiADC</a></dt><dd>Challenges of using on-chip performance monitors for process and environmental variation compensation (<abbr title="Mahroo Zandrahimi">MZ</abbr>, <abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Philippe Debaud">PD</abbr>, <abbr title="Armand Castillejo">AC</abbr>), pp. 1018–1019.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2016-SivadasanCBHA.html">DATE-2016-SivadasanCBHA</a></dt><dd>Study of workload impact on BTI HCI induced aging of digital circuits (<abbr title="Ajith Sivadasan">AS</abbr>, <abbr title="Florian Cacho">FC</abbr>, <abbr title="Sidi Ahmed Benhassain">SAB</abbr>, <abbr title="Vincent Huard">VH</abbr>, <abbr title="Lorena Anghel">LA</abbr>), pp. 1020–1021.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2016-BecharaCGSLSDL.html">DATE-2016-BecharaCGSLSDL</a></dt><dd>Fast prototyping platform for navigation systems with sensors fusion (<abbr title="Charly Bechara">CB</abbr>, <abbr title="Karim Ben Chehida">KBC</abbr>, <abbr title="Mickael Guibert">MG</abbr>, <abbr title="Renaud Schmit">RS</abbr>, <abbr title="Maria Lepecq">ML</abbr>, <abbr title="Laurent Soulier">LS</abbr>, <abbr title="Thomas Dombek">TD</abbr>, <abbr title="Yann Leclerc">YL</abbr>), pp. 1022–1023.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2016-KuoAR.html">DATE-2016-KuoAR</a></dt><dd>Precision timed industrial automation systems (<abbr title="Matthew M. Y. Kuo">MMYK</abbr>, <abbr title="Sidharta Andalam">SA</abbr>, <abbr title="Partha S. Roop">PSR</abbr>), pp. 1024–1025.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2016-HamedSES.html">DATE-2016-HamedSES</a></dt><dd>AUTOSAR-based communication coprocessor for automotive ECUs (<abbr title="Ahmed Hamed">AH</abbr>, <abbr title="Mona Safar">MS</abbr>, <abbr title="M. Watheq El-Kharashi">MWEK</abbr>, <abbr title="Ashraf Salem">AS</abbr>), pp. 1026–1027.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2016-GuntherHLA.html">DATE-2016-GuntherHLA</a></dt><dd>Mantissa-masking for energy-efficient floating-point LTE uplink MIMO baseband processing (<abbr title="Daniel Günther 0003">DG0</abbr>, <abbr title="Tomas Henriksson">TH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>), pp. 1028–1029.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2016-SoekenAGM.html">DATE-2016-SoekenAGM</a></dt><dd>Optimizing Majority-Inverter Graphs with functional hashing (<abbr title="Mathias Soeken">MS</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1030–1035.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ChengJJ.html">DATE-2016-ChengJJ</a></dt><dd>Resource-aware functional ECO patch generation (<abbr title="An-Che Cheng">ACC</abbr>, <abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>, <abbr title="Jing-Yang Jou">JYJ</abbr>), pp. 1036–1041.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WuC.html">DATE-2016-WuC</a></dt><dd>Simultaneous slack matching, gate sizing and repeater insertion for asynchronous circuits (<abbr title="Gang Wu 0002">GW0</abbr>, <abbr title="Chris C. N. Chu">CCNC</abbr>), pp. 1042–1047.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-Sayed-AhmedGKSD.html">DATE-2016-Sayed-AhmedGKSD</a></dt><dd>Formal verification of integer multipliers by combining Gröbner basis with logic reduction (<abbr title="Amr A. R. Sayed-Ahmed">AARSA</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Ulrich Kühne">UK</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1048–1053.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AdlerMV.html">DATE-2016-AdlerMV</a></dt><dd>Root-cause analysis for memory-locked errors (<abbr title="John Adler">JA</abbr>, <abbr title="Djordje Maksimovic">DM</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>), pp. 1054–1059.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-TarawnehMY.html">DATE-2016-TarawnehMY</a></dt><dd>Formal verification of clock domain crossing using gate-level models of metastable flip-flops (<abbr title="Ghaith Tarawneh">GT</abbr>, <abbr title="Andrey Mokhov">AM</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1060–1065.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SerranoMBQ.html">DATE-2016-SerranoMBQ</a></dt><dd>Response-time analysis of DAG tasks under fixed priority scheduling with limited preemptions (<abbr title="Maria A. Serrano">MAS</abbr>, <abbr title="Alessandra Melani">AM</abbr>, <abbr title="Marko Bertogna">MB</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>), pp. 1066–1071.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MelaniMCCT.html">DATE-2016-MelaniMCCT</a></dt><dd>Speed optimization for tasks with two resources (<abbr title="Alessandra Melani">AM</abbr>, <abbr title="Renato Mancuso 0001">RM0</abbr>, <abbr title="Daniel Cullina">DC</abbr>, <abbr title="Marco Caccamo">MC</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1072–1077.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HuangC.html">DATE-2016-HuangC</a></dt><dd>Self-suspension real-time tasks under fixed-relative-deadline fixed-priority scheduling (<abbr title="Wen-Hung Huang">WHH</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>), pp. 1078–1083.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LoLH.html">DATE-2016-LoLH</a></dt><dd>Thermal-aware dynamic page allocation policy by future access patterns for Hybrid Memory Cube (HMC) (<abbr title="Wei-Hen Lo">WHL</abbr>, <abbr title="Kai-zen Liang">KzL</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 1084–1089.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ChengHCHK.html">DATE-2016-ChengHCHK</a></dt><dd>Minimizing peak temperature for pipelined hard real-time systems (<abbr title="Long Cheng 0007">LC0</abbr>, <abbr title="Kai Huang 0001">KH0</abbr>, <abbr title="Gang Chen 0023">GC0</abbr>, <abbr title="Biao Hu">BH</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 1090–1095.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-Sahu.html">DATE-2016-Sahu</a></dt><dd>Thermal aware scheduling and mapping of multiphase applications onto chip multiprocessor (<abbr title="Aryabartta Sahu">AS</abbr>), pp. 1096–1101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BarkeFG0HHHLNNO.html">DATE-2016-BarkeFG0HHHLNNO</a></dt><dd>Embedded tutorial: Analog-/mixed-signal verification methods for AMS coverage analysis (<abbr title="Erich Barke">EB</abbr>, <abbr title="Andreas Furtig">AF</abbr>, <abbr title="Georg Glaeser">GG</abbr>, <abbr title="Christoph Grimm 0001">CG0</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Stefan Heinen">SH</abbr>, <abbr title="Eckhard Hennig">EH</abbr>, <abbr title="Hyun-Sek Lukas Lee">HSLL</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>, <abbr title="Gregor Nitsche">GN</abbr>, <abbr title="Markus Olbrich">MO</abbr>, <abbr title="Carna Radojicic">CR</abbr>, <abbr title="Fabian Speicher">FS</abbr>), pp. 1102–1111.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2016-ZengA.html">DATE-2016-ZengA</a></dt><dd>A q-gram birthmarking approach to predicting reusable hardware (<abbr title="Kevin Zeng">KZ</abbr>, <abbr title="Peter M. Athanas">PMA</abbr>), pp. 1112–1115.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-JaliliS.html">DATE-2016-JaliliS</a></dt><dd>Captopril: Reducing the pressure of bit flips on hot locations in non-volatile main memories (<abbr title="Majid Jalili 0001">MJ0</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 1116–1119.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-MoestlE.html">DATE-2016-MoestlE</a></dt><dd>Handling complex dependencies in system design (<abbr title="Mischa Moestl">MM</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 1120–1123.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-KarputkinR.html">DATE-2016-KarputkinR</a></dt><dd>A synthesis-agnostic behavioral fault model for high gate-level fault coverage (<abbr title="Anton Karputkin">AK</abbr>, <abbr title="Jaan Raik">JR</abbr>), pp. 1124–1127.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-TrockF.html">DATE-2016-TrockF</a></dt><dd>Recursive hierarchical DFT methodology with multi-level clock control and scan pattern retargeting (<abbr title="Dan Trock">DT</abbr>, <abbr title="Rick Fisette">RF</abbr>), pp. 1128–1131.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LaufenbergRVBKR.html">DATE-2016-LaufenbergRVBKR</a></dt><dd>Combining graph-based guidance with error effect simulation for efficient safety analysis (<abbr title="Jo Laufenberg">JL</abbr>, <abbr title="Sebastian Reiter 0003">SR0</abbr>, <abbr title="Alexander Viehl">AV</abbr>, <abbr title="Oliver Bringmann 0001">OB0</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 1132–1135.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-BoratenK.html">DATE-2016-BoratenK</a></dt><dd>Packet security with path sensitization for NoCs (<abbr title="Travis Boraten">TB</abbr>, <abbr title="Avinash Karanth Kodi">AKK</abbr>), pp. 1136–1139.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-WilleKHWO.html">DATE-2016-WilleKHWO</a></dt><dd>Synthesis of approximate coders for on-chip interconnects using reversible logic (<abbr title="Robert Wille">RW</abbr>, <abbr title="Oliver Keszöcze">OK</abbr>, <abbr title="Stefan Hillmich">SH</abbr>, <abbr title="Marcel Walter">MW</abbr>, <abbr title="Alberto García Ortiz">AGO</abbr>), pp. 1140–1143.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-DattaWSGCMN.html">DATE-2016-DattaWSGCMN</a></dt><dd>Design-synthesis co-optimisation using skewed and tapered gates (<abbr title="Ayan Datta">AD</abbr>, <abbr title="James D. Warnock">JDW</abbr>, <abbr title="Ankur Shukla">AS</abbr>, <abbr title="Saurabh Gupta">SG</abbr>, <abbr title="Yiu H. Chan">YHC</abbr>, <abbr title="Karthik Mohan">KM</abbr>, <abbr title="Charudhattan Nagarajan">CN</abbr>), pp. 1144–1147.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ZieglerLGONC.html">DATE-2016-ZieglerLGONC</a></dt><dd>A synthesis-parameter tuning system for autonomous design-space exploration (<abbr title="Matthew M. Ziegler">MMZ</abbr>, <abbr title="Hung-Yi Liu">HYL</abbr>, <abbr title="George Gristede">GG</abbr>, <abbr title="Bruce Owens">BO</abbr>, <abbr title="Ricardo Nigaglioni">RN</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 1148–1151.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-MukherjeeSKM.html">DATE-2016-MukherjeeSKM</a></dt><dd>Unbounded safety verification for hardware using software analyzers (<abbr title="Rajdeep Mukherjee">RM</abbr>, <abbr title="Peter Schrammel">PS</abbr>, <abbr title="Daniel Kroening">DK</abbr>, <abbr title="Tom Melham">TM</abbr>), pp. 1152–1155.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-IrfanCGRS.html">DATE-2016-IrfanCGRS</a></dt><dd>Verilog2SMV: A tool for word-level verification (<abbr title="Ahmed Irfan">AI</abbr>, <abbr title="Alessandro Cimatti">AC</abbr>, <abbr title="Alberto Griggio">AG</abbr>, <abbr title="Marco Roveri">MR</abbr>, <abbr title="Roberto Sebastiani">RS</abbr>), pp. 1156–1159.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LeHGD.html">DATE-2016-LeHGD</a></dt><dd>Towards formal verification of real-world SystemC TLM peripheral models - a case study (<abbr title="Hoang Minh Le 0001">HML0</abbr>, <abbr title="Vladimir Herdt">VH</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1160–1163.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-WangLL.html">DATE-2016-WangLL</a></dt><dd>Frequency scheduling for resilient chip multi-processors operating at Near Threshold Voltage (<abbr title="Ying Wang 0001">YW0</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li 0001">XL0</abbr>), pp. 1164–1167.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-WangKC.html">DATE-2016-WangKC</a></dt><dd>A low overhead error confinement method based on application statistical characteristics (<abbr title="Zheng Wang 0020">ZW0</abbr>, <abbr title="Georgios Karakonstantis">GK</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>), pp. 1168–1171.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ClercqKC0MBPSV.html">DATE-2016-ClercqKC0MBPSV</a></dt><dd>SOFIA: Software and control flow integrity architecture (<abbr title="Ruan de Clercq">RdC</abbr>, <abbr title="Ronald De Keulenaer">RDK</abbr>, <abbr title="Bart Coppens">BC</abbr>, <abbr title="Bohan Yang 0001">BY0</abbr>, <abbr title="Pieter Maene">PM</abbr>, <abbr title="Koen De Bosschere">KDB</abbr>, <abbr title="Bart Preneel">BP</abbr>, <abbr title="Bjorn De Sutter">BDS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 1172–1177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-Francillon.html">DATE-2016-Francillon</a></dt><dd>Trust, but verify: Why and how to establish trust in embedded devices (<abbr title="Aurélien Francillon">AF</abbr>), pp. 1178–1182.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2016-PaschouPND.html">DATE-2016-PaschouPND</a></dt><dd>CrossOver: Clock domain crossing under virtual-channel flow control (<abbr title="Michalis Paschou">MP</abbr>, <abbr title="Anastasios Psarras">AP</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>, <abbr title="Giorgos Dimitrakopoulos">GD</abbr>), pp. 1183–1188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-Abdel-KhalekB.html">DATE-2016-Abdel-KhalekB</a></dt><dd>Correct runtime operation for NoCs through adaptive-region protection (<abbr title="Rawan Abdel-Khalek">RAK</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 1189–1194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-RezaeiMAD.html">DATE-2016-RezaeiMAD</a></dt><dd>Fault-tolerant 3-D network-on-chip design using dynamic link sharing (<abbr title="Seyyed Hossein Seyyedaghaei Rezaei">SHSR</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Reza Yazdani Aminabadi">RYA</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>), pp. 1195–1200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ContiPMRB.html">DATE-2016-ContiPMRB</a></dt><dd>Enabling the heterogeneous accelerator model on ultra-low power microcontroller platforms (<abbr title="Francesco Conti 0001">FC0</abbr>, <abbr title="Daniele Palossi">DP</abbr>, <abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1201–1206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PalominoSSH.html">DATE-2016-PalominoSSH</a></dt><dd>Thermal optimization using adaptive approximate computing for video coding (<abbr title="Daniel Palomino 0001">DP0</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1207–1212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PlankHHD.html">DATE-2016-PlankHHD</a></dt><dd>High performance Time-of-Flight and color sensor fusion with image-guided depth super resolution (<abbr title="Hannes Plank">HP</abbr>, <abbr title="Gerald Holweg">GH</abbr>, <abbr title="Thomas Herndl">TH</abbr>, <abbr title="Norbert Druml">ND</abbr>), pp. 1213–1218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SchollSW.html">DATE-2016-SchollSW</a></dt><dd>Saturated min-sum decoding: An “afterburner” for LDPC decoder hardware (<abbr title="Stefan Scholl">SS</abbr>, <abbr title="Philipp Schläfer">PS</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 1219–1224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-YuZZWD.html">DATE-2016-YuZZWD</a></dt><dd>Utilizing macromodels in floating random walk based capacitance extraction (<abbr title="Wenjian Yu">WY</abbr>, <abbr title="Bolong Zhang">BZ</abbr>, <abbr title="Chao Zhang">CZ</abbr>, <abbr title="Haiquan Wang">HW</abbr>, <abbr title="Luca Daniel">LD</abbr>), pp. 1225–1230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MartinsVS.html">DATE-2016-MartinsVS</a></dt><dd>Variability and statistical analysis flow for dynamic linear systems with large number of inputs (<abbr title="A. Lucas Martins">ALM</abbr>, <abbr title="Jorge Fernandez Villena">JFV</abbr>, <abbr title="Luís Miguel Silveira">LMS</abbr>), pp. 1231–1236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GolanbariKET.html">DATE-2016-GolanbariKET</a></dt><dd>Variation-aware near threshold circuit synthesis (<abbr title="Mohammad Saber Golanbari">MSG</abbr>, <abbr title="Saman Kiamehr">SK</abbr>, <abbr title="Mojtaba Ebrahimi">ME</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1237–1242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LeeAC.html">DATE-2016-LeeAC</a></dt><dd>Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic (<abbr title="Jinho Lee">JL</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 1243–1248.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AlvesDSC.html">DATE-2016-AlvesDSC</a></dt><dd>Large vector extensions inside the HMC (<abbr title="Marco A. Z. Alves">MAZA</abbr>, <abbr title="Matthias Diener">MD</abbr>, <abbr title="Paulo C. Santos">PCS</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 1249–1254.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiuJLHA.html">DATE-2016-LiuJLHA</a></dt><dd>minFlash: A minimalistic clustered flash array (<abbr title="Ming Liu">ML</abbr>, <abbr title="Sang Woo Jun">SWJ</abbr>, <abbr title="Sungjin Lee">SL</abbr>, <abbr title="Jamey Hicks">JH</abbr>, <abbr title="Arvind">A</abbr>), pp. 1255–1260.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-CesariniMB.html">DATE-2016-CesariniMB</a></dt><dd>An optimized task-based runtime system for resource-constrained parallel accelerators (<abbr title="Daniele Cesarini">DC</abbr>, <abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1261–1266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BombieriBF.html">DATE-2016-BombieriBF</a></dt><dd>A fine-grained performance model for GPU architectures (<abbr title="Nicola Bombieri">NB</abbr>, <abbr title="Federico Busato">FB</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 1267–1272.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LiSKZCC.html">DATE-2016-LiSKZCC</a></dt><dd>Critical points based register-concurrency autotuning for GPUs (<abbr title="Ang Li">AL</abbr>, <abbr title="Shuaiwen Leon Song">SLS</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>, <abbr title="Eddy Z. Zhang">EZZ</abbr>, <abbr title="Daniel G. Chavarría-Miranda">DGCM</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 1273–1278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LotfiRYEG.html">DATE-2016-LotfiRYEG</a></dt><dd>Grater: An approximation workflow for exploiting data-level parallelism in FPGA acceleration (<abbr title="Atieh Lotfi">AL</abbr>, <abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Amir Yazdanbakhsh">AY</abbr>, <abbr title="Hadi Esmaeilzadeh">HE</abbr>, <abbr title="Rajesh K. Gupta 0001">RKG0</abbr>), pp. 1279–1284.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WenMLCPG.html">DATE-2016-WenMLCPG</a></dt><dd>A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizations (<abbr title="Wujie Wen">WW</abbr>, <abbr title="Mengjie Mao">MM</abbr>, <abbr title="Hai Li 0001">HL0</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Yukui Pei">YP</abbr>, <abbr title="Ning Ge 0001">NG0</abbr>), pp. 1285–1290.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WangTC.html">DATE-2016-WangTC</a></dt><dd>Thermal-aware TSV repair for electromigration in 3D ICs (<abbr title="Shengcheng Wang">SW</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1291–1296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-CasperGGGKMS.html">DATE-2016-CasperGGGKMS</a></dt><dd>Electrothermal simulation of bonding wire degradation under uncertain geometries (<abbr title="Thorben Casper">TC</abbr>, <abbr title="Herbert De Gersem">HDG</abbr>, <abbr title="Renaud Gillon">RG</abbr>, <abbr title="Tomás Gotthans">TG</abbr>, <abbr title="Tomas Kratochvil">TK</abbr>, <abbr title="Peter Meuris">PM</abbr>, <abbr title="Sebastian Schöps">SS</abbr>), pp. 1297–1302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WaidnerK.html">DATE-2016-WaidnerK</a></dt><dd>Security in industrie 4.0 - challenges and solutions for the fourth industrial revolution (<abbr title="Michael Waidner">MW</abbr>, <abbr title="Michael Kasper">MK</abbr>), pp. 1303–1308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-CoskunGJJKKMRSZ.html">DATE-2016-CoskunGJJKKMRSZ</a></dt><dd>Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems (<abbr title="Ayse K. Coskun">AKC</abbr>, <abbr title="Anjun Gu">AG</abbr>, <abbr title="Warren Jin 0002">WJ0</abbr>, <abbr title="Ajay Joshi">AJ</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Jonathan Klamkin">JK</abbr>, <abbr title="Yenai Ma">YM</abbr>, <abbr title="John Recchio">JR</abbr>, <abbr title="Vaishnav Srinivas">VS</abbr>, <abbr title="Tiansheng Zhang">TZ</abbr>), pp. 1309–1314.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MondalGKD.html">DATE-2016-MondalGKD</a></dt><dd>Adaptive multi-voltage scaling in wireless NoC for high performance low power applications (<abbr title="Hemanta Kumar Mondal">HKM</abbr>, <abbr title="Sri Harsha Gade">SHG</abbr>, <abbr title="Raghav Kishore">RK</abbr>, <abbr title="Sujay Deb">SD</abbr>), pp. 1315–1320.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-CataniaMMPP.html">DATE-2016-CataniaMMPP</a></dt><dd>Energy efficient transceiver in wireless Network on Chip architectures (<abbr title="Vincenzo Catania">VC</abbr>, <abbr title="Andrea Mineo">AM</abbr>, <abbr title="Salvatore Monteleone">SM</abbr>, <abbr title="Maurizio Palesi">MP</abbr>, <abbr title="Davide Patti">DP</abbr>), pp. 1321–1326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ImaniRR.html">DATE-2016-ImaniRR</a></dt><dd>Resistive configurable associative memory for approximate computing (<abbr title="Mohsen Imani">MI</abbr>, <abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Tajana S. Rosing">TSR</abbr>), pp. 1327–1332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PahlevanVA.html">DATE-2016-PahlevanVA</a></dt><dd>Exploiting CPU-load and data correlations in multi-objective VM placement for geo-distributed data centers (<abbr title="Ali Pahlevan">AP</abbr>, <abbr title="Pablo García Del Valle">PGDV</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 1333–1338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-NabavinejadG.html">DATE-2016-NabavinejadG</a></dt><dd>Energy efficiency in cloud-based MapReduce applications through better performance estimation (<abbr title="Seyed Morteza Nabavinejad">SMN</abbr>, <abbr title="Maziar Goudarzi">MG</abbr>), pp. 1339–1344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HilburgZRMA.html">DATE-2016-HilburgZRMA</a></dt><dd>Unsupervised power modeling of co-allocated workloads for energy efficiency in data centers (<abbr title="Juan C. Salinas Hilburg">JCSH</abbr>, <abbr title="Marina Zapater">MZ</abbr>, <abbr title="José Luis Risco-Martín">JLRM</abbr>, <abbr title="José Manuel Moya">JMM</abbr>, <abbr title="José Luis Ayala">JLA</abbr>), pp. 1345–1350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-FarahmandiM.html">DATE-2016-FarahmandiM</a></dt><dd>Automated test generation for Debugging arithmetic circuits (<abbr title="Farimah Farahmandi">FF</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>), pp. 1351–1356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-HassanP.html">DATE-2016-HassanP</a></dt><dd>MCXplore: An automated framework for validating memory controller designs (<abbr title="Mohamed Hassan">MH</abbr>, <abbr title="Hiren D. Patel">HDP</abbr>), pp. 1357–1362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BhattacharjeeCB.html">DATE-2016-BhattacharjeeCB</a></dt><dd>EAST: Efficient Assertion Simulation techniques (<abbr title="Debjyoti Bhattacharjee">DB</abbr>, <abbr title="Soumi Chattopadhyay">SC</abbr>, <abbr title="Ansuman Banerjee">AB</abbr>), pp. 1363–1368.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-BeigMohammadiA.html">DATE-2016-BeigMohammadiA</a></dt><dd>Combinational trace signal selection with improved state restoration for post-silicon debug (<abbr title="Siamack BeigMohammadi">SB</abbr>, <abbr title="Bijan Alizadeh">BA</abbr>), pp. 1369–1374.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MoreauBSWL.html">DATE-2016-MoreauBSWL</a></dt><dd>Practical way halting by speculatively accessing halt tags (<abbr title="Daniel Moreau">DM</abbr>, <abbr title="Alen Bardizbanyan">AB</abbr>, <abbr title="Magnus Själander">MS</abbr>, <abbr title="David B. Whalley">DBW</abbr>, <abbr title="Per Larsson-Edefors">PLE</abbr>), pp. 1375–1380.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-TziantzioulisGF.html">DATE-2016-TziantzioulisGF</a></dt><dd>Lazy Pipelines: Enhancing quality in approximate computing (<abbr title="Georgios Tziantzioulis">GT</abbr>, <abbr title="A. M. Gok">AMG</abbr>, <abbr title="S. M. Faisal">SMF</abbr>, <abbr title="Nikolaos Hardavellas">NH</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>, <abbr title="Srinivasan Parthasarathy 0001">SP0</abbr>), pp. 1381–1386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PopoffSSGGB.html">DATE-2016-PopoffSSGGB</a></dt><dd>High-efficiency logarithmic number unit design based on an improved cotransformation scheme (<abbr title="Youri Popoff">YP</abbr>, <abbr title="Florian Scheidegger">FS</abbr>, <abbr title="Michael Schaffner">MS</abbr>, <abbr title="Michael Gautschi">MG</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1387–1392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-RahmanLC.html">DATE-2016-RahmanLC</a></dt><dd>Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array (<abbr title="Atul Rahman">AR</abbr>, <abbr title="Jongeun Lee">JL</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 1393–1398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SunAHHN.html">DATE-2016-SunAHHN</a></dt><dd>Energy efficient video fusion with heterogeneous CPU-FPGA devices (<abbr title="Peng Sun">PS</abbr>, <abbr title="Alin Achim">AA</abbr>, <abbr title="Ian Hasler">IH</abbr>, <abbr title="Paul R. Hill">PRH</abbr>, <abbr title="José L. Núñez-Yáñez">JLNY</abbr>), pp. 1399–1404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-NikitakisP.html">DATE-2016-NikitakisP</a></dt><dd>Highly efficient reconfigurable parallel graph cuts for embedded vision (<abbr title="Antonis Nikitakis">AN</abbr>, <abbr title="Ioannis Papaefstathiou">IP</abbr>), pp. 1405–1410.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SaifDEAN.html">DATE-2016-SaifDEAN</a></dt><dd>Pareto front analog layout placement using Satisfiability Modulo Theories (<abbr title="Sherif M. Saif">SMS</abbr>, <abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="M. Watheq El-Kharashi">MWEK</abbr>, <abbr title="Hazem M. Abbas">HMA</abbr>, <abbr title="Salwa M. Nassar">SMN</abbr>), pp. 1411–1416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PengYYZZ.html">DATE-2016-PengYYZZ</a></dt><dd>Efficient multiple starting point optimization for automated analog circuit optimization via recycling simulation data (<abbr title="Bo Peng">BP</abbr>, <abbr title="Fan Yang 0001">FY0</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Xuan Zeng 0001">XZ0</abbr>, <abbr title="Dian Zhou">DZ</abbr>), pp. 1417–1422.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-WangCO.html">DATE-2016-WangCO</a></dt><dd>PolyGP: Improving GP-based analog optimization through accurate high-order monomials and semidefinite relaxation (<abbr title="Ye Wang 0014">YW0</abbr>, <abbr title="Constantine Caramanis">CC</abbr>, <abbr title="Michael Orshansky">MO</abbr>), pp. 1423–1428.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-DasDPC.html">DATE-2016-DasDPC</a></dt><dd>Reliability and performance trade-offs for 3D NoC-enabled multicore chips (<abbr title="Sourav Das">SD</abbr>, <abbr title="Janardhan Rao Doppa">JRD</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1429–1432.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-YaoL.html">DATE-2016-YaoL</a></dt><dd>Memory-access aware DVFS for network-on-chip in CMPs (<abbr title="Yuan Yao 0009">YY0</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 1433–1436.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-SaniCC.html">DATE-2016-SaniCC</a></dt><dd>A dynamically reconfigurable ECC decoder architecture (<abbr title="Awais Sani">AS</abbr>, <abbr title="Philippe Coussy">PC</abbr>, <abbr title="Cyrille Chavet">CC</abbr>), pp. 1437–1440.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-AkhlaghiRG.html">DATE-2016-AkhlaghiRG</a></dt><dd>Resistive Bloom filters: From approximate membership to approximate computing with bounded errors (<abbr title="Vahideh Akhlaghi">VA</abbr>, <abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Rajesh K. Gupta 0001">RKG0</abbr>), pp. 1441–1444.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-SatriaGZTKYRC.html">DATE-2016-SatriaGZTKYRC</a></dt><dd>Real-time system-level implementation of a telepresence robot using an embedded GPU platform (<abbr title="Muhammad Teguh Satria">MTS</abbr>, <abbr title="Swathi T. Gurumani">STG</abbr>, <abbr title="Wang Zheng">WZ</abbr>, <abbr title="Keng Peng Tee">KPT</abbr>, <abbr title="Augustine Koh">AK</abbr>, <abbr title="Pan Yu">PY</abbr>, <abbr title="Kyle Rupnow">KR</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1445–1448.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-YitbarekYDA.html">DATE-2016-YitbarekYDA</a></dt><dd>Exploring specialized near-memory processing for data intensive operations (<abbr title="Salessawi Ferede Yitbarek">SFY</abbr>, <abbr title="Tao Yang">TY</abbr>, <abbr title="Reetuparna Das">RD</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 1449–1452.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LatifisPDCLMC.html">DATE-2016-LatifisPDCLMC</a></dt><dd>Matlab to C compilation targeting Application Specific Instruction Set Processors (<abbr title="Ioannis Latifis">IL</abbr>, <abbr title="Karthick Parashar">KP</abbr>, <abbr title="Grigoris Dimitroulakos">GD</abbr>, <abbr title="Hans Cappelle">HC</abbr>, <abbr title="Christakis Lezos">CL</abbr>, <abbr title="Konstantinos Masselos">KM</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 1453–1456.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ZhangLS.html">DATE-2016-ZhangLS</a></dt><dd>Sampling-based buffer insertion for post-silicon yield improvement under process variability (<abbr title="Grace Li Zhang">GLZ</abbr>, <abbr title="Bing Li 0005">BL0</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1457–1460.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-BasuJCR.html">DATE-2016-BasuJCR</a></dt><dd>PRADA: Combating voltage noise in the NoC power supply through flow-control and routing algorithms (<abbr title="Prabal Basu">PB</abbr>, <abbr title="Rajesh Jayashankara Shridevi">RJS</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>), pp. 1461–1464.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-KangPLBM.html">DATE-2016-KangPLBM</a></dt><dd>A power-efficient 3-D on-chip interconnect for multi-core accelerators with stacked L2 cache (<abbr title="Kyungsu Kang">KK</abbr>, <abbr title="Sangho Park">SP</abbr>, <abbr title="Jong-Bae Lee">JBL</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1465–1468.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-KhanSGSH.html">DATE-2016-KhanSGSH</a></dt><dd>Power-efficient load-balancing on heterogeneous computing platforms (<abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Apratim Gupta">AG</abbr>, <abbr title="Thomas Schumann">TS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1469–1472.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-NassarKZ.html">DATE-2016-NassarKZ</a></dt><dd>Topaz: Mining high-level safety properties from logic simulation traces (<abbr title="Ahmed Nassar">AN</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Salam R. Zantout">SRZ</abbr>), pp. 1473–1476.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-FarahmandiMR.html">DATE-2016-FarahmandiMR</a></dt><dd>Exploiting transaction level models for observability-aware post-silicon test generation (<abbr title="Farimah Farahmandi">FF</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>, <abbr title="Sandip Ray">SR</abbr>), pp. 1477–1480.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-ZendeganiKFASP.html">DATE-2016-ZendeganiKFASP</a></dt><dd>SEERAD: A high speed yet energy-efficient rounding-based approximate divider (<abbr title="Reza Zendegani">RZ</abbr>, <abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Arash Fayyazi">AF</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Saeed Safari">SS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1481–1484.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-PanicHARQC.html">DATE-2016-PanicHARQC</a></dt><dd>Improving performance guarantees in wormhole mesh NoC designs (<abbr title="Milos Panic">MP</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Antoni Roca 0001">AR0</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 1485–1488.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-HoangSC.html">DATE-2016-HoangSC</a></dt><dd>A Data Layout Transformation (DLT) accelerator: Architectural support for data movement optimization in accelerated-centric heterogeneous systems (<abbr title="Tung Thanh Hoang">TTH</abbr>, <abbr title="Amirali Shambayati">AS</abbr>, <abbr title="Andrew A. Chien">AAC</abbr>), pp. 1489–1492.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-HorreinGLLA.html">DATE-2016-HorreinGLLA</a></dt><dd>Ouessant: Flexible integration of dedicated coprocessors in Systems on Chip (<abbr title="Pierre-Henri Horrein">PHH</abbr>, <abbr title="Philip-Dylan Gleonec">PDG</abbr>, <abbr title="Erwan Libessart">EL</abbr>, <abbr title="Andre Lalevee">AL</abbr>, <abbr title="Matthieu Arzel">MA</abbr>), pp. 1493–1496.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-NikitakisPMD.html">DATE-2016-NikitakisPMD</a></dt><dd>A novel background subtraction scheme for in-camera acceleration in thermal imagery (<abbr title="Antonis Nikitakis">AN</abbr>, <abbr title="Ioannis Papaefstathiou">IP</abbr>, <abbr title="Konstantinos Makantasis">KM</abbr>, <abbr title="Anastasios D. Doulamis">ADD</abbr>), pp. 1497–1500.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-Sanchez-ElezPSM.html">DATE-2016-Sanchez-ElezPSM</a></dt><dd>Radiation-hardened DSP configurations for implementing arithmetic functions on FPGA (<abbr title="Marcos Sanchez-Elez">MSE</abbr>, <abbr title="Inmaculada Pardines">IP</abbr>, <abbr title="Felipe Serrano">FS</abbr>, <abbr title="Hortensia Mecha">HM</abbr>), pp. 1501–1504.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-Morales-Villanueva.html">DATE-2016-Morales-Villanueva</a></dt><dd>Configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable FPGAs (<abbr title="Aurelio Morales-Villanueva">AMV</abbr>, <abbr title="Rohit Kumar">RK</abbr>, <abbr title="Ann Gordon-Ross">AGR</abbr>), pp. 1505–1508.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-LiJD.html">DATE-2016-LiJD</a></dt><dd>Analog circuit topological feature extraction with unsupervised learning of new sub-structures (<abbr title="Hao Li">HL</abbr>, <abbr title="Fanshu Jiao">FJ</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1509–1512.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-NevesMLH.html">DATE-2016-NevesMLH</a></dt><dd>Design automation tasks scheduling for enhanced parallel execution of a state-of-the-art layout-aware sizing approach (<abbr title="David Neves">DN</abbr>, <abbr title="Ricardo Martins 0003">RM0</abbr>, <abbr title="Nuno Lourenço 0003">NL0</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1513–1516.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2016-AysuGMPWS.html">DATE-2016-AysuGMPWS</a></dt><dd>A design method for remote integrity checking of complex PCBs (<abbr title="Aydin Aysu">AA</abbr>, <abbr title="Shravya Gaddam">SG</abbr>, <abbr title="Harsha Mandadi">HM</abbr>, <abbr title="Carol Pinto">CP</abbr>, <abbr title="Luke Wegryn">LW</abbr>, <abbr title="Patrick Schaumont">PS</abbr>), pp. 1517–1522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-KastnerHA.html">DATE-2016-KastnerHA</a></dt><dd>Quantifying hardware security using joint information flow analysis (<abbr title="Ryan Kastner">RK</abbr>, <abbr title="Wei Hu 0008">WH0</abbr>, <abbr title="Alric Althoff">AA</abbr>), pp. 1523–1528.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-RegazzoniI.html">DATE-2016-RegazzoniI</a></dt><dd>Instruction Set Extensions for secure applications (<abbr title="Francesco Regazzoni 0001">FR0</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1529–1534.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ObengNB.html">DATE-2016-ObengNB</a></dt><dd>Hardware security through chain assurance (<abbr title="Yaw Obeng">YO</abbr>, <abbr title="Colm Nolan">CN</abbr>, <abbr title="David Brown">DB</abbr>), pp. 1535–1537.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-2016-BiSYSJ.html">DATE-2016-BiSYSJ</a></dt><dd>Leverage Emerging Technologies For DPA-Resilient Block Cipher Design (<abbr title="Yu Bi">YB</abbr>, <abbr title="Kaveh Shamsi">KS</abbr>, <abbr title="Jiann-Shiun Yuan">JSY</abbr>, <abbr title="François-Xavier Standaert">FXS</abbr>, <abbr title="Yier Jin">YJ</abbr>), pp. 1538–1543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ChenHJNY.html">DATE-2016-ChenHJNY</a></dt><dd>Using emerging technologies for hardware security beyond PUFs (<abbr title="An Chen">AC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Yier Jin">YJ</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Xunzhao Yin">XY</abbr>), pp. 1544–1549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AndersonHY.html">DATE-2016-AndersonHY</a></dt><dd>Effect of LFSR seeding, scrambling and feedback polynomial on stochastic computing accuracy (<abbr title="Jason Helge Anderson">JHA</abbr>, <abbr title="Yuko Hara-Azumi">YHA</abbr>, <abbr title="Shigeru Yamashita">SY</abbr>), pp. 1550–1555.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-MorenoKF.html">DATE-2016-MorenoKF</a></dt><dd>Efficient program tracing and monitoring through power consumption - with a little help from the compiler (<abbr title="Carlos Moreno 0002">CM0</abbr>, <abbr title="Sean Kauffman">SK</abbr>, <abbr title="Sebastian Fischmeister">SF</abbr>), pp. 1556–1561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ZhongLLLLS.html">DATE-2016-ZhongLLLLS</a></dt><dd>FLIC: Fast, lightweight checkpointing for mobile virtualization using NVRAM (<abbr title="Kan Zhong">KZ</abbr>, <abbr title="Duo Liu">DL</abbr>, <abbr title="Liang Liang 0002">LL0</abbr>, <abbr title="Linbo Long">LL</abbr>, <abbr title="Yi Lin">YL</abbr>, <abbr title="Zili Shao">ZS</abbr>), pp. 1562–1567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-LeeCF.html">DATE-2016-LeeCF</a></dt><dd>PAIS: Parallelization aware instruction scheduling for improving soft-error reliability of GPU-based systems (<abbr title="Haeseung Lee">HL</abbr>, <abbr title="Hsinchung Chen">HC</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>), pp. 1568–1573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SchulzB.html">DATE-2016-SchulzB</a></dt><dd>Accelerating source-level timing simulation (<abbr title="Simon Schulz">SS</abbr>, <abbr title="Oliver Bringmann 0001">OB0</abbr>), pp. 1574–1579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-ChenXWY.html">DATE-2016-ChenXWY</a></dt><dd>Sparsity-oriented sparse solver design for circuit simulation (<abbr title="Xiaoming Chen 0003">XC0</abbr>, <abbr title="Lixue Xia">LX</abbr>, <abbr title="Yu Wang 0002">YW0</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 1580–1585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-FraccaroliLVQF.html">DATE-2016-FraccaroliLVQF</a></dt><dd>Integration of mixed-signal components into virtual platforms for holistic simulation of smart systems (<abbr title="Enrico Fraccaroli">EF</abbr>, <abbr title="Michele Lora">ML</abbr>, <abbr title="Sara Vinco">SV</abbr>, <abbr title="Davide Quaglia">DQ</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 1586–1591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-OkudaT.html">DATE-2016-OkudaT</a></dt><dd>Decision tree generation for decoding irregular instructions (<abbr title="Katsumi Okuda">KO</abbr>, <abbr title="Haruhiko Takeyama">HT</abbr>), pp. 1592–1597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-SouzaCRB.html">DATE-2016-SouzaCRB</a></dt><dd>A reconfigurable heterogeneous multicore with a homogeneous ISA (<abbr title="Jeckson Dellagostin Souza">JDS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Mateus Beck Rutzig">MBR</abbr>, <abbr title="Antonio Carlos Schneider Beck">ACSB</abbr>), pp. 1598–1603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-PeemenSLJMC.html">DATE-2016-PeemenSLJMC</a></dt><dd>The neuro vector engine: Flexibility to improve convolutional net efficiency for wearable vision (<abbr title="Maurice Peemen">MP</abbr>, <abbr title="Runbin Shi">RS</abbr>, <abbr title="Sohan Lal">SL</abbr>, <abbr title="Ben H. H. Juurlink">BHHJ</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 1604–1609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-TeimouriTS.html">DATE-2016-TeimouriTS</a></dt><dd>Improving scalability of CMPs with dense ACCs coverage (<abbr title="Nasibeh Teimouri">NT</abbr>, <abbr title="Hamed Tabkhi">HT</abbr>, <abbr title="Gunar Schirner">GS</abbr>), pp. 1610–1615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-NurvitadhiMWVM.html">DATE-2016-NurvitadhiMWVM</a></dt><dd>Hardware accelerator for analytics of sparse data (<abbr title="Eriko Nurvitadhi">EN</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Ganesh Venkatesh">GV</abbr>, <abbr title="Debbie Marr">DM</abbr>), pp. 1616–1621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-CilardoA.html">DATE-2016-CilardoA</a></dt><dd>Securing the cloud with reconfigurable computing: An FPGA accelerator for homomorphic encryption (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Domenico Argenziano">DA</abbr>), pp. 1622–1627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-JainMF.html">DATE-2016-JainMF</a></dt><dd>Throughput oriented FPGA overlays using DSP blocks (<abbr title="Abhishek Kumar Jain">AKJ</abbr>, <abbr title="Douglas L. Maskell">DLM</abbr>, <abbr title="Suhaib A. Fahmy">SAF</abbr>), pp. 1628–1633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-GuoSBBZW.html">DATE-2016-GuoSBBZW</a></dt><dd>Run-time phase prediction for a reconfigurable VLIW processor (<abbr title="Qi Guo">QG</abbr>, <abbr title="Anderson Luiz Sartor">ALS</abbr>, <abbr title="Anthony Brandon">AB</abbr>, <abbr title="Antonio C. S. Beck">ACSB</abbr>, <abbr title="Xuehai Zhou">XZ</abbr>, <abbr title="Stephan Wong">SW</abbr>), pp. 1634–1639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-VerbeekYEB.html">DATE-2016-VerbeekYEB</a></dt><dd>ADVOCAT: Automated deadlock verification for on-chip cache coherence and interconnects (<abbr title="Freek Verbeek">FV</abbr>, <abbr title="Pooria M. Yaghini">PMY</abbr>, <abbr title="Ashkan Eghbal">AE</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>), pp. 1640–1645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-AhrendtsHE.html">DATE-2016-AhrendtsHE</a></dt><dd>Guarantees for runnable entities with heterogeneous real-time requirements (<abbr title="Leonie Ahrendts">LA</abbr>, <abbr title="Zain Alabedin Haj Hammadeh">ZAHH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 1646–1651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2016-YangHCLRX.html">DATE-2016-YangHCLRX</a></dt><dd>Validating scheduling transformation for behavioral synthesis (<abbr title="Zhenkun Yang">ZY</abbr>, <abbr title="Kecheng Hao">KH</abbr>, <abbr title="Kai Cong">KC</abbr>, <abbr title="Li Lei">LL</abbr>, <abbr title="Sandip Ray">SR</abbr>, <abbr title="Fei Xie">FX</abbr>), pp. 1652–1657.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>