//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_div_mul_pow_sub_1 // -- Begin function triton_poi_fused_add_div_mul_pow_sub_1
                                        // @triton_poi_fused_add_div_mul_pow_sub_1
.visible .entry triton_poi_fused_add_div_mul_pow_sub_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_mul_pow_sub_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_mul_pow_sub_1_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_mul_pow_sub_1_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_mul_pow_sub_1_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_mul_pow_sub_1_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_mul_pow_sub_1_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_mul_pow_sub_1_param_6,
	.param .u32 triton_poi_fused_add_div_mul_pow_sub_1_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<35>;
	.reg .f32 	%f<55>;
	.reg .b64 	%rd<19>;
	.loc	1 19 0                          // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:19:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_poi_fused_add_div_mul_pow_sub_1_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused_add_div_mul_pow_sub_1_param_1];
$L__tmp0:
	.loc	1 21 28                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:21:33
	shl.b32 	%r22, %r1, 8;
	ld.param.u64 	%rd11, [triton_poi_fused_add_div_mul_pow_sub_1_param_2];
	ld.param.u64 	%rd12, [triton_poi_fused_add_div_mul_pow_sub_1_param_3];
	.loc	1 22 36                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:22:36
	mov.u32 	%r23, %tid.x;
	shl.b32 	%r24, %r23, 1;
	ld.param.u64 	%rd13, [triton_poi_fused_add_div_mul_pow_sub_1_param_4];
	and.b32  	%r25, %r24, 254;
	ld.param.u64 	%rd14, [triton_poi_fused_add_div_mul_pow_sub_1_param_5];
	.loc	1 22 23                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:22:23
	or.b32  	%r26, %r22, %r25;
	ld.param.u64 	%rd15, [triton_poi_fused_add_div_mul_pow_sub_1_param_6];
	.loc	1 23 21                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:23:21
	setp.lt.s32 	%p1, %r26, 53824;
	.loc	1 25 19                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:25:19
	mul.hi.s32 	%r28, %r26, -1680195291;
	mad.lo.s32 	%r29, %r26, 1, %r28;
	shr.u32 	%r30, %r29, 31;
	shr.s32 	%r31, %r29, 13;
	add.s32 	%r32, %r31, %r30;
	.loc	1 24 19                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:24:19
	mul.lo.s32 	%r33, %r32, 13456;
	sub.s32 	%r34, %r26, %r33;
	.loc	1 27 30                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:27:30
	mul.wide.s32 	%rd16, %r34, 4;
	add.s64 	%rd1, %rd9, %rd16;
	.loc	1 27 35                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:27:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 28 30                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:28:30
	add.s64 	%rd2, %rd10, %rd16;
	.loc	1 28 35                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:28:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r4, %r5 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	.loc	1 29 30                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:29:30
	mul.wide.s32 	%rd17, %r32, 4;
	add.s64 	%rd3, %rd11, %rd17;
	.loc	1 29 35                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:29:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r7;
	.loc	1 30 31                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:30:31
	add.s64 	%rd5, %rd12, %rd16;
	.loc	1 30 36                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:30:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r8, %r9 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 31 31                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:31:31
	add.s64 	%rd6, %rd13, %rd16;
	.loc	1 31 36                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:31:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r10, %r11 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	mov.b32 	%f10, %r11;
	.loc	1 32 31                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:32:31
	add.s64 	%rd7, %rd14, %rd16;
	.loc	1 32 36                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:32:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r12, %r13 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r12;
	mov.b32 	%f12, %r13;
	.loc	1 34 18                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:34:18
	add.f32 	%f13, %f1, %f1;
	add.f32 	%f14, %f2, %f2;
	.loc	1 37 18                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:37:18
	mul.f32 	%f15, %f5, 0f3C23D70A;
	mul.f32 	%f16, %f6, 0f3C23D70A;
	.loc	1 38 18                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:38:18
	mul.f32 	%f17, %f15, %f15;
	mul.f32 	%f18, %f16, %f16;
	.loc	1 39 18                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:39:18
	fma.rn.f32 	%f19, %f13, %f3, %f17;
	fma.rn.f32 	%f20, %f14, %f4, %f18;
	.loc	1 41 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:41:20
	neg.f32 	%f21, %f1;
	fma.rn.f32 	%f22, %f21, %f3, %f7;
	neg.f32 	%f23, %f2;
	fma.rn.f32 	%f24, %f23, %f4, %f8;
	.loc	1 43 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:43:20
	mul.f32 	%f25, %f22, 0f3F82AAAB;
	mul.f32 	%f26, %f24, 0f3F82AAAB;
	.loc	1 44 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:44:20
	fma.rn.f32 	%f27, %f22, 0f3F82AAAB, %f25;
	fma.rn.f32 	%f28, %f24, 0f3F82AAAB, %f26;
	.loc	1 46 19                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:46:19
	mul.f32 	%f29, %f5, 0f3CF5C28F;
	mul.f32 	%f30, %f6, 0f3CF5C28F;
	.loc	1 48 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:48:20
	fma.rn.f32 	%f31, %f29, %f29, %f27;
	fma.rn.f32 	%f32, %f30, %f30, %f28;
	.loc	1 49 19                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:49:19
	mul.f32 	%f33, %f19, %f31;
	mul.f32 	%f34, %f20, %f32;
	.loc	1 51 19                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:51:19
	mul.f32 	%f35, %f3, %f3;
	mul.f32 	%f36, %f4, %f4;
	.loc	1 52 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:52:20
	fma.rn.f32 	%f37, %f1, %f1, %f35;
	fma.rn.f32 	%f38, %f2, %f2, %f36;
	.loc	1 53 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:53:20
	fma.rn.f32 	%f39, %f15, %f15, %f37;
	fma.rn.f32 	%f40, %f16, %f16, %f38;
	.loc	1 54 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:54:20
	fma.rn.f32 	%f41, %f21, %f1, %f9;
	fma.rn.f32 	%f42, %f23, %f2, %f10;
	.loc	1 56 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:56:20
	neg.f32 	%f43, %f3;
	fma.rn.f32 	%f44, %f43, %f3, %f11;
	neg.f32 	%f45, %f4;
	fma.rn.f32 	%f46, %f45, %f4, %f12;
	.loc	1 57 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:57:20
	mul.f32 	%f47, %f44, 0f3F82AAAB;
	mul.f32 	%f48, %f46, 0f3F82AAAB;
	.loc	1 58 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:58:20
	fma.rn.f32 	%f49, %f41, 0f3F82AAAB, %f47;
	fma.rn.f32 	%f50, %f42, 0f3F82AAAB, %f48;
	.loc	1 59 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:59:20
	fma.rn.f32 	%f51, %f29, %f29, %f49;
	fma.rn.f32 	%f52, %f30, %f30, %f50;
	.loc	1 60 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:60:20
	mul.f32 	%f53, %f39, %f51;
	mul.f32 	%f54, %f40, %f52;
	.loc	1 61 20                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:61:20
	mov.b32 	%r15, %f33;
	mov.b32 	%r16, %f53;
	// begin inline asm
	div.full.f32 %r20, %r15, %r16;
	// end inline asm
	mov.b32 	%r18, %f34;
	mov.b32 	%r19, %f54;
	// begin inline asm
	div.full.f32 %r21, %r18, %r19;
	// end inline asm
	.loc	1 62 25                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:62:25
	mul.wide.s32 	%rd18, %r26, 4;
	add.s64 	%rd8, %rd15, %rd18;
	.loc	1 62 37                         // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:62:37
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd8 + 0 ], { %r20, %r21 };
	// end inline asm
	.loc	1 62 4                          // cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py:62:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ct/cctq3housytcybjvg7jn5ltmzw6nadqr4zp3r6gmgqev3saukpth.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 99
.b8 116
.b8 113
.b8 51
.b8 104
.b8 111
.b8 117
.b8 115
.b8 121
.b8 116
.b8 99
.b8 121
.b8 98
.b8 106
.b8 118
.b8 103
.b8 55
.b8 106
.b8 110
.b8 53
.b8 108
.b8 116
.b8 109
.b8 122
.b8 119
.b8 54
.b8 110
.b8 97
.b8 100
.b8 113
.b8 114
.b8 52
.b8 122
.b8 112
.b8 51
.b8 114
.b8 54
.b8 103
.b8 109
.b8 103
.b8 113
.b8 101
.b8 118
.b8 51
.b8 115
.b8 97
.b8 117
.b8 107
.b8 112
.b8 116
.b8 104
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 99
.b8 116
.b8 0
	}
	.section	.debug_macinfo	{	}
