<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>srcnn</ModuleName>
<InstancesList>
<Instance>
<<<<<<< HEAD
<InstName>grp_conv1_fu_194</InstName>
<ModuleName>conv1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>194</ID>
</Instance>
<Instance>
<InstName>grp_conv2_fu_206</InstName>
<ModuleName>conv2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>206</ID>
</Instance>
<Instance>
<InstName>grp_conv3_fu_218</InstName>
<ModuleName>conv3</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>218</ID>
=======
<InstName>grp_conv1_fu_146</InstName>
<ModuleName>conv1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>146</ID>
<InstancesList>
<Instance>
<InstName>grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198</InstName>
<ModuleName>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>198</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158</InstName>
<ModuleName>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>158</ID>
</Instance>
<Instance>
<InstName>grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164</InstName>
<ModuleName>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>164</ID>
</Instance>
<Instance>
<InstName>grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170</InstName>
<ModuleName>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>170</ID>
</Instance>
<Instance>
<InstName>grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183</InstName>
<ModuleName>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>183</ID>
>>>>>>> b41ed44 (Initial commit)
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<<<<<<< HEAD
<Name>conv1</Name>
<Loops>
<VITIS_LOOP_11_1>
<VITIS_LOOP_12_2>
<VITIS_LOOP_13_3>
<VITIS_LOOP_18_5>
<VITIS_LOOP_29_6></VITIS_LOOP_29_6>
</VITIS_LOOP_18_5>
</VITIS_LOOP_13_3>
</VITIS_LOOP_12_2>
</VITIS_LOOP_11_1>
=======
<Name>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Name>
<Loops>
<VITIS_LOOP_24_8_VITIS_LOOP_27_9></VITIS_LOOP_24_8_VITIS_LOOP_27_9>
>>>>>>> b41ed44 (Initial commit)
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<<<<<<< HEAD
<EstimatedClockPeriod>7.016</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3117071233</Best-caseLatency>
<Average-caseLatency>3117071233</Average-caseLatency>
<Worst-caseLatency>3117071233</Worst-caseLatency>
<Best-caseRealTimeLatency>31.171 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>31.171 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>31.171 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3117071233</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_11_1>
<Name>VITIS_LOOP_11_1</Name>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>3117071232</Latency>
<AbsoluteTimeLatency>31.171 sec</AbsoluteTimeLatency>
<IterationLatency>48704238</IterationLatency>
<PipelineDepth>48704238</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_12_2>
<Name>VITIS_LOOP_12_2</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>48704235</Latency>
<AbsoluteTimeLatency>0.487 sec</AbsoluteTimeLatency>
<IterationLatency>190997</IterationLatency>
<PipelineDepth>190997</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_13_3>
<Name>VITIS_LOOP_13_3</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>190995</Latency>
<AbsoluteTimeLatency>1.910 ms</AbsoluteTimeLatency>
<IterationLatency>749</IterationLatency>
<PipelineDepth>749</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_18_5>
<Name>VITIS_LOOP_18_5</Name>
<Slack>7.30</Slack>
<TripCount>9</TripCount>
<Latency>747</Latency>
<AbsoluteTimeLatency>7.470 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_29_6>
<Name>VITIS_LOOP_29_6</Name>
<Slack>7.30</Slack>
<TripCount>9</TripCount>
<Latency>81</Latency>
<AbsoluteTimeLatency>0.810 us</AbsoluteTimeLatency>
<IterationLatency>9</IterationLatency>
<PipelineDepth>9</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_29_6>
</VITIS_LOOP_18_5>
</VITIS_LOOP_13_3>
</VITIS_LOOP_12_2>
</VITIS_LOOP_11_1>
=======
<EstimatedClockPeriod>7.060</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>250</Best-caseLatency>
<Average-caseLatency>250</Average-caseLatency>
<Worst-caseLatency>250</Worst-caseLatency>
<Best-caseRealTimeLatency>2.500 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.500 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.500 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>250</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_24_8_VITIS_LOOP_27_9>
<Name>VITIS_LOOP_24_8_VITIS_LOOP_27_9</Name>
<Slack>7.30</Slack>
<TripCount>81</TripCount>
<Latency>248</Latency>
<AbsoluteTimeLatency>2.480 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>9</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_24_8_VITIS_LOOP_27_9>
>>>>>>> b41ed44 (Initial commit)
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<<<<<<< HEAD
<FF>386</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>632</LUT>
=======
<FF>153</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>544</LUT>
>>>>>>> b41ed44 (Initial commit)
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<<<<<<< HEAD
=======
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_din0</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_din1</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_opcode</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_dout0</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1176_p_ce</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1180_p_din0</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1180_p_din1</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1180_p_dout0</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_1180_p_ce</name>
<Object>conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>select_ln18_2</name>
<Object>select_ln18_2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>select_ln19_8</name>
<Object>select_ln19_8</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>9</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>add_ln32</name>
<Object>add_ln32</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_address0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_ce0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_q0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>select_ln15_2</name>
<Object>select_ln15_2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>zext_ln20_2</name>
<Object>zext_ln20_2</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_address0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_ce0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_q0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>acc_6_out</name>
<Object>acc_6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>acc_6_out_ap_vld</name>
<Object>acc_6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>conv1</Name>
<Loops>
<VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6></VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.060</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1065369601</Best-caseLatency>
<Average-caseLatency>1065369601</Average-caseLatency>
<Worst-caseLatency>1065369601</Worst-caseLatency>
<Best-caseRealTimeLatency>10.654 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>10.654 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>10.654 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1065369601</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6>
<Name>VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6</Name>
<Slack>7.30</Slack>
<TripCount>4161600</TripCount>
<Latency>1065369600</Latency>
<AbsoluteTimeLatency>10.654 sec</AbsoluteTimeLatency>
<IterationLatency>256</IterationLatency>
<PipelineDepth>256</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
<Instance>grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198</Instance>
</InstanceList>
</VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>413</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1560</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_din0</name>
=======
<name>grp_fu_479_p_din0</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_din1</name>
=======
<name>grp_fu_479_p_din1</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_opcode</name>
=======
<name>grp_fu_479_p_opcode</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_dout0</name>
=======
<name>grp_fu_479_p_dout0</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_ce</name>
=======
<name>grp_fu_479_p_ce</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_din0</name>
=======
<name>grp_fu_483_p_din0</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_din1</name>
=======
<name>grp_fu_483_p_din1</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_dout0</name>
=======
<name>grp_fu_483_p_dout0</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_ce</name>
=======
<name>grp_fu_483_p_ce</name>
>>>>>>> b41ed44 (Initial commit)
<Object>conv1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_address0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_ce0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_q0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_address0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_ce0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_q0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_address0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_ce0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_q0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
=======
<name>conv1_biases_address1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_ce1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_q1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
>>>>>>> b41ed44 (Initial commit)
<name>feat1_address0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_ce0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_we0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_d0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<<<<<<< HEAD
<Name>conv2</Name>
<Loops>
<VITIS_LOOP_10_1>
<VITIS_LOOP_11_2>
<VITIS_LOOP_12_3>
<VITIS_LOOP_15_4></VITIS_LOOP_15_4>
</VITIS_LOOP_12_3>
</VITIS_LOOP_11_2>
</VITIS_LOOP_10_1>
=======
<Name>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Name>
<Loops>
<VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3></VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3>
>>>>>>> b41ed44 (Initial commit)
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<<<<<<< HEAD
<EstimatedClockPeriod>7.016</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1202718817</Best-caseLatency>
<Average-caseLatency>1202718817</Average-caseLatency>
<Worst-caseLatency>1202718817</Worst-caseLatency>
<Best-caseRealTimeLatency>12.027 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>12.027 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>12.027 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1202718817</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_10_1>
<Name>VITIS_LOOP_10_1</Name>
<Slack>7.30</Slack>
<TripCount>32</TripCount>
<Latency>1202718816</Latency>
<AbsoluteTimeLatency>12.027 sec</AbsoluteTimeLatency>
<IterationLatency>37584963</IterationLatency>
<PipelineDepth>37584963</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_11_2>
<Name>VITIS_LOOP_11_2</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>37584960</Latency>
<AbsoluteTimeLatency>0.376 sec</AbsoluteTimeLatency>
<IterationLatency>147392</IterationLatency>
<PipelineDepth>147392</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_12_3>
<Name>VITIS_LOOP_12_3</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>147390</Latency>
<AbsoluteTimeLatency>1.474 ms</AbsoluteTimeLatency>
<IterationLatency>578</IterationLatency>
<PipelineDepth>578</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_15_4>
<Name>VITIS_LOOP_15_4</Name>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>576</Latency>
<AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
<IterationLatency>9</IterationLatency>
<PipelineDepth>9</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_15_4>
</VITIS_LOOP_12_3>
</VITIS_LOOP_11_2>
</VITIS_LOOP_10_1>
=======
<EstimatedClockPeriod>5.197</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4161603</Best-caseLatency>
<Average-caseLatency>4161603</Average-caseLatency>
<Worst-caseLatency>4161603</Worst-caseLatency>
<Best-caseRealTimeLatency>41.616 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>41.616 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>41.616 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4161603</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3>
<Name>VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Name>
<Slack>7.30</Slack>
<TripCount>4161600</TripCount>
<Latency>4161601</Latency>
<AbsoluteTimeLatency>41.616 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3>
>>>>>>> b41ed44 (Initial commit)
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<<<<<<< HEAD
<FF>311</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>436</LUT>
=======
<FF>143</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>462</LUT>
>>>>>>> b41ed44 (Initial commit)
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<<<<<<< HEAD
<Object>conv2</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<<<<<<< HEAD
<Object>conv2</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<<<<<<< HEAD
<Object>conv2</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<<<<<<< HEAD
<Object>conv2</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<<<<<<< HEAD
<Object>conv2</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<<<<<<< HEAD
<Object>conv2</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_din0</name>
<Object>conv2</Object>
=======
<name>grp_fu_487_p_din0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_din1</name>
<Object>conv2</Object>
=======
<name>grp_fu_487_p_din1</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_opcode</name>
<Object>conv2</Object>
=======
<name>grp_fu_487_p_opcode</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_487_p_dout0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_487_p_ce</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_address0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_ce0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_we0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_d0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_address1</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_ce1</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_q1</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Name>
<Loops>
<VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4></VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.016</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12484808</Best-caseLatency>
<Average-caseLatency>12484808</Average-caseLatency>
<Worst-caseLatency>12484808</Worst-caseLatency>
<Best-caseRealTimeLatency>0.125 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.125 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.125 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12484808</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4>
<Name>VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Name>
<Slack>7.30</Slack>
<TripCount>4161600</TripCount>
<Latency>12484806</Latency>
<AbsoluteTimeLatency>0.125 sec</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>10</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>461</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>701</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_479_p_din0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_479_p_din1</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_479_p_opcode</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_dout0</name>
<Object>conv2</Object>
=======
<name>grp_fu_479_p_dout0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_ce</name>
<Object>conv2</Object>
=======
<name>grp_fu_479_p_ce</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_din0</name>
<Object>conv2</Object>
=======
<name>grp_fu_483_p_din0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_din1</name>
<Object>conv2</Object>
=======
<name>grp_fu_483_p_din1</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_dout0</name>
<Object>conv2</Object>
=======
<name>grp_fu_483_p_dout0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_ce</name>
<Object>conv2</Object>
=======
<name>grp_fu_483_p_ce</name>
<Object>srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
=======
<name>acc</name>
<Object>acc</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>sub_ln21</name>
<Object>sub_ln21</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>zext_ln18</name>
<Object>zext_ln18</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>11</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
>>>>>>> b41ed44 (Initial commit)
<name>conv2_weights_address0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv2_weights_ce0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv2_weights_q0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>conv2_biases_address0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_ce0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_q0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
=======
>>>>>>> b41ed44 (Initial commit)
<name>feat1_address0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>22</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_ce0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat1_q0</name>
<Object>feat1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_address0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>21</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_ce0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_we0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_d0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<<<<<<< HEAD
<Name>conv3</Name>
<Loops>
<VITIS_LOOP_13_2>
<VITIS_LOOP_14_3>
<VITIS_LOOP_18_4>
<VITIS_LOOP_19_5>
<VITIS_LOOP_30_6></VITIS_LOOP_30_6>
</VITIS_LOOP_19_5>
</VITIS_LOOP_18_4>
</VITIS_LOOP_14_3>
</VITIS_LOOP_13_2>
=======
<Name>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Name>
<Loops>
<VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6></VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6>
>>>>>>> b41ed44 (Initial commit)
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<<<<<<< HEAD
<EstimatedClockPeriod>7.016</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>493280161</Best-caseLatency>
<Average-caseLatency>493280161</Average-caseLatency>
<Worst-caseLatency>493280161</Worst-caseLatency>
<Best-caseRealTimeLatency>4.933 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>4.933 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.933 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>493280161</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_13_2>
<Name>VITIS_LOOP_13_2</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>493280160</Latency>
<AbsoluteTimeLatency>4.933 sec</AbsoluteTimeLatency>
<IterationLatency>1934432</IterationLatency>
<PipelineDepth>1934432</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_14_3>
<Name>VITIS_LOOP_14_3</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>1934430</Latency>
<AbsoluteTimeLatency>19.344 ms</AbsoluteTimeLatency>
<IterationLatency>7586</IterationLatency>
<PipelineDepth>7586</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_18_4>
<Name>VITIS_LOOP_18_4</Name>
<Slack>7.30</Slack>
<TripCount>32</TripCount>
<Latency>7584</Latency>
<AbsoluteTimeLatency>75.840 us</AbsoluteTimeLatency>
<IterationLatency>237</IterationLatency>
<PipelineDepth>237</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_19_5>
<Name>VITIS_LOOP_19_5</Name>
<Slack>7.30</Slack>
<TripCount>5</TripCount>
<Latency>235</Latency>
<AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
<IterationLatency>47</IterationLatency>
<PipelineDepth>47</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_30_6>
<Name>VITIS_LOOP_30_6</Name>
<Slack>7.30</Slack>
<TripCount>5</TripCount>
<Latency>45</Latency>
<AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
<IterationLatency>9</IterationLatency>
<PipelineDepth>9</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_30_6>
</VITIS_LOOP_19_5>
</VITIS_LOOP_18_4>
</VITIS_LOOP_14_3>
</VITIS_LOOP_13_2>
=======
<EstimatedClockPeriod>5.184</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2080803</Best-caseLatency>
<Average-caseLatency>2080803</Average-caseLatency>
<Worst-caseLatency>2080803</Worst-caseLatency>
<Best-caseRealTimeLatency>20.808 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>20.808 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>20.808 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2080803</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6>
<Name>VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Name>
<Slack>7.30</Slack>
<TripCount>2080800</TripCount>
<Latency>2080801</Latency>
<AbsoluteTimeLatency>20.808 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6>
>>>>>>> b41ed44 (Initial commit)
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<<<<<<< HEAD
<FF>366</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>605</LUT>
=======
<FF>139</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>454</LUT>
>>>>>>> b41ed44 (Initial commit)
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<<<<<<< HEAD
<Object>conv3</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<<<<<<< HEAD
<Object>conv3</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<<<<<<< HEAD
<Object>conv3</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<<<<<<< HEAD
<Object>conv3</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<<<<<<< HEAD
<Object>conv3</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<<<<<<< HEAD
<Object>conv3</Object>
=======
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_din0</name>
<Object>conv3</Object>
=======
<name>grp_fu_487_p_din0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_din1</name>
<Object>conv3</Object>
=======
<name>grp_fu_487_p_din1</name>
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_opcode</name>
<Object>conv3</Object>
=======
<name>grp_fu_487_p_opcode</name>
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_487_p_dout0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_487_p_ce</name>
<Object>srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_address0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>21</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_ce0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_we0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_d0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_address1</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>21</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_ce1</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_q1</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Name>
<Loops>
<VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6></VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.183</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2407</Best-caseLatency>
<Average-caseLatency>2407</Average-caseLatency>
<Worst-caseLatency>2407</Worst-caseLatency>
<Best-caseRealTimeLatency>24.070 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>24.070 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>24.070 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2407</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6>
<Name>VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Name>
<Slack>7.30</Slack>
<TripCount>800</TripCount>
<Latency>2405</Latency>
<AbsoluteTimeLatency>24.050 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>9</PipelineDepth>
<PipelineType>yes</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>166</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>745</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_479_p_din0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_479_p_din1</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_479_p_opcode</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_dout0</name>
<Object>conv3</Object>
=======
<name>grp_fu_479_p_dout0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_692_p_ce</name>
<Object>conv3</Object>
=======
<name>grp_fu_479_p_ce</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_din0</name>
<Object>conv3</Object>
=======
<name>grp_fu_483_p_din0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_din1</name>
<Object>conv3</Object>
=======
<name>grp_fu_483_p_din1</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_dout0</name>
<Object>conv3</Object>
=======
<name>grp_fu_483_p_dout0</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>grp_fu_696_p_ce</name>
<Object>conv3</Object>
=======
<name>grp_fu_483_p_ce</name>
<Object>srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
=======
<name>acc_1</name>
<Object>acc_1</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>zext_ln14_1</name>
<Object>zext_ln14_1</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
>>>>>>> b41ed44 (Initial commit)
<name>conv3_weights_address0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_ce0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_q0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>b_0_0_val</name>
<Object>b_0_0_val</Object>
=======
<name>zext_ln15_2</name>
<Object>zext_ln15_2</Object>
>>>>>>> b41ed44 (Initial commit)
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<<<<<<< HEAD
=======
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>acc_5_out</name>
<Object>acc_5_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
>>>>>>> b41ed44 (Initial commit)
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>output_ftmap_address0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_ce0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
=======
<name>acc_5_out_ap_vld</name>
<Object>acc_5_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
>>>>>>> b41ed44 (Initial commit)
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
<name>output_ftmap_we0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_d0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
=======
>>>>>>> b41ed44 (Initial commit)
<name>feat2_address0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>21</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_ce0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feat2_q0</name>
<Object>feat2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>srcnn</Name>
<Loops>
<<<<<<< HEAD
<VITIS_LOOP_18_1>
<VITIS_LOOP_19_2>
<VITIS_LOOP_20_3></VITIS_LOOP_20_3>
</VITIS_LOOP_19_2>
</VITIS_LOOP_18_1>
<VITIS_LOOP_30_4>
<VITIS_LOOP_31_5>
<VITIS_LOOP_32_6></VITIS_LOOP_32_6>
</VITIS_LOOP_31_5>
</VITIS_LOOP_30_4>
=======
<VITIS_LOOP_10_1></VITIS_LOOP_10_1>
<VITIS_LOOP_14_2_VITIS_LOOP_15_3></VITIS_LOOP_14_2_VITIS_LOOP_15_3>
>>>>>>> b41ed44 (Initial commit)
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<<<<<<< HEAD
<EstimatedClockPeriod>7.016</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4831846568</Best-caseLatency>
<Average-caseLatency>4831846568</Average-caseLatency>
<Worst-caseLatency>4831846568</Worst-caseLatency>
<Best-caseRealTimeLatency>48.318 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>48.318 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>48.318 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4831846569</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_18_1>
<Name>VITIS_LOOP_18_1</Name>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>12517568</Latency>
<AbsoluteTimeLatency>0.125 sec</AbsoluteTimeLatency>
<IterationLatency>195587</IterationLatency>
<PipelineDepth>195587</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_19_2>
<Name>VITIS_LOOP_19_2</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>195585</Latency>
<AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
<IterationLatency>767</IterationLatency>
<PipelineDepth>767</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_20_3>
<Name>VITIS_LOOP_20_3</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>765</Latency>
<AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_20_3>
</VITIS_LOOP_19_2>
</VITIS_LOOP_18_1>
<VITIS_LOOP_30_4>
<Name>VITIS_LOOP_30_4</Name>
<Slack>7.30</Slack>
<TripCount>32</TripCount>
<Latency>6258784</Latency>
<AbsoluteTimeLatency>62.588 ms</AbsoluteTimeLatency>
<IterationLatency>195587</IterationLatency>
<PipelineDepth>195587</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_31_5>
<Name>VITIS_LOOP_31_5</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>195585</Latency>
<AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
<IterationLatency>767</IterationLatency>
<PipelineDepth>767</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<VITIS_LOOP_32_6>
<Name>VITIS_LOOP_32_6</Name>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>765</Latency>
<AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</VITIS_LOOP_32_6>
</VITIS_LOOP_31_5>
</VITIS_LOOP_30_4>
=======
<EstimatedClockPeriod>7.183</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1627901240</Best-caseLatency>
<Average-caseLatency>1627901240</Average-caseLatency>
<Worst-caseLatency>1627901240</Worst-caseLatency>
<Best-caseRealTimeLatency>16.279 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>16.279 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>16.279 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1627901241</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_10_1>
<Name>VITIS_LOOP_10_1</Name>
<Slack>7.30</Slack>
<TripCount>32</TripCount>
<Latency>399513952</Latency>
<AbsoluteTimeLatency>3.995 sec</AbsoluteTimeLatency>
<IterationLatency>12484811</IterationLatency>
<PipelineDepth>12484811</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
<Instance>grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170</Instance>
</InstanceList>
</VITIS_LOOP_10_1>
<VITIS_LOOP_14_2_VITIS_LOOP_15_3>
<Name>VITIS_LOOP_14_2_VITIS_LOOP_15_3</Name>
<Slack>7.30</Slack>
<TripCount>65025</TripCount>
<Latency>156775275</Latency>
<AbsoluteTimeLatency>1.568 sec</AbsoluteTimeLatency>
<IterationLatency>2411</IterationLatency>
<PipelineDepth>2411</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
<Instance>grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183</Instance>
</InstanceList>
</VITIS_LOOP_14_2_VITIS_LOOP_15_3>
>>>>>>> b41ed44 (Initial commit)
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>11064</BRAM_18K>
<AVAIL_BRAM>288</AVAIL_BRAM>
<UTIL_BRAM>3841</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>1248</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<<<<<<< HEAD
<FF>1680</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2903</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>2</UTIL_LUT>
=======
<FF>1843</FF>
<AVAIL_FF>234240</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>4890</LUT>
<AVAIL_LUT>117120</AVAIL_LUT>
<UTIL_LUT>4</UTIL_LUT>
>>>>>>> b41ed44 (Initial commit)
<URAM>0</URAM>
<AVAIL_URAM>64</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_address0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_ce0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_q0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_address0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_ce0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_q0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_address0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_ce0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_q0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
=======
<name>conv1_biases_address1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_ce1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_q1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
>>>>>>> b41ed44 (Initial commit)
<name>conv2_weights_address0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_weights_ce0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_weights_q0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_address0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_ce0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_q0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_address0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_ce0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_q0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_biases</name>
<Object>conv3_biases</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_address0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_ce0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_we0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_d0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
