m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/kosice/Documents/cpre381-toolflow
Eadder1b
Z0 w1711322443
Z1 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z2 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 61
Z3 d/home/cfergen/cpre381/CPRE381TermProject/cpre381-toolflow
Z4 8proj/src/BasicGates/Adder/adder1b.vhd
Z5 Fproj/src/BasicGates/Adder/adder1b.vhd
l0
L8 1
VcoAMGk`AU]KNHLRc<NB@i1
!s100 m;_23m7S6i^S5[onX<6_j1
Z6 OL;C;2023.2_2;77
33
Z7 !s110 1711323475
!i10b 1
Z8 !s108 1711323475.000000
Z9 !s90 -2008|-work|internal/ModelSimContainer/work|proj/src/MIPS_types.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|proj/src/LogicGates/mux2t1N.vhd|proj/src/BasicGates/xorg2.vhd|proj/src/BasicGates/org2.vhd|proj/src/BasicGates/dffg.vhd|proj/src/BasicGates/invg.vhd|proj/src/BasicGates/andg2.vhd|proj/src/BasicGates/Adder/rippleCarryAdderN.vhd|proj/src/BasicGates/Adder/adder1b.vhd|proj/src/BasicGates/register/dffg.vhd|proj/src/BasicGates/register/MIPSregister.vhd|proj/src/BasicGates/register/tb_dffgN.vhd|proj/src/BasicGates/register/mux32_1.vhd|proj/src/BasicGates/register/decoder5_32.vhd|proj/src/BasicGates/register/tb_mux32_1.vhd|proj/src/BasicGates/register/tb_decoder5_32.vhd|proj/src/BasicGates/register/register_package.vhd|proj/src/BasicGates/register/tb_dffg.vhd|proj/src/BasicGates/register/dffgN.vhd|proj/src/BasicGates/register/tb_MIPSregister.vhd|proj/src/FetchLogic/fetch_Logic.vhd|proj/src/FetchLogic/tb_fetch_logic.vhd|proj/src/FetchLogic/Gates/NbitRegister.vhd|proj/src/FetchLogic/Supporting files/tb_pcreg.vhd|proj/src/FetchLogic/Supporting files/PCReg.vhd|proj/src/FetchLogic/Supporting files/shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/bit16_extenders.vhd|proj/src/FetchLogic/Supporting files/tb_shiftleft2N.vhd|proj/src/loadMemModule/tb_loadMemModule.vhd|proj/src/loadMemModule/loadMemModule.vhd|proj/src/ControlLogic/tb_control_Logic.vhd|proj/src/ControlLogic/control_Logic.vhd|proj/src/aluUnit/firstALU.vhd|proj/src/aluUnit/ALU.vhd|proj/src/aluUnit/commands/adderSubS.vhd|proj/src/aluUnit/commands/lui.vhd|proj/src/aluUnit/commands/fullAdderStructN.vhd|proj/src/aluUnit/commands/bit_extenders24b.vhd|proj/src/aluUnit/commands/slt.vhd|proj/src/aluUnit/commands/fullAdderStruct.vhd|proj/src/aluUnit/commands/bit_extenders.vhd|proj/src/aluUnit/testBenches/tb_mux8b4t1.vhd|proj/src/aluUnit/testBenches/tb_orG32b.vhd|proj/src/aluUnit/testBenches/tb_slt.vhd|proj/src/aluUnit/testBenches/tb_orG_N.vhd|proj/src/aluUnit/testBenches/tb_bit_extenders.vhd|proj/src/aluUnit/testBenches/tb_ALU.vhd|proj/src/aluUnit/testBenches/tb_andG_N.vhd|proj/src/aluUnit/testBenches/tb_lui.vhd|proj/src/aluUnit/testBenches/tb_mux16b2t1.vhd|proj/src/aluUnit/testBenches/tb_andg32b.vhd|proj/src/aluUnit/testBenches/tb_onesCompN.vhd|proj/src/aluUnit/testBenches/tb_norG_N.vhd|proj/src/aluUnit/testBenches/tb_xorG_N.vhd|proj/src/aluUnit/testBenches/tb_bit_extenders24b.vhd|proj/src/aluUnit/supportingGates/mux2t1_N.vhd|proj/src/aluUnit/supportingGates/mux32_1.vhd|proj/src/aluUnit/supportingGates/mux16b2t1.vhd|proj/src/aluUnit/supportingGates/onesCompN.vhd|proj/src/aluUnit/supportingGates/norG_N.vhd|proj/src/aluUnit/supportingGates/invg.vhd|proj/src/aluUnit/supportingGates/xorG_N.vhd|proj/src/aluUnit/supportingGates/xorg2.vhd|proj/src/aluUnit/supportingGates/andg2.vhd|proj/src/aluUnit/supportingGates/org2.vhd|proj/src/aluUnit/supportingGates/andG32b.vhd|proj/src/aluUnit/supportingGates/mux2t1.vhd|proj/src/aluUnit/supportingGates/mux32b3t1.vhd|proj/src/aluUnit/supportingGates/mux2t1Flow.vhd|proj/src/aluUnit/supportingGates/mux8b4t1.vhd|proj/src/aluUnit/supportingGates/mux16_1.vhd|proj/src/aluUnit/supportingGates/orG32b.vhd|proj/src/aluUnit/supportingGates/mux2t1_5b.vhd|proj/src/aluUnit/supportingGates/andG_N.vhd|proj/src/aluUnit/supportingGates/orG_N.vhd|
!s107 proj/src/aluUnit/supportingGates/orG_N.vhd|proj/src/aluUnit/supportingGates/andG_N.vhd|proj/src/aluUnit/supportingGates/mux2t1_5b.vhd|proj/src/aluUnit/supportingGates/orG32b.vhd|proj/src/aluUnit/supportingGates/mux16_1.vhd|proj/src/aluUnit/supportingGates/mux8b4t1.vhd|proj/src/aluUnit/supportingGates/mux2t1Flow.vhd|proj/src/aluUnit/supportingGates/mux32b3t1.vhd|proj/src/aluUnit/supportingGates/mux2t1.vhd|proj/src/aluUnit/supportingGates/andG32b.vhd|proj/src/aluUnit/supportingGates/org2.vhd|proj/src/aluUnit/supportingGates/andg2.vhd|proj/src/aluUnit/supportingGates/xorg2.vhd|proj/src/aluUnit/supportingGates/xorG_N.vhd|proj/src/aluUnit/supportingGates/invg.vhd|proj/src/aluUnit/supportingGates/norG_N.vhd|proj/src/aluUnit/supportingGates/onesCompN.vhd|proj/src/aluUnit/supportingGates/mux16b2t1.vhd|proj/src/aluUnit/supportingGates/mux32_1.vhd|proj/src/aluUnit/supportingGates/mux2t1_N.vhd|proj/src/aluUnit/testBenches/tb_bit_extenders24b.vhd|proj/src/aluUnit/testBenches/tb_xorG_N.vhd|proj/src/aluUnit/testBenches/tb_norG_N.vhd|proj/src/aluUnit/testBenches/tb_onesCompN.vhd|proj/src/aluUnit/testBenches/tb_andg32b.vhd|proj/src/aluUnit/testBenches/tb_mux16b2t1.vhd|proj/src/aluUnit/testBenches/tb_lui.vhd|proj/src/aluUnit/testBenches/tb_andG_N.vhd|proj/src/aluUnit/testBenches/tb_ALU.vhd|proj/src/aluUnit/testBenches/tb_bit_extenders.vhd|proj/src/aluUnit/testBenches/tb_orG_N.vhd|proj/src/aluUnit/testBenches/tb_slt.vhd|proj/src/aluUnit/testBenches/tb_orG32b.vhd|proj/src/aluUnit/testBenches/tb_mux8b4t1.vhd|proj/src/aluUnit/commands/bit_extenders.vhd|proj/src/aluUnit/commands/fullAdderStruct.vhd|proj/src/aluUnit/commands/slt.vhd|proj/src/aluUnit/commands/bit_extenders24b.vhd|proj/src/aluUnit/commands/fullAdderStructN.vhd|proj/src/aluUnit/commands/lui.vhd|proj/src/aluUnit/commands/adderSubS.vhd|proj/src/aluUnit/ALU.vhd|proj/src/aluUnit/firstALU.vhd|proj/src/ControlLogic/control_Logic.vhd|proj/src/ControlLogic/tb_control_Logic.vhd|proj/src/loadMemModule/loadMemModule.vhd|proj/src/loadMemModule/tb_loadMemModule.vhd|proj/src/FetchLogic/Supporting files/tb_shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/bit16_extenders.vhd|proj/src/FetchLogic/Supporting files/shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/PCReg.vhd|proj/src/FetchLogic/Supporting files/tb_pcreg.vhd|proj/src/FetchLogic/Gates/NbitRegister.vhd|proj/src/FetchLogic/tb_fetch_logic.vhd|proj/src/FetchLogic/fetch_Logic.vhd|proj/src/BasicGates/register/tb_MIPSregister.vhd|proj/src/BasicGates/register/dffgN.vhd|proj/src/BasicGates/register/tb_dffg.vhd|proj/src/BasicGates/register/register_package.vhd|proj/src/BasicGates/register/tb_decoder5_32.vhd|proj/src/BasicGates/register/tb_mux32_1.vhd|proj/src/BasicGates/register/decoder5_32.vhd|proj/src/BasicGates/register/mux32_1.vhd|proj/src/BasicGates/register/tb_dffgN.vhd|proj/src/BasicGates/register/MIPSregister.vhd|proj/src/BasicGates/register/dffg.vhd|proj/src/BasicGates/Adder/adder1b.vhd|proj/src/BasicGates/Adder/rippleCarryAdderN.vhd|proj/src/BasicGates/andg2.vhd|proj/src/BasicGates/invg.vhd|proj/src/BasicGates/dffg.vhd|proj/src/BasicGates/org2.vhd|proj/src/BasicGates/xorg2.vhd|proj/src/LogicGates/mux2t1N.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|
!i113 0
Z10 o-2008 -work internal/ModelSimContainer/work
Z11 tExplicit 1 CvgOpt 0
Astructural
R1
R2
Z12 DEx4 work 7 adder1b 0 22 coAMGk`AU]KNHLRc<NB@i1
!i122 61
l49
Z13 L19 66
Z14 Vc6@bjSnQafJOd>MZoOU=K3
Z15 !s100 FP=B6S[H@DWiUeF=eO[Zm3
R6
33
R7
!i10b 1
R8
R9
Z16 !s107 proj/src/aluUnit/supportingGates/orG_N.vhd|proj/src/aluUnit/supportingGates/andG_N.vhd|proj/src/aluUnit/supportingGates/mux2t1_5b.vhd|proj/src/aluUnit/supportingGates/orG32b.vhd|proj/src/aluUnit/supportingGates/mux16_1.vhd|proj/src/aluUnit/supportingGates/mux8b4t1.vhd|proj/src/aluUnit/supportingGates/mux2t1Flow.vhd|proj/src/aluUnit/supportingGates/mux32b3t1.vhd|proj/src/aluUnit/supportingGates/mux2t1.vhd|proj/src/aluUnit/supportingGates/andG32b.vhd|proj/src/aluUnit/supportingGates/org2.vhd|proj/src/aluUnit/supportingGates/andg2.vhd|proj/src/aluUnit/supportingGates/xorg2.vhd|proj/src/aluUnit/supportingGates/xorG_N.vhd|proj/src/aluUnit/supportingGates/invg.vhd|proj/src/aluUnit/supportingGates/norG_N.vhd|proj/src/aluUnit/supportingGates/onesCompN.vhd|proj/src/aluUnit/supportingGates/mux16b2t1.vhd|proj/src/aluUnit/supportingGates/mux32_1.vhd|proj/src/aluUnit/supportingGates/mux2t1_N.vhd|proj/src/aluUnit/testBenches/tb_bit_extenders24b.vhd|proj/src/aluUnit/testBenches/tb_xorG_N.vhd|proj/src/aluUnit/testBenches/tb_norG_N.vhd|proj/src/aluUnit/testBenches/tb_onesCompN.vhd|proj/src/aluUnit/testBenches/tb_andg32b.vhd|proj/src/aluUnit/testBenches/tb_mux16b2t1.vhd|proj/src/aluUnit/testBenches/tb_lui.vhd|proj/src/aluUnit/testBenches/tb_andG_N.vhd|proj/src/aluUnit/testBenches/tb_ALU.vhd|proj/src/aluUnit/testBenches/tb_bit_extenders.vhd|proj/src/aluUnit/testBenches/tb_orG_N.vhd|proj/src/aluUnit/testBenches/tb_slt.vhd|proj/src/aluUnit/testBenches/tb_orG32b.vhd|proj/src/aluUnit/testBenches/tb_mux8b4t1.vhd|proj/src/aluUnit/commands/bit_extenders.vhd|proj/src/aluUnit/commands/fullAdderStruct.vhd|proj/src/aluUnit/commands/slt.vhd|proj/src/aluUnit/commands/bit_extenders24b.vhd|proj/src/aluUnit/commands/fullAdderStructN.vhd|proj/src/aluUnit/commands/lui.vhd|proj/src/aluUnit/commands/adderSubS.vhd|proj/src/aluUnit/ALU.vhd|proj/src/aluUnit/firstALU.vhd|proj/src/ControlLogic/control_Logic.vhd|proj/src/ControlLogic/tb_control_Logic.vhd|proj/src/loadMemModule/loadMemModule.vhd|proj/src/loadMemModule/tb_loadMemModule.vhd|proj/src/FetchLogic/Supporting files/tb_shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/bit16_extenders.vhd|proj/src/FetchLogic/Supporting files/shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/PCReg.vhd|proj/src/FetchLogic/Supporting files/tb_pcreg.vhd|proj/src/FetchLogic/Gates/NbitRegister.vhd|proj/src/FetchLogic/tb_fetch_logic.vhd|proj/src/FetchLogic/fetch_Logic.vhd|proj/src/BasicGates/register/tb_MIPSregister.vhd|proj/src/BasicGates/register/dffgN.vhd|proj/src/BasicGates/register/tb_dffg.vhd|proj/src/BasicGates/register/register_package.vhd|proj/src/BasicGates/register/tb_decoder5_32.vhd|proj/src/BasicGates/register/tb_mux32_1.vhd|proj/src/BasicGates/register/decoder5_32.vhd|proj/src/BasicGates/register/mux32_1.vhd|proj/src/BasicGates/register/tb_dffgN.vhd|proj/src/BasicGates/register/MIPSregister.vhd|proj/src/BasicGates/register/dffg.vhd|proj/src/BasicGates/Adder/adder1b.vhd|proj/src/BasicGates/Adder/rippleCarryAdderN.vhd|proj/src/BasicGates/andg2.vhd|proj/src/BasicGates/invg.vhd|proj/src/BasicGates/dffg.vhd|proj/src/BasicGates/org2.vhd|proj/src/BasicGates/xorg2.vhd|proj/src/LogicGates/mux2t1N.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|
!i113 0
R10
R11
Eaddersubs
R0
R1
R2
!i122 61
R3
Z17 8proj/src/aluUnit/commands/adderSubS.vhd
Z18 Fproj/src/aluUnit/commands/adderSubS.vhd
l0
Z19 L17 1
V_38Go9XZdZ]3Y5g7?I5XF3
!s100 >d4]4d?G6YHX0CoRLVTS51
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R1
R2
Z20 DEx4 work 9 addersubs 0 22 _38Go9XZdZ]3Y5g7?I5XF3
!i122 61
l97
Z21 L32 105
Z22 VDNAVKn85D><6BI0PDZLIW2
Z23 !s100 CBo1F]NnaS8UE68J;^I<>2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Ealu
R0
Z24 DPx3 std 3 env 0 22 QPZJVBPkV?55nUWhDzFik0
Z25 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
R1
R2
!i122 61
R3
Z26 8proj/src/aluUnit/ALU.vhd
Z27 Fproj/src/aluUnit/ALU.vhd
l0
L26 1
VR_?Ye>59e;joQ29iD@5;_0
!s100 eK]>AoJJ4LF9Bb>aTS<3j3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R24
R25
R1
R2
Z28 DEx4 work 3 alu 0 22 R_?Ye>59e;joQ29iD@5;_0
!i122 61
l213
Z29 L47 307
Z30 V?Q3hn4T_B541a4BkJz0f61
Z31 !s100 AfCj@d^I0NIAj]BV7SzH71
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eandg2
R0
R1
R2
!i122 61
R3
Z32 8proj/src/aluUnit/supportingGates/andg2.vhd
Z33 Fproj/src/aluUnit/supportingGates/andg2.vhd
l0
Z34 L23 1
Vz300g:V@=nF5TZJfMXVWQ3
!s100 0e<Rg^QbB^Y@JP[zKSc0[3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Adataflow
R1
R2
Z35 DEx4 work 5 andg2 0 22 z300g:V@=nF5TZJfMXVWQ3
!i122 61
l32
Z36 L31 6
Z37 V6I4h9Ic9l@3We23>DOX`i3
Z38 !s100 CbBW?3Q;N[15?`QCEQ<@f2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eandg32b
R0
R24
R25
R1
R2
!i122 61
R3
Z39 8proj/src/aluUnit/supportingGates/andG32b.vhd
Z40 Fproj/src/aluUnit/supportingGates/andG32b.vhd
l0
Z41 L24 1
VZ:>kN9?a90jEok4Z4K<PG0
!s100 Bc^@0=X82C`W4bLWXEU:42
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Adataflow
R24
R25
R1
R2
Z42 DEx4 work 7 andg32b 0 22 Z:>kN9?a90jEok4Z4K<PG0
!i122 61
l34
Z43 L33 6
Z44 VUVgASFNhS9e97M`i4HTao3
Z45 !s100 ?l=fRJlT>H];FaFRcf_hP3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eandg_n
R0
R1
R2
!i122 61
R3
Z46 8proj/src/aluUnit/supportingGates/andG_N.vhd
Z47 Fproj/src/aluUnit/supportingGates/andG_N.vhd
l0
Z48 L21 1
V0Y@04NYeWDh6Nd>VMK8O73
!s100 A0PP4M>dj=jJoJ7SCIK0D0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z49 DEx4 work 6 andg_n 0 22 0Y@04NYeWDh6Nd>VMK8O73
!i122 61
l37
Z50 L29 19
Z51 V?o6iW[OeH:NJLFX6?Ci9g2
Z52 !s100 _CiRoNHCOkVcVMQO]SHXR0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Ebit16_extender
R0
R1
R2
!i122 61
R3
Z53 8proj/src/FetchLogic/Supporting files/bit16_extenders.vhd
Z54 Fproj/src/FetchLogic/Supporting files/bit16_extenders.vhd
l0
Z55 L15 1
VlF?JBo8?AmF@U>6K9?NVZ3
!s100 :?bJOYhI^S239Q>VD_INc3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Aflow
R1
R2
Z56 DEx4 work 14 bit16_extender 0 22 lF?JBo8?AmF@U>6K9?NVZ3
!i122 61
l28
Z57 L24 16
Z58 VXm@o[F3SB2f`R_`VSTjhI2
Z59 !s100 BWZDWlhhE1NLS]HLmfT162
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Ebit_extenders
R0
R1
R2
!i122 61
R3
Z60 8proj/src/aluUnit/commands/bit_extenders.vhd
Z61 Fproj/src/aluUnit/commands/bit_extenders.vhd
l0
Z62 L22 1
V2ER7WNVWjPmh9NnkHAKUG1
!s100 Glza_AVnm4ceo[8lkYJ0c0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Aflow
R1
R2
Z63 DEx4 work 13 bit_extenders 0 22 2ER7WNVWjPmh9NnkHAKUG1
!i122 61
l37
Z64 L34 19
Z65 V;0[LIEddCO_m75TF5[G9V0
Z66 !s100 6@PgN4QWH]`XM3A`^jb9L0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Ebit_extenders24b
Z67 w1711322444
R1
R2
!i122 61
R3
Z68 8proj/src/aluUnit/commands/bit_extenders24b.vhd
Z69 Fproj/src/aluUnit/commands/bit_extenders24b.vhd
l0
R62
VDh1RDQJQb]];L6JD;?UmZ2
!s100 `R3zR_aMb0aLjU<2g:Z_d3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Aflow
R1
R2
Z70 DEx4 work 16 bit_extenders24b 0 22 Dh1RDQJQb]];L6JD;?UmZ2
!i122 61
l37
R64
Z71 VVGXeRD9e0Ada?Qk?nIVZY2
Z72 !s100 <dF[E>QBkf0L8^J;ZSP^j3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Econtrol_logic
R0
R24
R25
R1
R2
!i122 61
R3
Z73 8proj/src/ControlLogic/control_Logic.vhd
Z74 Fproj/src/ControlLogic/control_Logic.vhd
l0
L28 1
VKCWN[e23h^lMIB3@3bnzJ2
!s100 ^B6]VEY`Mzmnaf1g:JHDE2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Aflow
R24
R25
R1
R2
Z75 DEx4 work 13 control_logic 0 22 KCWN[e23h^lMIB3@3bnzJ2
!i122 61
l43
Z76 L40 65
Z77 V6TZaTlV[`O4j1EFM6@fPd2
Z78 !s100 i^LN_98hSFlfn6h5TSnA20
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Edecoder5_32
R0
R1
R2
!i122 61
R3
Z79 8proj/src/BasicGates/register/decoder5_32.vhd
Z80 Fproj/src/BasicGates/register/decoder5_32.vhd
l0
Z81 L20 1
VU`2<X?mdJLbZ=DRe7GXR61
!s100 URAK^]<h0n?ff372CmVnS2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Adecoder
R1
R2
Z82 DEx4 work 11 decoder5_32 0 22 U`2<X?mdJLbZ=DRe7GXR61
!i122 61
l27
Z83 L26 38
Z84 VU9gPVC4^OHbgAS[=Y<O3f2
Z85 !s100 H?4Y0SjXgedkd:WRQ8Cn82
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Edffg
R0
R1
R2
!i122 61
R3
Z86 8proj/src/BasicGates/register/dffg.vhd
Z87 Fproj/src/BasicGates/register/dffg.vhd
l0
R34
Vk=E:JgRI`5Hh828=;SLFo0
!s100 FJQDe;FGDG0KnNV;j4DaY2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R1
R2
Z88 DEx4 work 4 dffg 0 22 k=E:JgRI`5Hh828=;SLFo0
!i122 61
l37
Z89 L33 29
Z90 V4Z;_=e>@QC_j1^o`6V^560
Z91 !s100 GR5ff]ZD1Yiz`>ZFVE>Hg1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Edffgn
R0
R1
R2
!i122 61
R3
Z92 8proj/src/BasicGates/register/dffgN.vhd
Z93 Fproj/src/BasicGates/register/dffgN.vhd
l0
R81
VVC[ZQkhnNmoAV3LJOWjS83
!s100 adG8nL5]G93=1bL73zTAj1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z94 DEx4 work 5 dffgn 0 22 VC[ZQkhnNmoAV3LJOWjS83
!i122 61
l42
Z95 L30 24
Z96 VJ`7XZPUk_j]igYKR05_AX3
Z97 !s100 ;L[4MCD67^OJWbDciSXO43
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Efetch_logic
R0
R1
R2
!i122 61
R3
Z98 8proj/src/FetchLogic/fetch_Logic.vhd
Z99 Fproj/src/FetchLogic/fetch_Logic.vhd
l0
R34
VYmAm>QSS7mmL47e7REaj^1
!s100 T?Jm1]A0hYOh1OA>KL^3b1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R1
R2
Z100 DEx4 work 11 fetch_logic 0 22 YmAm>QSS7mmL47e7REaj^1
!i122 61
l130
Z101 L41 220
Z102 Vkc[HG6C`;4NFEmI60D]V[2
Z103 !s100 JFTzQDkcNe4l44Fj2YWb60
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Efirstalu
R67
R1
R2
!i122 61
R3
Z104 8proj/src/aluUnit/firstALU.vhd
Z105 Fproj/src/aluUnit/firstALU.vhd
l0
R48
VQ<S>^F8?@Qi3_zBSOH5]c2
!s100 7e8DYVAA_LT`:Hz[T:NeV3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R1
R2
Z106 DEx4 work 8 firstalu 0 22 Q<S>^F8?@Qi3_zBSOH5]c2
!i122 61
l92
Z107 L40 82
Z108 VHfaeU3L<RbNZ4koWze4lW0
Z109 !s100 U2H^[LBmT?jdT;;N_oH1n2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Efulladderstruct
R67
R1
R2
!i122 61
R3
Z110 8proj/src/aluUnit/commands/fullAdderStruct.vhd
Z111 Fproj/src/aluUnit/commands/fullAdderStruct.vhd
l0
R19
VjAGmWCmhlzl7>jI7G?AV]2
!s100 ]LkVPeg]IN2kWVa[VG<<l3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R1
R2
Z112 DEx4 work 15 fulladderstruct 0 22 jAGmWCmhlzl7>jI7G?AV]2
!i122 61
l84
Z113 L30 96
Z114 VHkbKkI=:2RQHZY4bVTBCG2
Z115 !s100 D`z@N_TgU>3jh?HY0TFT61
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Efulladderstructn
R67
R1
R2
!i122 61
R3
Z116 8proj/src/aluUnit/commands/fullAdderStructN.vhd
Z117 Fproj/src/aluUnit/commands/fullAdderStructN.vhd
l0
R48
Vg9=QlSY3SlL@GmTFScOVU1
!s100 1US6969bHh6XRO4TXJzAz3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z118 DEx4 work 16 fulladderstructn 0 22 g9=QlSY3SlL@GmTFScOVU1
!i122 61
l56
Z119 L34 41
Z120 VUHeV1N;2l`nN4<n[<6W_Q3
Z121 !s100 0H>V[T117QCY6O76^?eDe3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Einvg
R67
R1
R2
!i122 61
R3
Z122 8proj/src/aluUnit/supportingGates/invg.vhd
Z123 Fproj/src/aluUnit/supportingGates/invg.vhd
l0
R34
VIJkcZ1BXD`4RDZ?hjkbIF2
!s100 5^0jfQ^dVk:bl_Za_KajG0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Adataflow
R1
R2
Z124 DEx4 work 4 invg 0 22 IJkcZ1BXD`4RDZ?hjkbIF2
!i122 61
l31
Z125 L30 6
Z126 V@Kk;^@]_o6c=I4@>kUX2A3
Z127 !s100 Q?`9^ToWC]zk1[=<LdPdE3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eloadmemmodule
R67
R1
R2
!i122 61
R3
Z128 8proj/src/loadMemModule/loadMemModule.vhd
Z129 Fproj/src/loadMemModule/loadMemModule.vhd
l0
R19
VSDKK0JUQS1E^ao=IgP_2b0
!s100 n1=P8Wnbli0efkzo7:ld]1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R1
R2
Z130 DEx4 work 13 loadmemmodule 0 22 SDKK0JUQS1E^ao=IgP_2b0
!i122 61
l78
Z131 L32 99
Z132 VB1QD]SGQ_h6@A80T^V_nH0
Z133 !s100 PMhNHWLbBcMgQ[4BP9@Rm0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Elui
R67
R1
R2
!i122 61
R3
Z134 8proj/src/aluUnit/commands/lui.vhd
Z135 Fproj/src/aluUnit/commands/lui.vhd
l0
R48
V]JCZR36YWgI4G4Wm;k6VD1
!s100 7Gf7i7]gDmmAK[S`:HlT[3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Aflow
R1
R2
Z136 DEx4 work 3 lui 0 22 ]JCZR36YWgI4G4Wm;k6VD1
!i122 61
l36
Z137 L33 8
Z138 V6EF<lBaSg88RbgWz30j>b0
Z139 !s100 a5cUMh[3TY0?zMa@JGgO20
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emem
Z140 w1711139997
Z141 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
R1
R2
!i122 60
R3
Z142 8proj/src/TopLevel/mem.vhd
Z143 Fproj/src/TopLevel/mem.vhd
l0
L8 1
V72U5Be5H]J^_hIf>:2SgQ2
!s100 GF_U?1mjKdlzTC==@Eoi@2
R6
33
Z144 !s110 1711322525
!i10b 1
Z145 !s108 1711322525.000000
Z146 !s90 -2008|-work|internal/ModelSimContainer/work|proj/src/MIPS_types.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|proj/src/LogicGates/mux2t1N.vhd|proj/src/TopLevel/mem.vhd|proj/src/TopLevel/MIPS_Processor.vhd|proj/src/TopLevel/loadMemModule/loadMemModule.vhd|proj/src/TopLevel/loadMemModule/tb_loadMemModule.vhd|proj/src/TopLevel/ControlLogic/tb_control_Logic.vhd|proj/src/TopLevel/ControlLogic/control_Logic.vhd|proj/src/TopLevel/LogicGates/mux2t1N.vhd|proj/src/TopLevel/LogicGates/mux2t1.vhd|proj/src/TopLevel/aluUnit/lui.vhd|proj/src/TopLevel/aluUnit/fullAdderStruct.vhd|proj/src/TopLevel/aluUnit/slt.vhd|proj/src/TopLevel/aluUnit/adderSubS.vhd|proj/src/TopLevel/aluUnit/onesCompN.vhd|proj/src/TopLevel/aluUnit/firstALU.vhd|proj/src/TopLevel/aluUnit/fullAdderStructN.vhd|proj/src/TopLevel/aluUnit/ALU.vhd|proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd|proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd|proj/src/TopLevel/aluUnit/basicGates/org2.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd|proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd|proj/src/TopLevel/aluUnit/basicGates/xorg2.vhd|proj/src/TopLevel/aluUnit/basicGates/mux32_1.vhd|proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1_N.vhd|proj/src/TopLevel/aluUnit/basicGates/andg2.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1.vhd|proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd|proj/src/TopLevel/aluUnit/basicGates/invg.vhd|proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd|proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd|proj/src/TopLevel/aluUnit/basicGates/andG32b.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_ALU.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_mux8b4t1.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_slt.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_norG_N.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_bit_extenders.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_bit_extenders24b.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_xorG_N.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_orG32b.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_orG_N.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_mux16b2t1.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_onesCompN.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_andg32b.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_lui.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_andG_N.vhd|proj/src/TopLevel/FetchLogic/fetch_Logic.vhd|proj/src/TopLevel/FetchLogic/tb_fetch_logic.vhd|proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd|proj/src/TopLevel/FetchLogic/Supporting files/tb_pcreg.vhd|proj/src/TopLevel/FetchLogic/Supporting files/tb_shiftleft2N.vhd|proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd|proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd|proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd|proj/src/TopLevel/BasicGates/andg2.vhd|proj/src/TopLevel/BasicGates/org2.vhd|proj/src/TopLevel/BasicGates/dffg.vhd|proj/src/TopLevel/BasicGates/invg.vhd|proj/src/TopLevel/BasicGates/xorg2.vhd|proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd|proj/src/TopLevel/BasicGates/Adder/adder1b.vhd|proj/src/TopLevel/BasicGates/register/dffg.vhd|proj/src/TopLevel/BasicGates/register/MIPSregister.vhd|proj/src/TopLevel/BasicGates/register/tb_mux32_1.vhd|proj/src/TopLevel/BasicGates/register/decoder5_32.vhd|proj/src/TopLevel/BasicGates/register/tb_MIPSregister.vhd|proj/src/TopLevel/BasicGates/register/tb_decoder5_32.vhd|proj/src/TopLevel/BasicGates/register/tb_dffg.vhd|proj/src/TopLevel/BasicGates/register/dffgN.vhd|proj/src/TopLevel/BasicGates/register/register_package.vhd|proj/src/TopLevel/BasicGates/register/tb_dffgN.vhd|proj/src/TopLevel/BasicGates/register/mux32_1.vhd|proj/src/BasicGates/xorg2.vhd|proj/src/BasicGates/org2.vhd|proj/src/BasicGates/dffg.vhd|proj/src/BasicGates/invg.vhd|proj/src/BasicGates/andg2.vhd|proj/src/BasicGates/Adder/rippleCarryAdderN.vhd|proj/src/BasicGates/Adder/adder1b.vhd|proj/src/BasicGates/register/dffg.vhd|proj/src/BasicGates/register/MIPSregister.vhd|proj/src/BasicGates/register/tb_dffgN.vhd|proj/src/BasicGates/register/mux32_1.vhd|proj/src/BasicGates/register/decoder5_32.vhd|proj/src/BasicGates/register/tb_mux32_1.vhd|proj/src/BasicGates/register/tb_decoder5_32.vhd|proj/src/BasicGates/register/register_package.vhd|proj/src/BasicGates/register/tb_dffg.vhd|proj/src/BasicGates/register/dffgN.vhd|proj/src/BasicGates/register/tb_MIPSregister.vhd|proj/src/FetchLogic/fetch_Logic.vhd|proj/src/FetchLogic/tb_fetch_logic.vhd|proj/src/FetchLogic/Gates/NbitRegister.vhd|proj/src/FetchLogic/Supporting files/tb_pcreg.vhd|proj/src/FetchLogic/Supporting files/PCReg.vhd|proj/src/FetchLogic/Supporting files/shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/bit16_extenders.vhd|proj/src/FetchLogic/Supporting files/tb_shiftleft2N.vhd|proj/src/loadMemModule/tb_loadMemModule.vhd|proj/src/loadMemModule/loadMemModule.vhd|proj/src/ControlLogic/tb_control_Logic.vhd|proj/src/ControlLogic/control_Logic.vhd|proj/src/aluUnit/allstuff/xorG_N.vhd|proj/src/aluUnit/allstuff/mux16_1.vhd|proj/src/aluUnit/allstuff/mux8b4t1.vhd|proj/src/aluUnit/allstuff/tb_bit_extenders24b.vhd|proj/src/aluUnit/allstuff/lui.vhd|proj/src/aluUnit/allstuff/tb_orG_N.vhd|proj/src/aluUnit/allstuff/norG_N.vhd|proj/src/aluUnit/allstuff/bit_extenders.vhd|proj/src/aluUnit/allstuff/tb_andG_N.vhd|proj/src/aluUnit/allstuff/tb_slt.vhd|proj/src/aluUnit/allstuff/andG32b.vhd|proj/src/aluUnit/allstuff/adderSubS.vhd|proj/src/aluUnit/allstuff/mux2t1Flow.vhd|proj/src/aluUnit/allstuff/onesCompN.vhd|proj/src/aluUnit/allstuff/xorg2.vhd|proj/src/aluUnit/allstuff/mux16b2t1.vhd|proj/src/aluUnit/allstuff/tb_orG32b.vhd|proj/src/aluUnit/allstuff/tb_mux16b2t1.vhd|proj/src/aluUnit/allstuff/tb_ALU.vhd|proj/src/aluUnit/allstuff/tb_onesCompN.vhd|proj/src/aluUnit/allstuff/org2.vhd|proj/src/aluUnit/allstuff/andG_N.vhd|proj/src/aluUnit/allstuff/slt.vhd|proj/src/aluUnit/allstuff/bit_extenders24b.vhd|proj/src/aluUnit/allstuff/tb_norG_N.vhd|proj/src/aluUnit/allstuff/tb_lui.vhd|proj/src/aluUnit/allstuff/firstALU.vhd|proj/src/aluUnit/allstuff/mux2t1_5b.vhd|proj/src/aluUnit/allstuff/andg2.vhd|proj/src/aluUnit/allstuff/mux2t1_N.vhd|proj/src/aluUnit/allstuff/invg.vhd|proj/src/aluUnit/allstuff/tb_xorG_N.vhd|proj/src/aluUnit/allstuff/fullAdderStructN.vhd|proj/src/aluUnit/allstuff/mux32_1.vhd|proj/src/aluUnit/allstuff/ALU.vhd|proj/src/aluUnit/allstuff/tb_bit_extenders.vhd|proj/src/aluUnit/allstuff/tb_andg32b.vhd|proj/src/aluUnit/allstuff/orG_N.vhd|proj/src/aluUnit/allstuff/mux32b3t1.vhd|proj/src/aluUnit/allstuff/orG32b.vhd|proj/src/aluUnit/allstuff/fullAdderStruct.vhd|proj/src/aluUnit/allstuff/tb_mux8b4t1.vhd|proj/src/aluUnit/allstuff/mux2t1.vhd|
Z147 !s107 proj/src/aluUnit/allstuff/mux2t1.vhd|proj/src/aluUnit/allstuff/tb_mux8b4t1.vhd|proj/src/aluUnit/allstuff/fullAdderStruct.vhd|proj/src/aluUnit/allstuff/orG32b.vhd|proj/src/aluUnit/allstuff/mux32b3t1.vhd|proj/src/aluUnit/allstuff/orG_N.vhd|proj/src/aluUnit/allstuff/tb_andg32b.vhd|proj/src/aluUnit/allstuff/tb_bit_extenders.vhd|proj/src/aluUnit/allstuff/ALU.vhd|proj/src/aluUnit/allstuff/mux32_1.vhd|proj/src/aluUnit/allstuff/fullAdderStructN.vhd|proj/src/aluUnit/allstuff/tb_xorG_N.vhd|proj/src/aluUnit/allstuff/invg.vhd|proj/src/aluUnit/allstuff/mux2t1_N.vhd|proj/src/aluUnit/allstuff/andg2.vhd|proj/src/aluUnit/allstuff/mux2t1_5b.vhd|proj/src/aluUnit/allstuff/firstALU.vhd|proj/src/aluUnit/allstuff/tb_lui.vhd|proj/src/aluUnit/allstuff/tb_norG_N.vhd|proj/src/aluUnit/allstuff/bit_extenders24b.vhd|proj/src/aluUnit/allstuff/slt.vhd|proj/src/aluUnit/allstuff/andG_N.vhd|proj/src/aluUnit/allstuff/org2.vhd|proj/src/aluUnit/allstuff/tb_onesCompN.vhd|proj/src/aluUnit/allstuff/tb_ALU.vhd|proj/src/aluUnit/allstuff/tb_mux16b2t1.vhd|proj/src/aluUnit/allstuff/tb_orG32b.vhd|proj/src/aluUnit/allstuff/mux16b2t1.vhd|proj/src/aluUnit/allstuff/xorg2.vhd|proj/src/aluUnit/allstuff/onesCompN.vhd|proj/src/aluUnit/allstuff/mux2t1Flow.vhd|proj/src/aluUnit/allstuff/adderSubS.vhd|proj/src/aluUnit/allstuff/andG32b.vhd|proj/src/aluUnit/allstuff/tb_slt.vhd|proj/src/aluUnit/allstuff/tb_andG_N.vhd|proj/src/aluUnit/allstuff/bit_extenders.vhd|proj/src/aluUnit/allstuff/norG_N.vhd|proj/src/aluUnit/allstuff/tb_orG_N.vhd|proj/src/aluUnit/allstuff/lui.vhd|proj/src/aluUnit/allstuff/tb_bit_extenders24b.vhd|proj/src/aluUnit/allstuff/mux8b4t1.vhd|proj/src/aluUnit/allstuff/mux16_1.vhd|proj/src/aluUnit/allstuff/xorG_N.vhd|proj/src/ControlLogic/control_Logic.vhd|proj/src/ControlLogic/tb_control_Logic.vhd|proj/src/loadMemModule/loadMemModule.vhd|proj/src/loadMemModule/tb_loadMemModule.vhd|proj/src/FetchLogic/Supporting files/tb_shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/bit16_extenders.vhd|proj/src/FetchLogic/Supporting files/shiftleft2N.vhd|proj/src/FetchLogic/Supporting files/PCReg.vhd|proj/src/FetchLogic/Supporting files/tb_pcreg.vhd|proj/src/FetchLogic/Gates/NbitRegister.vhd|proj/src/FetchLogic/tb_fetch_logic.vhd|proj/src/FetchLogic/fetch_Logic.vhd|proj/src/BasicGates/register/tb_MIPSregister.vhd|proj/src/BasicGates/register/dffgN.vhd|proj/src/BasicGates/register/tb_dffg.vhd|proj/src/BasicGates/register/register_package.vhd|proj/src/BasicGates/register/tb_decoder5_32.vhd|proj/src/BasicGates/register/tb_mux32_1.vhd|proj/src/BasicGates/register/decoder5_32.vhd|proj/src/BasicGates/register/mux32_1.vhd|proj/src/BasicGates/register/tb_dffgN.vhd|proj/src/BasicGates/register/MIPSregister.vhd|proj/src/BasicGates/register/dffg.vhd|proj/src/BasicGates/Adder/adder1b.vhd|proj/src/BasicGates/Adder/rippleCarryAdderN.vhd|proj/src/BasicGates/andg2.vhd|proj/src/BasicGates/invg.vhd|proj/src/BasicGates/dffg.vhd|proj/src/BasicGates/org2.vhd|proj/src/BasicGates/xorg2.vhd|proj/src/TopLevel/BasicGates/register/mux32_1.vhd|proj/src/TopLevel/BasicGates/register/tb_dffgN.vhd|proj/src/TopLevel/BasicGates/register/register_package.vhd|proj/src/TopLevel/BasicGates/register/dffgN.vhd|proj/src/TopLevel/BasicGates/register/tb_dffg.vhd|proj/src/TopLevel/BasicGates/register/tb_decoder5_32.vhd|proj/src/TopLevel/BasicGates/register/tb_MIPSregister.vhd|proj/src/TopLevel/BasicGates/register/decoder5_32.vhd|proj/src/TopLevel/BasicGates/register/tb_mux32_1.vhd|proj/src/TopLevel/BasicGates/register/MIPSregister.vhd|proj/src/TopLevel/BasicGates/register/dffg.vhd|proj/src/TopLevel/BasicGates/Adder/adder1b.vhd|proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd|proj/src/TopLevel/BasicGates/xorg2.vhd|proj/src/TopLevel/BasicGates/invg.vhd|proj/src/TopLevel/BasicGates/dffg.vhd|proj/src/TopLevel/BasicGates/org2.vhd|proj/src/TopLevel/BasicGates/andg2.vhd|proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd|proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd|proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd|proj/src/TopLevel/FetchLogic/Supporting files/tb_shiftleft2N.vhd|proj/src/TopLevel/FetchLogic/Supporting files/tb_pcreg.vhd|proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd|proj/src/TopLevel/FetchLogic/tb_fetch_logic.vhd|proj/src/TopLevel/FetchLogic/fetch_Logic.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_andG_N.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_lui.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_andg32b.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_onesCompN.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_mux16b2t1.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_orG_N.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_orG32b.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_xorG_N.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_bit_extenders24b.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_bit_extenders.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_norG_N.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_slt.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_mux8b4t1.vhd|proj/src/TopLevel/aluUnit/testBenches/tb_ALU.vhd|proj/src/TopLevel/aluUnit/basicGates/andG32b.vhd|proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd|proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd|proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/invg.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd|proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd|proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1.vhd|proj/src/TopLevel/aluUnit/basicGates/andg2.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1_N.vhd|proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd|proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/mux32_1.vhd|proj/src/TopLevel/aluUnit/basicGates/xorg2.vhd|proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd|proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd|proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd|proj/src/TopLevel/aluUnit/basicGates/org2.vhd|proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd|proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd|proj/src/TopLevel/aluUnit/ALU.vhd|proj/src/TopLevel/aluUnit/fullAdderStructN.vhd|proj/src/TopLevel/aluUnit/firstALU.vhd|proj/src/TopLevel/aluUnit/onesCompN.vhd|proj/src/TopLevel/aluUnit/adderSubS.vhd|proj/src/TopLevel/aluUnit/slt.vhd|proj/src/TopLevel/aluUnit/fullAdderStruct.vhd|proj/src/TopLevel/aluUnit/lui.vhd|proj/src/TopLevel/LogicGates/mux2t1.vhd|proj/src/TopLevel/LogicGates/mux2t1N.vhd|proj/src/TopLevel/ControlLogic/control_Logic.vhd|proj/src/TopLevel/ControlLogic/tb_control_Logic.vhd|proj/src/TopLevel/loadMemModule/tb_loadMemModule.vhd|proj/src/TopLevel/loadMemModule/loadMemModule.vhd|proj/src/TopLevel/MIPS_Processor.vhd|proj/src/TopLevel/mem.vhd|proj/src/LogicGates/mux2t1N.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|
!i113 0
R10
R11
Artl
R141
R1
R2
DEx4 work 3 mem 0 22 72U5Be5H]J^_hIf>:2SgQ2
!i122 60
l37
L27 24
V5c?J75VGOAknnABKPF61A1
!s100 h2oZ:n@5VDnM^B7>cA]W22
R6
33
R144
!i10b 1
R145
R146
R147
!i113 0
R10
R11
Emips_processor
Z148 w1711143517
Z149 DPx4 work 10 mips_types 0 22 >i]jZ9eAbXcz[cgAlXhVU2
R1
R2
!i122 60
R3
Z150 8proj/src/TopLevel/MIPS_Processor.vhd
Z151 Fproj/src/TopLevel/MIPS_Processor.vhd
l0
R34
Vd4PbKzUFLc_Cb46>R7C=O3
!s100 lCRi]V>h[1VjnjUP_8`>K1
R6
33
R144
!i10b 1
R145
R146
R147
!i113 0
R10
R11
Astructure
R149
R1
R2
DEx4 work 14 mips_processor 0 22 d4PbKzUFLc_Cb46>R7C=O3
!i122 60
l290
L35 448
Vji@boIiW7j49E;3Fh5?>^0
!s100 Jcjf:N[fAbmbCHaMc35CI0
R6
33
R144
!i10b 1
R145
R146
R147
!i113 0
R10
R11
Pmips_types
R1
R2
!i122 61
Z152 w1711143580
R3
Z153 8proj/src/MIPS_types.vhd
Z154 Fproj/src/MIPS_types.vhd
l0
L15 13
V>i]jZ9eAbXcz[cgAlXhVU2
!s100 Zhic[8Ck_NUcnioRmZLWb2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Bbody
R149
R1
R2
!i122 61
l0
Z155 L29 3
Z156 VH4D8`z<c`PE][_NQN2d1L2
Z157 !s100 ;m9aHiUa@zM37M9gRzA3:0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emipsregister
R0
Z158 DPx4 work 16 register_package 0 22 ;NV1=;OoAhmk1YC@8:z[:0
R1
R2
!i122 61
R3
Z159 8proj/src/BasicGates/register/MIPSregister.vhd
Z160 Fproj/src/BasicGates/register/MIPSregister.vhd
l0
R48
VUeOooM6Z5FD_dR:J3FW`T3
!s100 GNSWI@lk0eUR?`:OJ:mND3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R158
R1
R2
Z161 DEx4 work 12 mipsregister 0 22 UeOooM6Z5FD_dR:J3FW`T3
!i122 61
l126
Z162 L42 204
Z163 VN?nJXC9=YlgAz7[YR7I4T3
Z164 !s100 <44hRSiUk>AC1@C7alASJ0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux16_1
R67
R1
R2
!i122 61
R3
Z165 8proj/src/aluUnit/supportingGates/mux16_1.vhd
Z166 Fproj/src/aluUnit/supportingGates/mux16_1.vhd
l0
R81
VdlJG[HL>j4e>O81WWV`:73
!s100 2ec[i9L<GoDz[>Z[]>U=m0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amux
R1
R2
Z167 DEx4 work 7 mux16_1 0 22 dlJG[HL>j4e>O81WWV`:73
!i122 61
l29
Z168 L28 22
Z169 VF>mMPI4SNe3>0^jc[UBIW2
Z170 !s100 [=z>Hh6l_=8OK_mmgFUg73
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux16b2t1
R67
R1
R2
!i122 61
R3
Z171 8proj/src/aluUnit/supportingGates/mux16b2t1.vhd
Z172 Fproj/src/aluUnit/supportingGates/mux16b2t1.vhd
l0
R81
Vc]OR7OIlLe9^V9EYS`[Tm3
!s100 0KoXNj2;WEPlR2<k:3>JB0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amux
R1
R2
Z173 DEx4 work 9 mux16b2t1 0 22 c]OR7OIlLe9^V9EYS`[Tm3
!i122 61
l28
Z174 L27 8
Z175 V=0`Q2ZdQZi>VWz?m87zE]3
Z176 !s100 VIkG;OA;db2iP<G2<CF=>0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux2t1
R67
R1
R2
!i122 61
R3
Z177 8proj/src/aluUnit/supportingGates/mux2t1.vhd
Z178 Fproj/src/aluUnit/supportingGates/mux2t1.vhd
l0
R81
V4obH`B4jzzb;DbcMehOJz3
!s100 DVl>2Rfe4AP:[22MffllZ2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R1
R2
Z179 DEx4 work 6 mux2t1 0 22 4obH`B4jzzb;DbcMehOJz3
!i122 61
l60
Z180 L30 60
Z181 V4DL?@m58@A]zg;<2I_[WN2
Z182 !s100 NP]K<z3HRm<OAkKN:KPX01
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux2t1_5b
R67
R1
R2
!i122 61
R3
Z183 8proj/src/aluUnit/supportingGates/mux2t1_5b.vhd
Z184 Fproj/src/aluUnit/supportingGates/mux2t1_5b.vhd
l0
R48
VKSN`;=QW3_gTlK^nRkGN02
!s100 ?BL_=gIL:i`Cki;Y6zhOl3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z185 DEx4 work 9 mux2t1_5b 0 22 KSN`;=QW3_gTlK^nRkGN02
!i122 61
l39
Z186 L30 21
Z187 Vh]lR:jnGQl24Z]VzS3HB<2
Z188 !s100 [m?GcTW<=X_[WilZjNCR^0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux2t1_n
R67
R1
R2
!i122 61
R3
Z189 8proj/src/aluUnit/supportingGates/mux2t1_N.vhd
Z190 Fproj/src/aluUnit/supportingGates/mux2t1_N.vhd
l0
R48
V^naQNg30@fDK=gaeXbe;30
!s100 Y80E^d;5=hf2cNC6Yk_Di1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z191 DEx4 work 8 mux2t1_n 0 22 ^naQNg30@fDK=gaeXbe;30
!i122 61
l39
R186
Z192 V>PnQDba?ioHeI=OcIIon33
Z193 !s100 `>^]M24jDEZ=7JFVDOOTo3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux2t1flow
R67
R1
R2
!i122 61
R3
Z194 8proj/src/aluUnit/supportingGates/mux2t1Flow.vhd
Z195 Fproj/src/aluUnit/supportingGates/mux2t1Flow.vhd
l0
R48
V?If9kce2zGh1Mh1oz@[aA3
!s100 ILfl`4On9LIOIKhYPS8UV3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amux2t1f
R1
R2
Z196 DEx4 work 10 mux2t1flow 0 22 ?If9kce2zGh1Mh1oz@[aA3
!i122 61
l28
Z197 L27 7
Z198 V`kV83nz8Z[iibTZ8zoO`V0
Z199 !s100 3ndFK;MI[[1bLaR2Da1TN0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux2t1n
R0
R1
R2
!i122 61
R3
Z200 8proj/src/LogicGates/mux2t1N.vhd
Z201 Fproj/src/LogicGates/mux2t1N.vhd
l0
R48
Vn[o>f63d<mm_1dMV`Xe?83
!s100 kl>AfKa>FIBOXY3UAQ@1?1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z202 DEx4 work 7 mux2t1n 0 22 n[o>f63d<mm_1dMV`Xe?83
!i122 61
l39
R186
Z203 V;]2XETG;0M_eEn60Q_REJ1
Z204 !s100 R7f67P6UdiEe1_FlEc3eB3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux32_1
R67
R1
R2
!i122 61
R3
Z205 8proj/src/aluUnit/supportingGates/mux32_1.vhd
Z206 Fproj/src/aluUnit/supportingGates/mux32_1.vhd
l0
R81
V2k=?9OCb=icRg]XY4h1f10
!s100 >8ZT?6_Nj4__dJX6Qf9LN1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amux
R1
R2
Z207 DEx4 work 7 mux32_1 0 22 2k=?9OCb=icRg]XY4h1f10
!i122 61
l30
Z208 L29 38
Z209 VHQbhnMDdizen6?_M;a6Q_0
Z210 !s100 d40U1hE9Knc6@lCn0giJ82
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux32b3t1
R67
R1
R2
!i122 61
R3
Z211 8proj/src/aluUnit/supportingGates/mux32b3t1.vhd
Z212 Fproj/src/aluUnit/supportingGates/mux32b3t1.vhd
l0
R81
V>D:3Tg7J=4Q3a<glKbH9c1
!s100 8`@N0KN;67W`^e:]JU3>M0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amux
R1
R2
Z213 DEx4 work 9 mux32b3t1 0 22 >D:3Tg7J=4Q3a<glKbH9c1
!i122 61
l28
Z214 L27 15
Z215 V_]H0m?Aa?`7f]>d7]TLML1
Z216 !s100 HiNe[W_>]^KV^oncgm4Sl1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Emux8b4t1
R67
R1
R2
!i122 61
R3
Z217 8proj/src/aluUnit/supportingGates/mux8b4t1.vhd
Z218 Fproj/src/aluUnit/supportingGates/mux8b4t1.vhd
l0
R81
VfZbM<aj3h69892QL>Nd9n2
!s100 CG84IYaZVOR22LYeK8[DQ2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amux
R1
R2
Z219 DEx4 work 8 mux8b4t1 0 22 fZbM<aj3h69892QL>Nd9n2
!i122 61
l28
Z220 L27 10
Z221 V?X1zQW8`4h4Dd?CiMKG9Y1
Z222 !s100 b^fW75AWUL4=?[dU<NXd72
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Enbitregister
R0
R1
R2
!i122 61
R3
Z223 8proj/src/FetchLogic/Gates/NbitRegister.vhd
Z224 Fproj/src/FetchLogic/Gates/NbitRegister.vhd
l0
L8 1
V9f?cBEK7PJNPLbWGP_iTi2
!s100 SIB:LEAgO49Qd2PXLKPEG0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z225 DEx4 work 12 nbitregister 0 22 9f?cBEK7PJNPLbWGP_iTi2
!i122 61
l29
Z226 L19 23
Z227 V7W@[0_;angCP54U]0KhMl1
Z228 !s100 gzZ^h0WbVmngbcPKT1Z^00
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Enorg_n
R67
R1
R2
!i122 61
R3
Z229 8proj/src/aluUnit/supportingGates/norG_N.vhd
Z230 Fproj/src/aluUnit/supportingGates/norG_N.vhd
l0
R19
VoRd5IGV1M97>]B1j`J@Dd1
!s100 Kog]Cg<8l8kIUgG0znQ][3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructure
R1
R2
Z231 DEx4 work 6 norg_n 0 22 oRd5IGV1M97>]B1j`J@Dd1
!i122 61
l63
R180
Z232 VLn[nM76_kco@>jfSmT`aU0
Z233 !s100 ?UhaJ8[_GR@W1A;MLffj12
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eonescompn
R67
R1
R2
!i122 61
R3
Z234 8proj/src/aluUnit/supportingGates/onesCompN.vhd
Z235 Fproj/src/aluUnit/supportingGates/onesCompN.vhd
l0
R81
VaAB^_DO2oYz4ejY4B34K03
!s100 M5M?[b6898I^N>3mcjC>i1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z236 DEx4 work 9 onescompn 0 22 aAB^_DO2oYz4ejY4B34K03
!i122 61
l36
Z237 L28 17
Z238 V3BaD0WXdT4dC]PMQCa^YM2
Z239 !s100 :]akRmZI=Ilj789IIkEi31
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eorg2
R67
R1
R2
!i122 61
R3
Z240 8proj/src/aluUnit/supportingGates/org2.vhd
Z241 Fproj/src/aluUnit/supportingGates/org2.vhd
l0
R34
VaV[]T@E1l<VelaHoW:L;60
!s100 hJAZ>EB8bm_e<^5IFaP9e1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Adataflow
R1
R2
Z242 DEx4 work 4 org2 0 22 aV[]T@E1l<VelaHoW:L;60
!i122 61
l32
R36
Z243 V5bY8D]TWo0LHRH2I5]i[W0
Z244 !s100 nma>Pa=mMW`KzzjeW=1[d1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eorg32b
R67
R24
R25
R1
R2
!i122 61
R3
Z245 8proj/src/aluUnit/supportingGates/orG32b.vhd
Z246 Fproj/src/aluUnit/supportingGates/orG32b.vhd
l0
R41
VP_Z4;BMkRLkD^`QU1cLlW0
!s100 PaP_jhBVbZmgUCR_kQ5@P1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Adataflow
R24
R25
R1
R2
Z247 DEx4 work 6 org32b 0 22 P_Z4;BMkRLkD^`QU1cLlW0
!i122 61
l34
R43
Z248 VhUOJ6G_NX@;B2L_674[cF1
Z249 !s100 4Kgg1P[A<Dji]G?b`YiTE0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eorg_n
R67
R1
R2
!i122 61
R3
Z250 8proj/src/aluUnit/supportingGates/orG_N.vhd
Z251 Fproj/src/aluUnit/supportingGates/orG_N.vhd
l0
R48
VRTn]SXO1TWYo1UZ:[?dS63
!s100 CdQmUeNO_BieD;9C`gGAG3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z252 DEx4 work 5 org_n 0 22 RTn]SXO1TWYo1UZ:[?dS63
!i122 61
l37
R50
Z253 VePB`THBo;T1IO]ROi6NlZ3
Z254 !s100 E6Vk59FmQMABOb7eD7e6S3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Epcreg
R0
R1
R2
!i122 61
R3
Z255 8proj/src/FetchLogic/Supporting files/PCReg.vhd
Z256 Fproj/src/FetchLogic/Supporting files/PCReg.vhd
l0
R34
VUVD1Wd`Yz3H]a4cDnfaRD0
!s100 ^?3ClRK7]T8bk[dRM@Weh2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z257 DEx4 work 5 pcreg 0 22 UVD1Wd`Yz3H]a4cDnfaRD0
!i122 61
l62
Z258 L34 54
Z259 VkVEb=JgjI]HGkG^S_9W000
Z260 !s100 Cd0<VMM`ONzX63D;aDT7^2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Pregister_package
R1
R2
!i122 61
R0
R3
8proj/src/BasicGates/register/register_package.vhd
Fproj/src/BasicGates/register/register_package.vhd
l0
L19 4
V;NV1=;OoAhmk1YC@8:z[:0
!s100 NNZ9J`8k=;RR;:@53Hjlo2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eripplecarryaddern
R0
R1
R2
!i122 61
R3
Z261 8proj/src/BasicGates/Adder/rippleCarryAdderN.vhd
Z262 Fproj/src/BasicGates/Adder/rippleCarryAdderN.vhd
l0
R81
VTU;=HSAXM0MjimHOoXGYj3
!s100 B5KAY?JHBHNJmKVnOeNgH3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z263 DEx4 work 17 ripplecarryaddern 0 22 TU;=HSAXM0MjimHOoXGYj3
!i122 61
l43
Z264 L30 42
Z265 VblAgBD<I:_^Dhb>]ZkTEk1
Z266 !s100 Cfl2>hAOP<]eQkadGgjJ=1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eshiftleft2n
R0
R141
R1
R2
!i122 61
R3
Z267 8proj/src/FetchLogic/Supporting files/shiftleft2N.vhd
Z268 Fproj/src/FetchLogic/Supporting files/shiftleft2N.vhd
l0
R62
VLiA73oFSlKWL1e8E5og<g0
!s100 =<4anbO9iI`ToY5jCcDW<3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavioral
R141
R1
R2
Z269 DEx4 work 11 shiftleft2n 0 22 LiA73oFSlKWL1e8E5og<g0
!i122 61
l35
R137
Z270 VRP<M6;Th[0:m[^_S?FN8b3
Z271 !s100 ?AT6G<6S?fGO^5FhZV7?a2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Eslt
R67
R1
R2
!i122 61
R3
Z272 8proj/src/aluUnit/commands/slt.vhd
Z273 Fproj/src/aluUnit/commands/slt.vhd
l0
R48
V=5[gfVV[2Fknb7i_;l1K?1
!s100 TS4o45hCl^>DPXn>WLJoL3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavorial
R1
R2
Z274 DEx4 work 3 slt 0 22 =5[gfVV[2Fknb7i_;l1K?1
!i122 61
l34
Z275 L33 11
Z276 VW:VS:UcLl>mYBTRJ9AnzB0
Z277 !s100 Xh]8R49IIP5Lf]kF2OLe41
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb
Z278 w1711141302
R24
R25
R1
R2
!i122 61
R3
Z279 8internal/testpy/tb.vhd
Z280 Finternal/testpy/tb.vhd
l0
R41
VmnW?FF:Ib87hj>e3NzoaR2
!s100 J8cbzZD^Tj2:AHVPB^Ch:2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z281 DEx4 work 2 tb 0 22 mnW?FF:Ib87hj>e3NzoaR2
!i122 61
l56
Z282 L31 127
Z283 V8b52hZOUTz;mGPlR1XoM@1
Z284 !s100 Q?C5mH^o;6?]2EDH4@`oS3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_alu
R67
R24
R25
R1
R2
!i122 61
R3
Z285 8proj/src/aluUnit/testBenches/tb_ALU.vhd
Z286 Fproj/src/aluUnit/testBenches/tb_ALU.vhd
l0
R62
VY0cIZW2fFh<o?S`l^>]4S0
!s100 f0@G2OllXg<_1bQQmLbY`0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z287 DEx4 work 6 tb_alu 0 22 Y0cIZW2fFh<o?S`l^>]4S0
!i122 61
l75
Z288 L28 415
Z289 VQl6][lKQlO^9RaECNJ<=82
Z290 !s100 oamC=LLWkD5?Wz>]BP7M:0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_andg32b
R67
R24
R25
R1
R2
!i122 61
R3
Z291 8proj/src/aluUnit/testBenches/tb_andg32b.vhd
Z292 Fproj/src/aluUnit/testBenches/tb_andg32b.vhd
l0
R48
VmE]o>9_I@D[4F2`ML29[R2
!s100 @gLWL[dRSHMah?j3;8=M?2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z293 DEx4 work 10 tb_andg32b 0 22 mE]o>9_I@D[4F2`ML29[R2
!i122 61
l84
Z294 L28 218
Z295 VgkkYOXMIcfdWS@emlkic91
Z296 !s100 P0]IS1SMPCTU6_QD`oZSG1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_andg_n
R67
R24
R25
R1
R2
!i122 61
R3
Z297 8proj/src/aluUnit/testBenches/tb_andG_N.vhd
Z298 Fproj/src/aluUnit/testBenches/tb_andG_N.vhd
l0
R48
VhfOi5>H9ACd:1=__G8hRM1
!s100 dj:`3d`fZO2OP2ZkTeAbe0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z299 DEx4 work 9 tb_andg_n 0 22 hfOi5>H9ACd:1=__G8hRM1
!i122 61
l54
Z300 L28 72
Z301 V_K3V=45mQ>]zPgFV=kKE83
Z302 !s100 FA@?S@6HC]7>1PJM0^b^90
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_bit_extenders
R67
R24
R25
R1
R2
!i122 61
R3
Z303 8proj/src/aluUnit/testBenches/tb_bit_extenders.vhd
Z304 Fproj/src/aluUnit/testBenches/tb_bit_extenders.vhd
l0
Z305 L25 1
Vl:jQ7BXZ7XnDlmU5KTPjS3
!s100 lj>Y3Pbin=Y7`ZhM=7CzI3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R24
R25
R1
R2
Z306 DEx4 work 16 tb_bit_extenders 0 22 l:jQ7BXZ7XnDlmU5KTPjS3
!i122 61
l47
Z307 L29 49
Z308 VbTK86Bhg@`e25OX;]O;PF0
Z309 !s100 Omnd?E3QFRfeTVVM<8M8c0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_bit_extenders24b
R67
R24
R25
R1
R2
!i122 61
R3
Z310 8proj/src/aluUnit/testBenches/tb_bit_extenders24b.vhd
Z311 Fproj/src/aluUnit/testBenches/tb_bit_extenders24b.vhd
l0
R305
VcHHTUa:SdQS8?P6bIJczP1
!s100 ><cP2]X_AU[l2M4h:Y?410
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R24
R25
R1
R2
Z312 DEx4 work 19 tb_bit_extenders24b 0 22 cHHTUa:SdQS8?P6bIJczP1
!i122 61
l47
Z313 L29 57
Z314 V7X0D:H6@3XV>8kUW4zjkL2
Z315 !s100 EcPVTZKlGi:YPfdIZAz2R2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_control_logic
R0
R1
R2
!i122 61
R3
Z316 8proj/src/ControlLogic/tb_control_Logic.vhd
Z317 Fproj/src/ControlLogic/tb_control_Logic.vhd
l0
R81
Vj_Dj=dBVPbgemWcK;iEQh2
!s100 jT^BVJP`c[PEPYC@6cWoS2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R1
R2
Z318 DEx4 work 16 tb_control_logic 0 22 j_Dj=dBVPbgemWcK;iEQh2
!i122 61
l43
Z319 L24 78
Z320 VSaU_oiB_DZ9c3C3JXYRM=0
Z321 !s100 l0[;PgbT[n`f7YzGjb0VL3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_decoder5_32
R0
R1
R2
!i122 61
R3
Z322 8proj/src/BasicGates/register/tb_decoder5_32.vhd
Z323 Fproj/src/BasicGates/register/tb_decoder5_32.vhd
l0
R81
VIFNXP4JRoAN<K:h7fQ9X?2
!s100 41ecXRdDBJUBJGK5el1=D3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R1
R2
Z324 DEx4 work 14 tb_decoder5_32 0 22 IFNXP4JRoAN<K:h7fQ9X?2
!i122 61
l40
Z325 L24 58
Z326 Vlkk[QObTZDh]FgoB^Ml_F0
Z327 !s100 iDmKCD7;L>96<I?Z>ZKR32
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_dffg
R0
R1
R2
!i122 61
R3
Z328 8proj/src/BasicGates/register/tb_dffg.vhd
Z329 Fproj/src/BasicGates/register/tb_dffg.vhd
l0
R34
VA]bkfoHz^TXS^XZN8`8zK0
!s100 IGdLK1aaJ6EJ:3F@Z@m7P0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R1
R2
Z330 DEx4 work 7 tb_dffg 0 22 A]bkfoHz^TXS^XZN8`8zK0
!i122 61
l45
Z331 L27 75
Z332 VGBM^WLAa3EGimoikni^B72
Z333 !s100 Cb4=g3LoKFCiz2OW:ze9K2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_dffgn
R0
R1
R2
!i122 61
R3
Z334 8proj/src/BasicGates/register/tb_dffgN.vhd
Z335 Fproj/src/BasicGates/register/tb_dffgN.vhd
l0
R81
VMgAEG>?PKnnnac:;Uia^_3
!s100 iT`b1o`TF:lQ9EU8Z`9=Q2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R1
R2
Z336 DEx4 work 8 tb_dffgn 0 22 MgAEG>?PKnnnac:;Uia^_3
!i122 61
l42
Z337 L24 80
Z338 V:hjUc7UmS0`PD[0[517AQ3
Z339 !s100 9kjebeZlHYRz`en=D9M_g3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_fetch_logic
R0
R1
R2
!i122 61
R3
Z340 8proj/src/FetchLogic/tb_fetch_logic.vhd
Z341 Fproj/src/FetchLogic/tb_fetch_logic.vhd
l0
L13 1
VFo7bmGE:Oh6R0g]]b@JXA2
!s100 fgD9@HUI@Ac_d4h=?ZhFS3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R1
R2
Z342 DEx4 work 14 tb_fetch_logic 0 22 Fo7bmGE:Oh6R0g]]b@JXA2
!i122 61
l41
Z343 L16 104
Z344 VXI3JFeZYANSL4XU8Z=BeP2
Z345 !s100 b^j6`z[ML:dD_10f]ocK]3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_loadmemmodule
R67
R24
R25
R1
R2
!i122 61
R3
Z346 8proj/src/loadMemModule/tb_loadMemModule.vhd
Z347 Fproj/src/loadMemModule/tb_loadMemModule.vhd
l0
R62
V8A>6Ylk7?dEV7NW@fSNo<3
!s100 g29Y51WmZ72nORI^Z5^SD1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z348 DEx4 work 16 tb_loadmemmodule 0 22 8A>6Ylk7?dEV7NW@fSNo<3
!i122 61
l63
Z349 L28 144
Z350 VTDWXClFknMf:16;kToYTH2
Z351 !s100 hQeELa5T8OP_kk7cBFDXR3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_lui
R67
R24
R25
R1
R2
!i122 61
R3
Z352 8proj/src/aluUnit/testBenches/tb_lui.vhd
Z353 Fproj/src/aluUnit/testBenches/tb_lui.vhd
l0
R48
V0`<2ZP^K<=n2`>RBcm5@P2
!s100 gdz<?TN:1KLkel9]nhe<[3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z354 DEx4 work 6 tb_lui 0 22 0`<2ZP^K<=n2`>RBcm5@P2
!i122 61
l51
Z355 L28 67
Z356 Vjf5ZcEe91[@Ve[I;QmQZE3
Z357 !s100 >Yz@S=HlgGU4^VJ@>6`e21
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_mipsregister
R0
R24
R25
R1
R2
!i122 61
R3
Z358 8proj/src/BasicGates/register/tb_MIPSregister.vhd
Z359 Fproj/src/BasicGates/register/tb_MIPSregister.vhd
l0
R48
VVHRFoNMXD@AC3Boi[L1F90
!s100 ghLAT[`g:=L1h]5HiK[:N2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z360 DEx4 work 15 tb_mipsregister 0 22 VHRFoNMXD@AC3Boi[L1F90
!i122 61
l62
Z361 L27 88
Z362 V^=m4jkoTP>K=95N0g=iIh2
Z363 !s100 ^;YEzD_2>jjM;82`LFN[a0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_mux16b2t1
R67
R24
R25
R1
R2
!i122 61
R3
Z364 8proj/src/aluUnit/testBenches/tb_mux16b2t1.vhd
Z365 Fproj/src/aluUnit/testBenches/tb_mux16b2t1.vhd
l0
R48
VN`KMCjR[jlH[XO`iE8Pdi3
!s100 de@o8UYJY[ZnA_0]PDa6o3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z366 DEx4 work 12 tb_mux16b2t1 0 22 N`KMCjR[jlH[XO`iE8Pdi3
!i122 61
l54
Z367 L28 61
Z368 VH5^^l]Dm=H?UkgVgFe=^S2
Z369 !s100 bjT1dIkj4lo=denVdWnA:3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_mux32_1
R0
R1
R2
!i122 61
R3
Z370 8proj/src/BasicGates/register/tb_mux32_1.vhd
Z371 Fproj/src/BasicGates/register/tb_mux32_1.vhd
l0
R81
VA1TVo7BI65DC`b>8]<i5k1
!s100 :c]zA>E11ObBE<i?VeAN`3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R1
R2
Z372 DEx4 work 10 tb_mux32_1 0 22 A1TVo7BI65DC`b>8]<i5k1
!i122 61
l46
Z373 L24 103
Z374 Vl2<K9UTE01kREgZgJ[f^K2
Z375 !s100 i`=B?z0BP8Q`4f>ed3V^h0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_mux8b4t1
R67
R24
R25
R1
R2
!i122 61
R3
Z376 8proj/src/aluUnit/testBenches/tb_mux8b4t1.vhd
Z377 Fproj/src/aluUnit/testBenches/tb_mux8b4t1.vhd
l0
R48
V0>1kJ5gThSc7^LYDN1G;b2
!s100 g?<;]<4d50c230G@k>M6Q1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z378 DEx4 work 11 tb_mux8b4t1 0 22 0>1kJ5gThSc7^LYDN1G;b2
!i122 61
l56
Z379 L28 73
Z380 VHNPeCUP9JzSX^D`CVkGDI0
Z381 !s100 jlzbGJ7865BBYQ12JkLLW1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_norg_n
R67
R24
R25
R1
R2
!i122 61
R3
Z382 8proj/src/aluUnit/testBenches/tb_norG_N.vhd
Z383 Fproj/src/aluUnit/testBenches/tb_norG_N.vhd
l0
R48
VG;`Z`g]<IhR`DJ@6[^?5N3
!s100 a5e^_f3XW[m4LKA=jG?cj1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z384 DEx4 work 9 tb_norg_n 0 22 G;`Z`g]<IhR`DJ@6[^?5N3
!i122 61
l54
Z385 L28 77
Z386 V=Doz8N7dVP7GKgibSA<VI2
Z387 !s100 df1S3W7eXRgE>7OE:amGL1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_onescompn
R67
R24
R25
R1
R2
!i122 61
R3
Z388 8proj/src/aluUnit/testBenches/tb_onesCompN.vhd
Z389 Fproj/src/aluUnit/testBenches/tb_onesCompN.vhd
l0
R48
Vh5eUTofCjVggfCB7ZgkNT3
!s100 Bm2JEnAn`1bb;7gdV5mRX0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z390 DEx4 work 12 tb_onescompn 0 22 h5eUTofCjVggfCB7ZgkNT3
!i122 61
l52
R300
Z391 VCVVSF9F@zQiM:e89d7XTR0
Z392 !s100 iNlFjz80@RCWf=bUniSl03
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_org32b
R67
R24
R25
R1
R2
!i122 61
R3
Z393 8proj/src/aluUnit/testBenches/tb_orG32b.vhd
Z394 Fproj/src/aluUnit/testBenches/tb_orG32b.vhd
l0
R48
Vz2X7=nL<[4UX[]2lQeU=[2
!s100 @6NT03]Jm8ZQmgi2Hg^`M1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z395 DEx4 work 9 tb_org32b 0 22 z2X7=nL<[4UX[]2lQeU=[2
!i122 61
l84
Z396 L28 257
Z397 V4Oli4V@ScFkRb4KUbk2EB1
Z398 !s100 Goi^m2Ao`Wfok>NXc5GD;2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_org_n
R67
R24
R25
R1
R2
!i122 61
R3
Z399 8proj/src/aluUnit/testBenches/tb_orG_N.vhd
Z400 Fproj/src/aluUnit/testBenches/tb_orG_N.vhd
l0
R48
VPFd7F6^NOi8H:3iL8PA`I0
!s100 9FWbl^oMC]gjzmLI^`Q2j1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z401 DEx4 work 8 tb_org_n 0 22 PFd7F6^NOi8H:3iL8PA`I0
!i122 61
l54
R385
Z402 V8L3LYXLJ4`zKBb4FblJEH1
Z403 !s100 cf^Q[dCFC4Ve?i;bI3f;^1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_pcreg
R0
R1
R2
!i122 61
R3
Z404 8proj/src/FetchLogic/Supporting files/tb_pcreg.vhd
Z405 Fproj/src/FetchLogic/Supporting files/tb_pcreg.vhd
l0
L14 1
VbR`ZT_Nf<[HXAmH92WFIV2
!s100 OP:i>jb_HfnY@zIB`P9g33
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R1
R2
Z406 DEx4 work 8 tb_pcreg 0 22 bR`ZT_Nf<[HXAmH92WFIV2
!i122 61
l35
Z407 L17 67
Z408 VM8KC=G;SkJcQI;;NH2jdK0
Z409 !s100 7@Eg7MVPVOA9?USG4K:4f1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_shiftleft2n
R0
R141
R1
R2
!i122 61
R3
Z410 8proj/src/FetchLogic/Supporting files/tb_shiftleft2N.vhd
Z411 Fproj/src/FetchLogic/Supporting files/tb_shiftleft2N.vhd
l0
R55
VPeVK93b`7]U9>nK9n?`?J2
!s100 VO@jhSC6?_DT?G72BPHN11
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Abehavior
R141
R1
R2
Z412 DEx4 work 14 tb_shiftleft2n 0 22 PeVK93b`7]U9>nK9n?`?J2
!i122 61
l35
Z413 L18 50
Z414 VM>eVdOXRR3iCQ>QM7SiGF2
Z415 !s100 aYcOU@OPYL<gdR1jdNU@J2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_slt
R67
R24
R25
R1
R2
!i122 61
R3
Z416 8proj/src/aluUnit/testBenches/tb_slt.vhd
Z417 Fproj/src/aluUnit/testBenches/tb_slt.vhd
l0
R48
V?ezQm3be5c>gF6f?_onAD1
!s100 aYKRQZ>jUGZc]bS@GQ`Pd1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z418 DEx4 work 6 tb_slt 0 22 ?ezQm3be5c>gF6f?_onAD1
!i122 61
l51
R355
Z419 VCCEP?i8TLO=1^;zQl6Al`3
Z420 !s100 9[KM:DY:h<3L<98BHKgYR3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Etb_xorg_n
R67
R24
R25
R1
R2
!i122 61
R3
Z421 8proj/src/aluUnit/testBenches/tb_xorG_N.vhd
Z422 Fproj/src/aluUnit/testBenches/tb_xorG_N.vhd
l0
R48
VUfeze@c[a:oMoO>?RcjOg1
!s100 8U6dTSS9i]kzL@LFAd^4I0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Amixed
R24
R25
R1
R2
Z423 DEx4 work 9 tb_xorg_n 0 22 Ufeze@c[a:oMoO>?RcjOg1
!i122 61
l54
R385
Z424 V>`Q4=F4jcT;1_RbNUX;B12
Z425 !s100 Ki6YRlPjWa2LXNOlHB8PY0
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Exorg2
R67
R1
R2
!i122 61
R3
Z426 8proj/src/aluUnit/supportingGates/xorg2.vhd
Z427 Fproj/src/aluUnit/supportingGates/xorg2.vhd
l0
R34
V>8:W_a_Yo8nfe6MMcbgE73
!s100 zGkHVGJ]HQ5RboN2N>KzN1
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Adataflow
R1
R2
Z428 DEx4 work 5 xorg2 0 22 >8:W_a_Yo8nfe6MMcbgE73
!i122 61
l32
R36
Z429 Vn2QZ9MNeUiN4G2Yb@g3:J0
Z430 !s100 2<f]d3XziROLh_[:_6mNg2
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Exorg_n
R67
R1
R2
!i122 61
R3
Z431 8proj/src/aluUnit/supportingGates/xorG_N.vhd
Z432 Fproj/src/aluUnit/supportingGates/xorG_N.vhd
l0
R48
Vk`EeP@0O^=h7lh<J<TCd41
!s100 cKSFW>K;aOH2AJI@UfU]n3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
Astructural
R1
R2
Z433 DEx4 work 6 xorg_n 0 22 k`EeP@0O^=h7lh<J<TCd41
!i122 61
l37
R50
Z434 V4nQ87P237]TR:cVF>_gg00
Z435 !s100 naj^8W_>6LJAkFm2eaYLo3
R6
33
R7
!i10b 1
R8
R9
R16
!i113 0
R10
R11
