Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  3 22:27:54 2025
| Host         : GDESK-34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
LUTAR-1    Warning           LUT drives async reset alert    46          
TIMING-18  Warning           Missing input or output delay   26          
TIMING-20  Warning           Non-clocked latch               143         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1688)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (338)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1688)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[0]_rep/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[0]_rep__1/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[0]_rep__2/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[1]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[1]_rep__1/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[1]_rep__2/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[2]_rep__0/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[2]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[3]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[3]_rep__0/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[3]_rep__1/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[4]_rep/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/col_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/row_reg_reg[4]/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/row_reg_reg[4]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/row_reg_reg[4]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/boat_animation/rom0/row_reg_reg[4]_rep__4/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom0/row_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[1]_rep__0/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[1]_rep__2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[2]_rep/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[2]_rep__1/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[2]_rep__2/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[3]/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[3]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/boat_animation/rom7/row_reg_reg[3]_rep__3/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[0]_rep__11/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[0]_rep__14/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[0]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[0]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[0]_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[0]_rep__8/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[0]_rep__9/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[1]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[1]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[1]_rep__4/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[1]_rep__6/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/col_reg_reg[5]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[0]_rep__11/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[0]_rep__14/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[0]_rep__17/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[0]_rep__5/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[0]_rep__8/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[2]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[3]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock0_rom/row_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/col_reg_reg[5]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/row_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/rock1_rom/row_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/row_reg_reg[2]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/row_reg_reg[3]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/row_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock1_rom/row_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/col_reg_reg[5]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/row_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vbc/rock2_rom/row_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/row_reg_reg[2]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/row_reg_reg[3]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/row_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock2_rom/row_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/col_reg_reg[5]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/row_reg_reg[0]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/row_reg_reg[1]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/row_reg_reg[2]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/row_reg_reg[3]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/row_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vbc/rock3_rom/row_reg_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (338)
--------------------------------------------------
 There are 338 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.785        0.000                      0                  471        0.175        0.000                      0                  471        4.500        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             3.785        0.000                      0                  471        0.175        0.000                      0                  471        4.500        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        3.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.308ns (22.111%)  route 4.608ns (77.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.844    11.130    vbc/score[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510    14.933    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[12]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X42Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.915    vbc/score_reg[12]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.308ns (22.111%)  route 4.608ns (77.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.844    11.130    vbc/score[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510    14.933    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[13]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X42Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.915    vbc/score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.308ns (22.111%)  route 4.608ns (77.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.844    11.130    vbc/score[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510    14.933    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[14]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X42Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.915    vbc/score_reg[14]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.308ns (22.111%)  route 4.608ns (77.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.844    11.130    vbc/score[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.510    14.933    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  vbc/score_reg[15]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X42Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.915    vbc/score_reg[15]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.308ns (22.655%)  route 4.466ns (77.345%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.702    10.988    vbc/score[0]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.508    14.931    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[4]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X42Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.913    vbc/score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.308ns (22.655%)  route 4.466ns (77.345%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.702    10.988    vbc/score[0]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.508    14.931    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[5]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X42Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.913    vbc/score_reg[5]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.308ns (22.655%)  route 4.466ns (77.345%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.702    10.988    vbc/score[0]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.508    14.931    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[6]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X42Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.913    vbc/score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.308ns (22.655%)  route 4.466ns (77.345%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.702    10.988    vbc/score[0]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.508    14.931    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  vbc/score_reg[7]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X42Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.913    vbc/score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.308ns (22.686%)  route 4.458ns (77.314%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.694    10.980    vbc/score[0]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  vbc/score_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.509    14.932    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y84         FDRE                                         r  vbc/score_reg[10]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X42Y84         FDRE (Setup_fdre_C_CE)      -0.169    14.914    vbc/score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 vbc/tick_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 1.308ns (22.686%)  route 4.458ns (77.314%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.612     5.215    vbc/ClkPort_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  vbc/tick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  vbc/tick_counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.483    vbc/boat_animation/tick_counter_reg[17]
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  vbc/boat_animation/frame[2]_i_6/O
                         net (fo=1, routed)           0.444     7.051    vbc/boat_animation/frame[2]_i_6_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.175 r  vbc/boat_animation/frame[2]_i_4/O
                         net (fo=1, routed)           0.560     7.735    vbc/boat_animation/frame[2]_i_4_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.859 r  vbc/boat_animation/frame[2]_i_2/O
                         net (fo=5, routed)           0.717     8.576    vbc/slow_tick
    SLICE_X51Y66         LUT2 (Prop_lut2_I1_O)        0.153     8.729 r  vbc/obstacle_y0[9]_i_1/O
                         net (fo=41, routed)          1.231     9.959    vbc/obstacle_y0
    SLICE_X46Y76         LUT5 (Prop_lut5_I0_O)        0.327    10.286 r  vbc/score[0]_i_1/O
                         net (fo=16, routed)          0.694    10.980    vbc/score[0]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  vbc/score_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.509    14.932    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y84         FDRE                                         r  vbc/score_reg[11]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X42Y84         FDRE (Setup_fdre_C_CE)      -0.169    14.914    vbc/score_reg[11]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vbc/lane_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/car_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.479    vbc/ClkPort_IBUF_BUFG
    SLICE_X51Y66         FDSE                                         r  vbc/lane_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.141     1.620 f  vbc/lane_reg[0]/Q
                         net (fo=29, routed)          0.122     1.743    vbc/lane_reg_n_0_[0]
    SLICE_X50Y66         LUT5 (Prop_lut5_I0_O)        0.045     1.788 r  vbc/car_x[9]_i_2/O
                         net (fo=1, routed)           0.000     1.788    vbc/car_x[9]_i_2_n_0
    SLICE_X50Y66         FDRE                                         r  vbc/car_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.828     1.993    vbc/ClkPort_IBUF_BUFG
    SLICE_X50Y66         FDRE                                         r  vbc/car_x_reg[9]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.120     1.612    vbc/car_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vbc/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/lfsr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.475    vbc/ClkPort_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  vbc/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vbc/lfsr_reg[2]/Q
                         net (fo=3, routed)           0.120     1.736    vbc/lfsr_reg_n_0_[2]
    SLICE_X49Y72         FDRE                                         r  vbc/lfsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.824     1.989    vbc/ClkPort_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  vbc/lfsr_reg[3]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.070     1.558    vbc/lfsr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vbc/lane_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/car_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.560     1.479    vbc/ClkPort_IBUF_BUFG
    SLICE_X51Y66         FDSE                                         r  vbc/lane_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.141     1.620 f  vbc/lane_reg[0]/Q
                         net (fo=29, routed)          0.126     1.747    vbc/lane_reg_n_0_[0]
    SLICE_X50Y66         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  vbc/car_x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vbc/car_x[3]_i_1_n_0
    SLICE_X50Y66         FDRE                                         r  vbc/car_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.828     1.993    vbc/ClkPort_IBUF_BUFG
    SLICE_X50Y66         FDRE                                         r  vbc/car_x_reg[3]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.121     1.613    vbc/car_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vbc/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/lfsr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.895%)  route 0.119ns (39.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.475    vbc/ClkPort_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  vbc/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vbc/lfsr_reg[7]/Q
                         net (fo=3, routed)           0.119     1.736    vbc/lfsr_reg_n_0_[7]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  vbc/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vbc/p_0_out[0]
    SLICE_X47Y72         FDRE                                         r  vbc/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.824     1.989    vbc/ClkPort_IBUF_BUFG
    SLICE_X47Y72         FDRE                                         r  vbc/lfsr_reg[0]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.091     1.579    vbc/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vbc/obstacle_y1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/obstacle_y1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.416%)  route 0.190ns (50.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.558     1.477    vbc/ClkPort_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  vbc/obstacle_y1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vbc/obstacle_y1_reg[2]/Q
                         net (fo=12, routed)          0.190     1.809    vbc/obstacle_y1_reg[9]_0[0]
    SLICE_X46Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.854 r  vbc/obstacle_y1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vbc/p_0_in__0__0[3]
    SLICE_X46Y77         FDSE                                         r  vbc/obstacle_y1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.824     1.989    vbc/ClkPort_IBUF_BUFG
    SLICE_X46Y77         FDSE                                         r  vbc/obstacle_y1_reg[3]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X46Y77         FDSE (Hold_fdse_C_D)         0.120     1.629    vbc/obstacle_y1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vbc/obstacle_y3_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/obstacle_y3_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.555     1.474    vbc/ClkPort_IBUF_BUFG
    SLICE_X43Y75         FDSE                                         r  vbc/obstacle_y3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDSE (Prop_fdse_C_Q)         0.128     1.602 r  vbc/obstacle_y3_reg[5]/Q
                         net (fo=10, routed)          0.099     1.701    vbc/obstacle_y3_reg[9]_0[3]
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.099     1.800 r  vbc/obstacle_y3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.800    vbc/p_0_in__2[6]
    SLICE_X43Y75         FDSE                                         r  vbc/obstacle_y3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.822     1.987    vbc/ClkPort_IBUF_BUFG
    SLICE_X43Y75         FDSE                                         r  vbc/obstacle_y3_reg[6]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X43Y75         FDSE (Hold_fdse_C_D)         0.092     1.566    vbc/obstacle_y3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vbc/obstacle_y1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/obstacle_y1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.965%)  route 0.158ns (43.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.556     1.475    vbc/ClkPort_IBUF_BUFG
    SLICE_X46Y77         FDSE                                         r  vbc/obstacle_y1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDSE (Prop_fdse_C_Q)         0.164     1.639 r  vbc/obstacle_y1_reg[3]/Q
                         net (fo=11, routed)          0.158     1.797    vbc/obstacle_y1_reg[9]_0[1]
    SLICE_X45Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  vbc/obstacle_y1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vbc/p_0_in__0__0[6]
    SLICE_X45Y77         FDSE                                         r  vbc/obstacle_y1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.825     1.990    vbc/ClkPort_IBUF_BUFG
    SLICE_X45Y77         FDSE                                         r  vbc/obstacle_y1_reg[6]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X45Y77         FDSE (Hold_fdse_C_D)         0.092     1.602    vbc/obstacle_y1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.569     1.488    cnt/ClkPort_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  cnt/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  cnt/refresh_reg[2]/Q
                         net (fo=1, routed)           0.114     1.767    cnt/refresh_reg_n_0_[2]
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  cnt/refresh_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    cnt/refresh_reg[0]_i_1_n_5
    SLICE_X30Y88         FDRE                                         r  cnt/refresh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.840     2.005    cnt/ClkPort_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  cnt/refresh_reg[2]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.134     1.622    cnt/refresh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.569     1.488    cnt/ClkPort_IBUF_BUFG
    SLICE_X30Y89         FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.114     1.767    cnt/refresh_reg_n_0_[6]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  cnt/refresh_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    cnt/refresh_reg[4]_i_1_n_5
    SLICE_X30Y89         FDRE                                         r  cnt/refresh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.840     2.005    cnt/ClkPort_IBUF_BUFG
    SLICE_X30Y89         FDRE                                         r  cnt/refresh_reg[6]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.134     1.622    cnt/refresh_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.570     1.489    cnt/ClkPort_IBUF_BUFG
    SLICE_X30Y90         FDRE                                         r  cnt/refresh_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  cnt/refresh_reg[10]/Q
                         net (fo=1, routed)           0.114     1.768    cnt/refresh_reg_n_0_[10]
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  cnt/refresh_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    cnt/refresh_reg[8]_i_1_n_5
    SLICE_X30Y90         FDRE                                         r  cnt/refresh_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.841     2.006    cnt/ClkPort_IBUF_BUFG
    SLICE_X30Y90         FDRE                                         r  cnt/refresh_reg[10]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.134     1.623    cnt/refresh_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y88    cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y90    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y90    cnt/refresh_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y91    cnt/refresh_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y91    cnt/refresh_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y91    cnt/refresh_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y91    cnt/refresh_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y92    cnt/refresh_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y92    cnt/refresh_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88    cnt/refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88    cnt/refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88    cnt/refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88    cnt/refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    cnt/refresh_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    cnt/refresh_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.897ns  (logic 5.868ns (31.054%)  route 13.029ns (68.946%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.449     6.787    dc/in_boat_area
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.326     7.113 r  dc/vgaR_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           1.119     8.232    vbc/boat_animation/rom7/vgaR_OBUF[2]_inst_i_1
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.356 r  vbc/boat_animation/rom7/vgaR_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.362     9.718    dc/vgaR[2]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124     9.842 r  dc/vgaR_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.520    15.362    vgaR_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    18.897 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.897    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.439ns  (logic 6.337ns (34.370%)  route 12.102ns (65.630%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.246     6.584    dc/in_boat_area
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.354     6.938 f  dc/vgaR_OBUF[2]_inst_i_3/O
                         net (fo=9, routed)           1.051     7.988    dc/vgaR_OBUF[2]_inst_i_3_n_0
    SLICE_X44Y68         LUT3 (Prop_lut3_I2_O)        0.352     8.340 r  dc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.859     9.199    dc/vgaR_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.326     9.525 r  dc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.367    14.893    vgaG_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    18.439 r  vgaG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.439    vgaG[3]
    A6                                                                r  vgaG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.208ns  (logic 6.345ns (34.846%)  route 11.863ns (65.154%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.246     6.584    dc/in_boat_area
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.354     6.938 f  dc/vgaR_OBUF[2]_inst_i_3/O
                         net (fo=9, routed)           1.051     7.988    dc/vgaR_OBUF[2]_inst_i_3_n_0
    SLICE_X44Y68         LUT3 (Prop_lut3_I2_O)        0.352     8.340 r  dc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.844     9.184    dc/vgaR_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.326     9.510 r  dc/vgaR_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.144    14.654    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    18.208 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.208    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.152ns  (logic 5.885ns (32.419%)  route 12.267ns (67.581%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.449     6.787    dc/in_boat_area
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.326     7.113 r  dc/vgaR_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.718     7.831    vbc/boat_animation/rom7/vgaR_OBUF[2]_inst_i_1
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.955 r  vbc/boat_animation/rom7/vgaB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.192     9.147    dc/vgaB[3]_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I2_O)        0.124     9.271 r  dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.329    14.600    vgaB_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    18.152 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.152    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.136ns  (logic 5.871ns (32.370%)  route 12.266ns (67.630%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/vCount_reg[5]/Q
                         net (fo=26, routed)          2.222     2.678    dc/vCount[5]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.802 r  dc/FSM_onehot_game_state[2]_i_140/O
                         net (fo=1, routed)           0.000     2.802    dc/FSM_onehot_game_state[2]_i_140_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.335 r  dc/FSM_onehot_game_state_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     3.335    dc/FSM_onehot_game_state_reg[2]_i_52_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.492 f  dc/FSM_onehot_game_state_reg[2]_i_17/CO[1]
                         net (fo=1, routed)           0.780     4.272    dc/FSM_onehot_game_state_reg[2]_i_17_n_2
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.332     4.604 r  dc/FSM_onehot_game_state[2]_i_6/O
                         net (fo=2, routed)           0.825     5.428    dc/in_rock1_area
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.552 r  dc/FSM_onehot_game_state[2]_i_3/O
                         net (fo=5, routed)           1.029     6.581    dc/FSM_onehot_game_state[2]_i_8_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.150     6.731 r  dc/vgaR_OBUF[2]_inst_i_4/O
                         net (fo=12, routed)          1.346     8.077    dc/vgaR_OBUF[2]_inst_i_4_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.403 f  dc/vgaG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.694     9.097    dc/vgaG_OBUF[1]_inst_i_2_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I2_O)        0.124     9.221 r  dc/vgaG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.370    14.592    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    18.136 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.136    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.020ns  (logic 5.856ns (32.500%)  route 12.164ns (67.500%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 r  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 r  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 r  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.246     6.584    dc/in_boat_area
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.326     6.910 f  dc/vgaR_OBUF[0]_inst_i_5/O
                         net (fo=4, routed)           0.704     7.614    vbc/boat_animation/rom7/vgaR_OBUF[0]_inst_i_1
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.738 f  vbc/boat_animation/rom7/vgaB_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.471     9.209    dc/vgaB[2]_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.333 r  dc/vgaB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.163    14.497    vgaB_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    18.020 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.020    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.855ns  (logic 6.343ns (35.523%)  route 11.512ns (64.477%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.246     6.584    dc/in_boat_area
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.354     6.938 f  dc/vgaR_OBUF[2]_inst_i_3/O
                         net (fo=9, routed)           1.051     7.988    dc/vgaR_OBUF[2]_inst_i_3_n_0
    SLICE_X44Y68         LUT3 (Prop_lut3_I2_O)        0.352     8.340 r  dc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.481     8.821    dc/vgaR_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I1_O)        0.326     9.147 r  dc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.156    14.303    vgaR_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    17.855 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.855    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.820ns  (logic 5.880ns (32.996%)  route 11.940ns (67.004%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 r  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 r  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 r  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.246     6.584    dc/in_boat_area
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.326     6.910 f  dc/vgaR_OBUF[0]_inst_i_5/O
                         net (fo=4, routed)           0.957     7.867    vbc/boat_animation/rom7/vgaR_OBUF[0]_inst_i_1
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.991 f  vbc/boat_animation/rom7/vgaB_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.799     8.790    dc/vgaB[0]_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  dc/vgaB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.360    14.273    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    17.820 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.820    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.766ns  (logic 6.107ns (34.375%)  route 11.659ns (65.625%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/vCount_reg[5]/Q
                         net (fo=26, routed)          2.222     2.678    dc/vCount[5]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.802 r  dc/FSM_onehot_game_state[2]_i_140/O
                         net (fo=1, routed)           0.000     2.802    dc/FSM_onehot_game_state[2]_i_140_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.335 r  dc/FSM_onehot_game_state_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     3.335    dc/FSM_onehot_game_state_reg[2]_i_52_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.492 f  dc/FSM_onehot_game_state_reg[2]_i_17/CO[1]
                         net (fo=1, routed)           0.780     4.272    dc/FSM_onehot_game_state_reg[2]_i_17_n_2
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.332     4.604 r  dc/FSM_onehot_game_state[2]_i_6/O
                         net (fo=2, routed)           0.825     5.428    dc/in_rock1_area
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.552 r  dc/FSM_onehot_game_state[2]_i_3/O
                         net (fo=5, routed)           1.029     6.581    dc/FSM_onehot_game_state[2]_i_8_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.150     6.731 r  dc/vgaR_OBUF[2]_inst_i_4/O
                         net (fo=12, routed)          0.786     7.517    dc/vgaR_OBUF[2]_inst_i_4_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I2_O)        0.352     7.869 r  dc/vgaG_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.811     8.680    dc/vgaG_OBUF[3]_inst_i_4_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I5_O)        0.328     9.008 r  dc/vgaB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.207    14.215    vgaB_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    17.766 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.766    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.725ns  (logic 6.339ns (35.764%)  route 11.386ns (64.236%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.246     6.584    dc/in_boat_area
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.354     6.938 f  dc/vgaR_OBUF[2]_inst_i_3/O
                         net (fo=9, routed)           1.051     7.988    dc/vgaR_OBUF[2]_inst_i_3_n_0
    SLICE_X44Y68         LUT3 (Prop_lut3_I2_O)        0.352     8.340 r  dc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.485     8.825    dc/vgaR_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I1_O)        0.326     9.151 r  dc/vgaR_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.025    14.177    vgaR_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    17.725 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.725    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.262%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[8]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/hCount_reg[8]/Q
                         net (fo=27, routed)          0.108     0.236    dc/hCount[8]
    SLICE_X48Y70         LUT6 (Prop_lut6_I1_O)        0.099     0.335 r  dc/hCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.335    dc/p_0_in__0[9]
    SLICE_X48Y70         FDRE                                         r  dc/hCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[4]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/vCount_reg[4]/Q
                         net (fo=38, routed)          0.116     0.244    dc/vCount[4]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.098     0.342 r  dc/vCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    dc/p_0_in__0__0[5]
    SLICE_X49Y70         FDRE                                         r  dc/vCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/clk25_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/clk25_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE                         0.000     0.000 r  dc/clk25_reg/C
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dc/clk25_reg/Q
                         net (fo=22, routed)          0.180     0.321    dc/clk
    SLICE_X49Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  dc/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.366    dc/clk25_i_1_n_0
    SLICE_X49Y69         FDRE                                         r  dc/clk25_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          0.185     0.326    dc/hCount[6]
    SLICE_X48Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  dc/hCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    dc/p_0_in__0[6]
    SLICE_X48Y70         FDRE                                         r  dc/hCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[0]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[0]/Q
                         net (fo=48, routed)          0.190     0.331    dc/vCount[0]
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.042     0.373 r  dc/vCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    dc/p_0_in__0__0[1]
    SLICE_X49Y70         FDRE                                         r  dc/vCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.428%)  route 0.190ns (50.572%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[0]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dc/vCount_reg[0]/Q
                         net (fo=48, routed)          0.190     0.331    dc/vCount[0]
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.376 r  dc/vCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    dc/p_0_in__0__0[0]
    SLICE_X49Y70         FDRE                                         r  dc/vCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.184ns (48.897%)  route 0.192ns (51.103%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[0]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[0]/Q
                         net (fo=48, routed)          0.192     0.333    dc/vCount[0]
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.043     0.376 r  dc/vCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.376    dc/p_0_in__0__0[4]
    SLICE_X49Y70         FDRE                                         r  dc/vCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.167%)  route 0.192ns (50.833%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[0]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[0]/Q
                         net (fo=48, routed)          0.192     0.333    dc/vCount[0]
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.045     0.378 r  dc/vCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    dc/p_0_in__0__0[3]
    SLICE_X49Y70         FDRE                                         r  dc/vCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.226ns (59.418%)  route 0.154ns (40.582%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[4]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/hCount_reg[4]/Q
                         net (fo=49, routed)          0.154     0.282    dc/hCount[4]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.098     0.380 r  dc/hCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    dc/p_0_in__0[5]
    SLICE_X48Y70         FDRE                                         r  dc/hCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[0]/Q
                         net (fo=35, routed)          0.204     0.345    dc/hCount[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I0_O)        0.042     0.387 r  dc/hCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    dc/p_0_in__0[1]
    SLICE_X47Y70         FDRE                                         r  dc/hCount_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay           309 Endpoints
Min Delay           309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.200ns  (logic 11.535ns (42.409%)  route 15.665ns (57.591%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  vbc/score_reg[0]/Q
                         net (fo=5, routed)           1.348     7.095    vbc/score[0]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  vbc/LEDNumber1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.219    cnt/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  cnt/LEDNumber1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    cnt/LEDNumber1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.869 r  cnt/LEDNumber1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    cnt/LEDNumber1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.986 r  cnt/LEDNumber1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    cnt/LEDNumber1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.205 r  cnt/LEDNumber1_carry__2/O[0]
                         net (fo=9, routed)           0.915     9.120    cnt/score_reg[14][0]
    SLICE_X43Y93         LUT4 (Prop_lut4_I2_O)        0.295     9.415 r  cnt/LEDNumber1__23_carry_i_6/O
                         net (fo=1, routed)           0.000     9.415    cnt/LEDNumber1__23_carry_i_6_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.995 r  cnt/LEDNumber1__23_carry/O[2]
                         net (fo=3, routed)           0.970    10.965    cnt/LEDNumber1__23_carry_n_5
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.302    11.267 r  cnt/LEDNumber1__39_carry_i_5/O
                         net (fo=1, routed)           0.000    11.267    cnt/LEDNumber1__39_carry_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.847 r  cnt/LEDNumber1__39_carry/O[2]
                         net (fo=1, routed)           0.644    12.491    vbc/LEDNumber1__48_carry__1[2]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.302    12.793 r  vbc/LEDNumber1__48_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.793    cnt/i__carry__1_i_1__0[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.373 r  cnt/LEDNumber1__48_carry__1/O[2]
                         net (fo=7, routed)           1.347    14.719    vbc/LEDNumber0_inferred__1/i__carry__1_3[2]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.302    15.021 r  vbc/i__carry_i_5/O
                         net (fo=24, routed)          0.690    15.711    cnt/LEDNumber0_inferred__1/i__carry_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.150    15.861 r  cnt/i__carry_i_6/O
                         net (fo=5, routed)           0.965    16.826    cnt/score_reg[7]_2
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.326    17.152 r  cnt/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.152    cnt/i__carry_i_2__1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.553 r  cnt/LEDNumber1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.553    cnt/LEDNumber1_inferred__0/i__carry_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  cnt/LEDNumber1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.667    cnt/LEDNumber1_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.001 r  cnt/LEDNumber1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.439    18.440    vbc/LEDNumber1_inferred__0/i___13_carry__0[1]
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.303    18.743 r  vbc/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    18.743    cnt/Ca_OBUF_inst_i_19_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.141 r  cnt/LEDNumber1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    19.141    cnt/LEDNumber1_inferred__0/i___13_carry_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.475 r  cnt/LEDNumber1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.203    20.678    cnt/LEDNumber1_inferred__0/i___13_carry__0_n_6
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.303    20.981 r  cnt/Ca_OBUF_inst_i_27/O
                         net (fo=5, routed)           0.805    21.785    cnt/Ca_OBUF_inst_i_27_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.909 r  cnt/Ca_OBUF_inst_i_26/O
                         net (fo=4, routed)           1.021    22.930    cnt/Ca_OBUF_inst_i_26_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.152    23.082 r  cnt/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.409    23.491    cnt/Ca_OBUF_inst_i_8_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326    23.817 r  cnt/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.144    24.961    cnt/LEDNumber__29[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I0_O)        0.124    25.085 r  cnt/Ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.766    28.851    Ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    32.428 r  Ca_OBUF_inst/O
                         net (fo=0)                   0.000    32.428    Ca
    T10                                                               r  Ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.146ns  (logic 11.741ns (43.253%)  route 15.404ns (56.747%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  vbc/score_reg[0]/Q
                         net (fo=5, routed)           1.348     7.095    vbc/score[0]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  vbc/LEDNumber1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.219    cnt/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  cnt/LEDNumber1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    cnt/LEDNumber1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.869 r  cnt/LEDNumber1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    cnt/LEDNumber1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.986 r  cnt/LEDNumber1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    cnt/LEDNumber1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.205 r  cnt/LEDNumber1_carry__2/O[0]
                         net (fo=9, routed)           0.915     9.120    cnt/score_reg[14][0]
    SLICE_X43Y93         LUT4 (Prop_lut4_I2_O)        0.295     9.415 r  cnt/LEDNumber1__23_carry_i_6/O
                         net (fo=1, routed)           0.000     9.415    cnt/LEDNumber1__23_carry_i_6_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.995 r  cnt/LEDNumber1__23_carry/O[2]
                         net (fo=3, routed)           0.970    10.965    cnt/LEDNumber1__23_carry_n_5
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.302    11.267 r  cnt/LEDNumber1__39_carry_i_5/O
                         net (fo=1, routed)           0.000    11.267    cnt/LEDNumber1__39_carry_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.847 r  cnt/LEDNumber1__39_carry/O[2]
                         net (fo=1, routed)           0.644    12.491    vbc/LEDNumber1__48_carry__1[2]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.302    12.793 r  vbc/LEDNumber1__48_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.793    cnt/i__carry__1_i_1__0[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.373 r  cnt/LEDNumber1__48_carry__1/O[2]
                         net (fo=7, routed)           1.347    14.719    vbc/LEDNumber0_inferred__1/i__carry__1_3[2]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.302    15.021 r  vbc/i__carry_i_5/O
                         net (fo=24, routed)          0.690    15.711    cnt/LEDNumber0_inferred__1/i__carry_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.150    15.861 r  cnt/i__carry_i_6/O
                         net (fo=5, routed)           0.965    16.826    cnt/score_reg[7]_2
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.326    17.152 r  cnt/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.152    cnt/i__carry_i_2__1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.553 r  cnt/LEDNumber1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.553    cnt/LEDNumber1_inferred__0/i__carry_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  cnt/LEDNumber1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.667    cnt/LEDNumber1_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.001 r  cnt/LEDNumber1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.439    18.440    vbc/LEDNumber1_inferred__0/i___13_carry__0[1]
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.303    18.743 r  vbc/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    18.743    cnt/Ca_OBUF_inst_i_19_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.141 r  cnt/LEDNumber1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    19.141    cnt/LEDNumber1_inferred__0/i___13_carry_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.475 r  cnt/LEDNumber1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.203    20.678    cnt/LEDNumber1_inferred__0/i___13_carry__0_n_6
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.303    20.981 r  cnt/Ca_OBUF_inst_i_27/O
                         net (fo=5, routed)           0.805    21.785    cnt/Ca_OBUF_inst_i_27_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.909 r  cnt/Ca_OBUF_inst_i_26/O
                         net (fo=4, routed)           1.021    22.930    cnt/Ca_OBUF_inst_i_26_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.152    23.082 r  cnt/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.409    23.491    cnt/Ca_OBUF_inst_i_8_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326    23.817 r  cnt/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.906    24.723    cnt/LEDNumber__29[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I0_O)        0.150    24.873 r  cnt/Cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.744    28.617    Cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.757    32.375 r  Cb_OBUF_inst/O
                         net (fo=0)                   0.000    32.375    Cb
    R10                                                               r  Cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.714ns  (logic 11.722ns (43.879%)  route 14.992ns (56.121%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  vbc/score_reg[0]/Q
                         net (fo=5, routed)           1.348     7.095    vbc/score[0]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  vbc/LEDNumber1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.219    cnt/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  cnt/LEDNumber1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    cnt/LEDNumber1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.869 r  cnt/LEDNumber1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    cnt/LEDNumber1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.986 r  cnt/LEDNumber1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    cnt/LEDNumber1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.205 r  cnt/LEDNumber1_carry__2/O[0]
                         net (fo=9, routed)           0.915     9.120    cnt/score_reg[14][0]
    SLICE_X43Y93         LUT4 (Prop_lut4_I2_O)        0.295     9.415 r  cnt/LEDNumber1__23_carry_i_6/O
                         net (fo=1, routed)           0.000     9.415    cnt/LEDNumber1__23_carry_i_6_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.995 r  cnt/LEDNumber1__23_carry/O[2]
                         net (fo=3, routed)           0.970    10.965    cnt/LEDNumber1__23_carry_n_5
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.302    11.267 r  cnt/LEDNumber1__39_carry_i_5/O
                         net (fo=1, routed)           0.000    11.267    cnt/LEDNumber1__39_carry_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.847 r  cnt/LEDNumber1__39_carry/O[2]
                         net (fo=1, routed)           0.644    12.491    vbc/LEDNumber1__48_carry__1[2]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.302    12.793 r  vbc/LEDNumber1__48_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.793    cnt/i__carry__1_i_1__0[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.373 r  cnt/LEDNumber1__48_carry__1/O[2]
                         net (fo=7, routed)           1.347    14.719    vbc/LEDNumber0_inferred__1/i__carry__1_3[2]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.302    15.021 r  vbc/i__carry_i_5/O
                         net (fo=24, routed)          0.690    15.711    cnt/LEDNumber0_inferred__1/i__carry_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.150    15.861 r  cnt/i__carry_i_6/O
                         net (fo=5, routed)           0.965    16.826    cnt/score_reg[7]_2
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.326    17.152 r  cnt/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.152    cnt/i__carry_i_2__1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.553 r  cnt/LEDNumber1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.553    cnt/LEDNumber1_inferred__0/i__carry_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  cnt/LEDNumber1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.667    cnt/LEDNumber1_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.001 r  cnt/LEDNumber1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.439    18.440    vbc/LEDNumber1_inferred__0/i___13_carry__0[1]
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.303    18.743 r  vbc/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    18.743    cnt/Ca_OBUF_inst_i_19_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.141 r  cnt/LEDNumber1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    19.141    cnt/LEDNumber1_inferred__0/i___13_carry_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.475 r  cnt/LEDNumber1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.203    20.678    cnt/LEDNumber1_inferred__0/i___13_carry__0_n_6
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.303    20.981 r  cnt/Ca_OBUF_inst_i_27/O
                         net (fo=5, routed)           0.805    21.785    cnt/Ca_OBUF_inst_i_27_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.909 r  cnt/Ca_OBUF_inst_i_26/O
                         net (fo=4, routed)           1.021    22.930    cnt/Ca_OBUF_inst_i_26_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.152    23.082 r  cnt/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.409    23.491    cnt/Ca_OBUF_inst_i_8_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326    23.817 r  cnt/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.738    24.555    cnt/LEDNumber__29[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I2_O)        0.119    24.674 r  cnt/Cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.500    28.174    Cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.769    31.942 r  Cf_OBUF_inst/O
                         net (fo=0)                   0.000    31.942    Cf
    T11                                                               r  Cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.120ns  (logic 11.492ns (43.996%)  route 14.628ns (56.004%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  vbc/score_reg[0]/Q
                         net (fo=5, routed)           1.348     7.095    vbc/score[0]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  vbc/LEDNumber1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.219    cnt/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  cnt/LEDNumber1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    cnt/LEDNumber1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.869 r  cnt/LEDNumber1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    cnt/LEDNumber1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.986 r  cnt/LEDNumber1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    cnt/LEDNumber1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.205 r  cnt/LEDNumber1_carry__2/O[0]
                         net (fo=9, routed)           0.915     9.120    cnt/score_reg[14][0]
    SLICE_X43Y93         LUT4 (Prop_lut4_I2_O)        0.295     9.415 r  cnt/LEDNumber1__23_carry_i_6/O
                         net (fo=1, routed)           0.000     9.415    cnt/LEDNumber1__23_carry_i_6_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.995 r  cnt/LEDNumber1__23_carry/O[2]
                         net (fo=3, routed)           0.970    10.965    cnt/LEDNumber1__23_carry_n_5
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.302    11.267 r  cnt/LEDNumber1__39_carry_i_5/O
                         net (fo=1, routed)           0.000    11.267    cnt/LEDNumber1__39_carry_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.847 r  cnt/LEDNumber1__39_carry/O[2]
                         net (fo=1, routed)           0.644    12.491    vbc/LEDNumber1__48_carry__1[2]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.302    12.793 r  vbc/LEDNumber1__48_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.793    cnt/i__carry__1_i_1__0[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.373 r  cnt/LEDNumber1__48_carry__1/O[2]
                         net (fo=7, routed)           1.347    14.719    vbc/LEDNumber0_inferred__1/i__carry__1_3[2]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.302    15.021 r  vbc/i__carry_i_5/O
                         net (fo=24, routed)          0.690    15.711    cnt/LEDNumber0_inferred__1/i__carry_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.150    15.861 r  cnt/i__carry_i_6/O
                         net (fo=5, routed)           0.965    16.826    cnt/score_reg[7]_2
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.326    17.152 r  cnt/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.152    cnt/i__carry_i_2__1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.553 r  cnt/LEDNumber1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.553    cnt/LEDNumber1_inferred__0/i__carry_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  cnt/LEDNumber1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.667    cnt/LEDNumber1_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.001 r  cnt/LEDNumber1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.439    18.440    vbc/LEDNumber1_inferred__0/i___13_carry__0[1]
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.303    18.743 r  vbc/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    18.743    cnt/Ca_OBUF_inst_i_19_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.141 r  cnt/LEDNumber1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    19.141    cnt/LEDNumber1_inferred__0/i___13_carry_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.475 r  cnt/LEDNumber1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.203    20.678    cnt/LEDNumber1_inferred__0/i___13_carry__0_n_6
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.303    20.981 r  cnt/Ca_OBUF_inst_i_27/O
                         net (fo=5, routed)           0.805    21.785    cnt/Ca_OBUF_inst_i_27_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.909 r  cnt/Ca_OBUF_inst_i_26/O
                         net (fo=4, routed)           1.021    22.930    cnt/Ca_OBUF_inst_i_26_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.152    23.082 r  cnt/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.409    23.491    cnt/Ca_OBUF_inst_i_8_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326    23.817 r  cnt/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.954    24.771    cnt/LEDNumber__29[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.124    24.895 r  cnt/Ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.920    27.815    Ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    31.348 r  Ce_OBUF_inst/O
                         net (fo=0)                   0.000    31.348    Ce
    P15                                                               r  Ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.106ns  (logic 11.727ns (44.921%)  route 14.379ns (55.079%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  vbc/score_reg[0]/Q
                         net (fo=5, routed)           1.348     7.095    vbc/score[0]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  vbc/LEDNumber1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.219    cnt/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  cnt/LEDNumber1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    cnt/LEDNumber1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.869 r  cnt/LEDNumber1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    cnt/LEDNumber1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.986 r  cnt/LEDNumber1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    cnt/LEDNumber1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.205 r  cnt/LEDNumber1_carry__2/O[0]
                         net (fo=9, routed)           0.915     9.120    cnt/score_reg[14][0]
    SLICE_X43Y93         LUT4 (Prop_lut4_I2_O)        0.295     9.415 r  cnt/LEDNumber1__23_carry_i_6/O
                         net (fo=1, routed)           0.000     9.415    cnt/LEDNumber1__23_carry_i_6_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.995 r  cnt/LEDNumber1__23_carry/O[2]
                         net (fo=3, routed)           0.970    10.965    cnt/LEDNumber1__23_carry_n_5
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.302    11.267 r  cnt/LEDNumber1__39_carry_i_5/O
                         net (fo=1, routed)           0.000    11.267    cnt/LEDNumber1__39_carry_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.847 r  cnt/LEDNumber1__39_carry/O[2]
                         net (fo=1, routed)           0.644    12.491    vbc/LEDNumber1__48_carry__1[2]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.302    12.793 r  vbc/LEDNumber1__48_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.793    cnt/i__carry__1_i_1__0[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.373 r  cnt/LEDNumber1__48_carry__1/O[2]
                         net (fo=7, routed)           1.347    14.719    vbc/LEDNumber0_inferred__1/i__carry__1_3[2]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.302    15.021 r  vbc/i__carry_i_5/O
                         net (fo=24, routed)          0.690    15.711    cnt/LEDNumber0_inferred__1/i__carry_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.150    15.861 r  cnt/i__carry_i_6/O
                         net (fo=5, routed)           0.965    16.826    cnt/score_reg[7]_2
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.326    17.152 r  cnt/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.152    cnt/i__carry_i_2__1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.553 r  cnt/LEDNumber1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.553    cnt/LEDNumber1_inferred__0/i__carry_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  cnt/LEDNumber1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.667    cnt/LEDNumber1_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.001 r  cnt/LEDNumber1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.439    18.440    vbc/LEDNumber1_inferred__0/i___13_carry__0[1]
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.303    18.743 r  vbc/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    18.743    cnt/Ca_OBUF_inst_i_19_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.141 r  cnt/LEDNumber1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    19.141    cnt/LEDNumber1_inferred__0/i___13_carry_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.475 r  cnt/LEDNumber1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.203    20.678    cnt/LEDNumber1_inferred__0/i___13_carry__0_n_6
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.303    20.981 r  cnt/Ca_OBUF_inst_i_27/O
                         net (fo=5, routed)           0.805    21.785    cnt/Ca_OBUF_inst_i_27_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.909 r  cnt/Ca_OBUF_inst_i_26/O
                         net (fo=4, routed)           1.021    22.930    cnt/Ca_OBUF_inst_i_26_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.152    23.082 r  cnt/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.409    23.491    cnt/Ca_OBUF_inst_i_8_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326    23.817 r  cnt/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.954    24.771    cnt/LEDNumber__29[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I0_O)        0.153    24.924 r  cnt/Cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.671    27.595    Cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.740    31.335 r  Cg_OBUF_inst/O
                         net (fo=0)                   0.000    31.335    Cg
    L18                                                               r  Cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.038ns  (logic 11.508ns (44.198%)  route 14.530ns (55.802%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  vbc/score_reg[0]/Q
                         net (fo=5, routed)           1.348     7.095    vbc/score[0]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  vbc/LEDNumber1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.219    cnt/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  cnt/LEDNumber1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    cnt/LEDNumber1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.869 r  cnt/LEDNumber1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    cnt/LEDNumber1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.986 r  cnt/LEDNumber1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    cnt/LEDNumber1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.205 r  cnt/LEDNumber1_carry__2/O[0]
                         net (fo=9, routed)           0.915     9.120    cnt/score_reg[14][0]
    SLICE_X43Y93         LUT4 (Prop_lut4_I2_O)        0.295     9.415 r  cnt/LEDNumber1__23_carry_i_6/O
                         net (fo=1, routed)           0.000     9.415    cnt/LEDNumber1__23_carry_i_6_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.995 r  cnt/LEDNumber1__23_carry/O[2]
                         net (fo=3, routed)           0.970    10.965    cnt/LEDNumber1__23_carry_n_5
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.302    11.267 r  cnt/LEDNumber1__39_carry_i_5/O
                         net (fo=1, routed)           0.000    11.267    cnt/LEDNumber1__39_carry_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.847 r  cnt/LEDNumber1__39_carry/O[2]
                         net (fo=1, routed)           0.644    12.491    vbc/LEDNumber1__48_carry__1[2]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.302    12.793 r  vbc/LEDNumber1__48_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.793    cnt/i__carry__1_i_1__0[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.373 r  cnt/LEDNumber1__48_carry__1/O[2]
                         net (fo=7, routed)           1.347    14.719    vbc/LEDNumber0_inferred__1/i__carry__1_3[2]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.302    15.021 r  vbc/i__carry_i_5/O
                         net (fo=24, routed)          0.690    15.711    cnt/LEDNumber0_inferred__1/i__carry_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.150    15.861 r  cnt/i__carry_i_6/O
                         net (fo=5, routed)           0.965    16.826    cnt/score_reg[7]_2
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.326    17.152 r  cnt/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.152    cnt/i__carry_i_2__1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.553 r  cnt/LEDNumber1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.553    cnt/LEDNumber1_inferred__0/i__carry_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  cnt/LEDNumber1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.667    cnt/LEDNumber1_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.001 r  cnt/LEDNumber1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.439    18.440    vbc/LEDNumber1_inferred__0/i___13_carry__0[1]
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.303    18.743 r  vbc/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    18.743    cnt/Ca_OBUF_inst_i_19_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.141 r  cnt/LEDNumber1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    19.141    cnt/LEDNumber1_inferred__0/i___13_carry_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.475 r  cnt/LEDNumber1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.203    20.678    cnt/LEDNumber1_inferred__0/i___13_carry__0_n_6
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.303    20.981 r  cnt/Ca_OBUF_inst_i_27/O
                         net (fo=5, routed)           0.805    21.785    cnt/Ca_OBUF_inst_i_27_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.909 r  cnt/Ca_OBUF_inst_i_26/O
                         net (fo=4, routed)           1.021    22.930    cnt/Ca_OBUF_inst_i_26_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.152    23.082 r  cnt/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.409    23.491    cnt/Ca_OBUF_inst_i_8_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326    23.817 r  cnt/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.738    24.555    cnt/LEDNumber__29[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.124    24.679 r  cnt/Cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.038    27.716    Cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    31.267 r  Cd_OBUF_inst/O
                         net (fo=0)                   0.000    31.267    Cd
    K13                                                               r  Cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.461ns  (logic 11.451ns (44.976%)  route 14.010ns (55.024%))
  Logic Levels:           26  (CARRY4=12 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  vbc/score_reg[0]/Q
                         net (fo=5, routed)           1.348     7.095    vbc/score[0]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  vbc/LEDNumber1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.219    cnt/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  cnt/LEDNumber1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    cnt/LEDNumber1_carry_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.869 r  cnt/LEDNumber1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    cnt/LEDNumber1_carry__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.986 r  cnt/LEDNumber1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.986    cnt/LEDNumber1_carry__1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.205 r  cnt/LEDNumber1_carry__2/O[0]
                         net (fo=9, routed)           0.915     9.120    cnt/score_reg[14][0]
    SLICE_X43Y93         LUT4 (Prop_lut4_I2_O)        0.295     9.415 r  cnt/LEDNumber1__23_carry_i_6/O
                         net (fo=1, routed)           0.000     9.415    cnt/LEDNumber1__23_carry_i_6_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.995 r  cnt/LEDNumber1__23_carry/O[2]
                         net (fo=3, routed)           0.970    10.965    cnt/LEDNumber1__23_carry_n_5
    SLICE_X41Y93         LUT4 (Prop_lut4_I1_O)        0.302    11.267 r  cnt/LEDNumber1__39_carry_i_5/O
                         net (fo=1, routed)           0.000    11.267    cnt/LEDNumber1__39_carry_i_5_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.847 r  cnt/LEDNumber1__39_carry/O[2]
                         net (fo=1, routed)           0.644    12.491    vbc/LEDNumber1__48_carry__1[2]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.302    12.793 r  vbc/LEDNumber1__48_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.793    cnt/i__carry__1_i_1__0[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.373 r  cnt/LEDNumber1__48_carry__1/O[2]
                         net (fo=7, routed)           1.347    14.719    vbc/LEDNumber0_inferred__1/i__carry__1_3[2]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.302    15.021 r  vbc/i__carry_i_5/O
                         net (fo=24, routed)          0.690    15.711    cnt/LEDNumber0_inferred__1/i__carry_0
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.150    15.861 r  cnt/i__carry_i_6/O
                         net (fo=5, routed)           0.965    16.826    cnt/score_reg[7]_2
    SLICE_X33Y94         LUT2 (Prop_lut2_I0_O)        0.326    17.152 r  cnt/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.152    cnt/i__carry_i_2__1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.553 r  cnt/LEDNumber1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.553    cnt/LEDNumber1_inferred__0/i__carry_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  cnt/LEDNumber1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.667    cnt/LEDNumber1_inferred__0/i__carry__0_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.001 r  cnt/LEDNumber1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.439    18.440    vbc/LEDNumber1_inferred__0/i___13_carry__0[1]
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.303    18.743 r  vbc/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    18.743    cnt/Ca_OBUF_inst_i_19_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.141 r  cnt/LEDNumber1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    19.141    cnt/LEDNumber1_inferred__0/i___13_carry_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.475 r  cnt/LEDNumber1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.203    20.678    cnt/LEDNumber1_inferred__0/i___13_carry__0_n_6
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.303    20.981 f  cnt/Ca_OBUF_inst_i_27/O
                         net (fo=5, routed)           0.805    21.785    cnt/Ca_OBUF_inst_i_27_n_0
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.909 f  cnt/Ca_OBUF_inst_i_26/O
                         net (fo=4, routed)           1.021    22.930    cnt/Ca_OBUF_inst_i_26_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I4_O)        0.152    23.082 f  cnt/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.409    23.491    cnt/Ca_OBUF_inst_i_8_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.326    23.817 f  cnt/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.906    24.723    cnt/LEDNumber__29[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I0_O)        0.124    24.847 r  cnt/Cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.349    27.196    Cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    30.689 r  Cc_OBUF_inst/O
                         net (fo=0)                   0.000    30.689    Cc
    K16                                                               r  Cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/car_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.235ns  (logic 6.054ns (33.200%)  route 12.181ns (66.800%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.625     5.228    vbc/ClkPort_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  vbc/car_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  vbc/car_x_reg[2]/Q
                         net (fo=28, routed)          0.847     6.592    vbc/car_x_reg[3]_0[2]
    SLICE_X50Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.716 r  vbc/FSM_onehot_game_state[2]_i_198/O
                         net (fo=2, routed)           0.456     7.172    vbc/FSM_onehot_game_state[2]_i_198_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     7.639    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.024 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.024    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.295 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     8.937    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     9.310 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     9.754    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     9.904 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.449    11.353    dc/in_boat_area
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.326    11.679 r  dc/vgaR_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           1.119    12.798    vbc/boat_animation/rom7/vgaR_OBUF[2]_inst_i_1
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.922 r  vbc/boat_animation/rom7/vgaR_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.362    14.284    dc/vgaR[2]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.408 r  dc/vgaR_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.520    19.928    vgaR_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    23.463 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.463    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/car_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.778ns  (logic 6.523ns (36.695%)  route 11.254ns (63.305%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.625     5.228    vbc/ClkPort_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  vbc/car_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  vbc/car_x_reg[2]/Q
                         net (fo=28, routed)          0.847     6.592    vbc/car_x_reg[3]_0[2]
    SLICE_X50Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.716 r  vbc/FSM_onehot_game_state[2]_i_198/O
                         net (fo=2, routed)           0.456     7.172    vbc/FSM_onehot_game_state[2]_i_198_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     7.639    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.024 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.024    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.295 f  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     8.937    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     9.310 f  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     9.754    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     9.904 f  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          1.246    11.150    dc/in_boat_area
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.354    11.504 f  dc/vgaR_OBUF[2]_inst_i_3/O
                         net (fo=9, routed)           1.051    12.554    dc/vgaR_OBUF[2]_inst_i_3_n_0
    SLICE_X44Y68         LUT3 (Prop_lut3_I2_O)        0.352    12.906 r  dc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.859    13.765    dc/vgaR_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.326    14.091 r  dc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.367    19.459    vgaG_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    23.005 r  vgaG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.005    vgaG[3]
    A6                                                                r  vgaG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/obstacle_y0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.684ns  (logic 6.141ns (34.723%)  route 11.544ns (65.277%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.626     5.229    vbc/ClkPort_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  vbc/obstacle_y0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  vbc/obstacle_y0_reg[3]/Q
                         net (fo=11, routed)          1.174     6.821    vbc/obstacle_y0_reg[9]_0[1]
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.299     7.120 r  vbc/FSM_onehot_game_state[2]_i_104/O
                         net (fo=1, routed)           0.000     7.120    dc/FSM_onehot_game_state_reg[2]_i_11_0[0]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.653 r  dc/FSM_onehot_game_state_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.653    dc/FSM_onehot_game_state_reg[2]_i_33_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.907 r  dc/FSM_onehot_game_state_reg[2]_i_11/CO[0]
                         net (fo=1, routed)           0.796     8.704    dc/vbc/in_rock0_area137_in
    SLICE_X44Y67         LUT4 (Prop_lut4_I0_O)        0.367     9.071 r  dc/FSM_onehot_game_state[2]_i_5/O
                         net (fo=2, routed)           1.134    10.205    dc/in_rock0_area
    SLICE_X47Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.329 r  dc/FSM_onehot_game_state[2]_i_3/O
                         net (fo=5, routed)           1.029    11.358    dc/FSM_onehot_game_state[2]_i_8_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.150    11.508 r  dc/vgaR_OBUF[2]_inst_i_4/O
                         net (fo=12, routed)          1.346    12.854    dc/vgaR_OBUF[2]_inst_i_4_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.326    13.180 f  dc/vgaG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.694    13.874    dc/vgaG_OBUF[1]_inst_i_2_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I2_O)        0.124    13.998 r  dc/vgaG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.370    19.369    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.913 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.913    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vbc/boat_animation/rom0/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/boat_animation/rom1/color_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.226ns (52.961%)  route 0.201ns (47.039%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.483    vbc/boat_animation/rom0/ClkPort_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  vbc/boat_animation/rom0/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vbc/boat_animation/rom0/row_reg_reg[5]/Q
                         net (fo=130, routed)         0.201     1.825    vbc/boat_animation/rom0/row_reg_reg[5]_0[6]
    SLICE_X49Y59         MUXF7 (Prop_muxf7_S_O)       0.085     1.910 r  vbc/boat_animation/rom0/color_data_reg[7]_i_1__5/O
                         net (fo=1, routed)           0.000     1.910    vbc/boat_animation/rom1/D[7]
    SLICE_X49Y59         LDCE                                         r  vbc/boat_animation/rom1/color_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/boat_animation/rom0/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/boat_animation/rom6/color_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.226ns (44.830%)  route 0.278ns (55.170%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.483    vbc/boat_animation/rom0/ClkPort_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  vbc/boat_animation/rom0/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vbc/boat_animation/rom0/row_reg_reg[5]/Q
                         net (fo=130, routed)         0.278     1.902    vbc/boat_animation/rom0/row_reg_reg[5]_0[6]
    SLICE_X48Y54         MUXF7 (Prop_muxf7_S_O)       0.085     1.987 r  vbc/boat_animation/rom0/color_data_reg[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.987    vbc/boat_animation/rom6/D[0]
    SLICE_X48Y54         LDCE                                         r  vbc/boat_animation/rom6/color_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/boat_animation/rom0/col_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/boat_animation/rom7/color_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.186ns (36.524%)  route 0.323ns (63.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.483    vbc/boat_animation/rom0/ClkPort_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  vbc/boat_animation/rom0/col_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vbc/boat_animation/rom0/col_reg_reg[4]_rep/Q
                         net (fo=91, routed)          0.323     1.948    vbc/boat_animation/rom0/col_reg_reg[4]_rep_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.993 r  vbc/boat_animation/rom0/color_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.993    vbc/boat_animation/rom7/D[11]
    SLICE_X43Y56         LDCE                                         r  vbc/boat_animation/rom7/color_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/boat_animation/rom0/col_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/boat_animation/rom6/color_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.248ns (48.418%)  route 0.264ns (51.582%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.562     1.481    vbc/boat_animation/rom0/ClkPort_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  vbc/boat_animation/rom0/col_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  vbc/boat_animation/rom0/col_reg_reg[4]/Q
                         net (fo=124, routed)         0.264     1.887    vbc/boat_animation/rom0/row_reg_reg[5]_0[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  vbc/boat_animation/rom0/color_data_reg[7]_i_3__3/O
                         net (fo=1, routed)           0.000     1.932    vbc/boat_animation/rom0/color_data_reg[7]_i_3__3_n_0
    SLICE_X49Y57         MUXF7 (Prop_muxf7_I0_O)      0.062     1.994 r  vbc/boat_animation/rom0/color_data_reg[7]_i_1__4/O
                         net (fo=1, routed)           0.000     1.994    vbc/boat_animation/rom6/D[7]
    SLICE_X49Y57         LDCE                                         r  vbc/boat_animation/rom6/color_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rock1_rom/row_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rock1_rom/color_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.857%)  route 0.333ns (64.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.559     1.478    vbc/rock1_rom/ClkPort_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  vbc/rock1_rom/row_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vbc/rock1_rom/row_reg_reg[4]/Q
                         net (fo=30, routed)          0.217     1.837    vbc/rock1_rom/p_0_in[10]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  vbc/rock1_rom/i_/color_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.115     1.997    vbc/rock1_rom/i_/color_data_reg[4]_i_1_n_0
    SLICE_X43Y82         LDCE                                         r  vbc/rock1_rom/color_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rock2_rom/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rock2_rom/color_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.231ns (43.954%)  route 0.295ns (56.046%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.557     1.476    vbc/rock2_rom/ClkPort_IBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  vbc/rock2_rom/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vbc/rock2_rom/row_reg_reg[5]/Q
                         net (fo=26, routed)          0.295     1.912    vbc/rock2_rom/p_0_in[11]
    SLICE_X56Y84         MUXF7 (Prop_muxf7_S_O)       0.090     2.002 r  vbc/rock2_rom/i_/color_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.002    vbc/rock2_rom/i_/color_data_reg[2]_i_1_n_0
    SLICE_X56Y84         LDPE                                         r  vbc/rock2_rom/color_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rock0_rom/row_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rock0_rom/color_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.369%)  route 0.340ns (64.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.483    vbc/rock0_rom/ClkPort_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  vbc/rock0_rom/row_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vbc/rock0_rom/row_reg_reg[4]/Q
                         net (fo=30, routed)          0.109     1.733    vbc/rock0_rom/p_0_in[10]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  vbc/rock0_rom/i_/color_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.231     2.009    vbc/rock0_rom/i_/color_data_reg[4]_i_1_n_0
    SLICE_X43Y59         LDCE                                         r  vbc/rock0_rom/color_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/boat_animation/rom0/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/boat_animation/rom5/color_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.226ns (42.602%)  route 0.304ns (57.398%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.483    vbc/boat_animation/rom0/ClkPort_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  vbc/boat_animation/rom0/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vbc/boat_animation/rom0/row_reg_reg[5]/Q
                         net (fo=130, routed)         0.304     1.929    vbc/boat_animation/rom0/row_reg_reg[5]_0[6]
    SLICE_X48Y53         MUXF7 (Prop_muxf7_S_O)       0.085     2.014 r  vbc/boat_animation/rom0/color_data_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.014    vbc/boat_animation/rom5/D[0]
    SLICE_X48Y53         LDCE                                         r  vbc/boat_animation/rom5/color_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/boat_animation/rom0/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/boat_animation/rom5/color_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.186ns (34.379%)  route 0.355ns (65.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.483    vbc/boat_animation/rom0/ClkPort_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  vbc/boat_animation/rom0/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vbc/boat_animation/rom0/row_reg_reg[5]/Q
                         net (fo=130, routed)         0.355     1.979    vbc/boat_animation/rom0/row_reg_reg[5]_0[6]
    SLICE_X51Y60         LUT6 (Prop_lut6_I1_O)        0.045     2.024 r  vbc/boat_animation/rom0/color_data_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.024    vbc/boat_animation/rom5/D[7]
    SLICE_X51Y60         LDCE                                         r  vbc/boat_animation/rom5/color_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/boat_animation/rom0/col_reg_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/boat_animation/rom5/color_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.248ns (45.538%)  route 0.297ns (54.462%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.564     1.483    vbc/boat_animation/rom0/ClkPort_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  vbc/boat_animation/rom0/col_reg_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vbc/boat_animation/rom0/col_reg_reg[3]_rep__0/Q
                         net (fo=96, routed)          0.297     1.921    vbc/boat_animation/rom0/col_reg_reg[3]_rep__0_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.966 r  vbc/boat_animation/rom0/color_data_reg[4]_i_4__0/O
                         net (fo=1, routed)           0.000     1.966    vbc/boat_animation/rom0/color_data_reg[4]_i_4__0_n_0
    SLICE_X51Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     2.028 r  vbc/boat_animation/rom0/color_data_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.028    vbc/boat_animation/rom5/D[4]
    SLICE_X51Y55         LDCE                                         r  vbc/boat_animation/rom5/color_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay           253 Endpoints
Min Delay           253 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/FSM_onehot_game_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.426ns  (logic 1.850ns (28.788%)  route 4.576ns (71.212%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/vCount_reg[5]/Q
                         net (fo=26, routed)          2.222     2.678    dc/vCount[5]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.802 r  dc/FSM_onehot_game_state[2]_i_140/O
                         net (fo=1, routed)           0.000     2.802    dc/FSM_onehot_game_state[2]_i_140_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.335 r  dc/FSM_onehot_game_state_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     3.335    dc/FSM_onehot_game_state_reg[2]_i_52_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.492 f  dc/FSM_onehot_game_state_reg[2]_i_17/CO[1]
                         net (fo=1, routed)           0.780     4.272    dc/FSM_onehot_game_state_reg[2]_i_17_n_2
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.332     4.604 r  dc/FSM_onehot_game_state[2]_i_6/O
                         net (fo=2, routed)           0.825     5.428    dc/in_rock1_area
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.552 r  dc/FSM_onehot_game_state[2]_i_3/O
                         net (fo=5, routed)           0.750     6.302    vbc/FSM_onehot_game_state_reg[0]_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I4_O)        0.124     6.426 r  vbc/FSM_onehot_game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.426    vbc/FSM_onehot_game_state[1]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  vbc/FSM_onehot_game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.503     4.926    vbc/ClkPort_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  vbc/FSM_onehot_game_state_reg[1]/C

Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/FSM_onehot_game_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 1.850ns (28.810%)  route 4.571ns (71.190%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/vCount_reg[5]/Q
                         net (fo=26, routed)          2.222     2.678    dc/vCount[5]
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.802 r  dc/FSM_onehot_game_state[2]_i_140/O
                         net (fo=1, routed)           0.000     2.802    dc/FSM_onehot_game_state[2]_i_140_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.335 r  dc/FSM_onehot_game_state_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     3.335    dc/FSM_onehot_game_state_reg[2]_i_52_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.492 r  dc/FSM_onehot_game_state_reg[2]_i_17/CO[1]
                         net (fo=1, routed)           0.780     4.272    dc/FSM_onehot_game_state_reg[2]_i_17_n_2
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.332     4.604 f  dc/FSM_onehot_game_state[2]_i_6/O
                         net (fo=2, routed)           0.825     5.428    dc/in_rock1_area
    SLICE_X47Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.552 f  dc/FSM_onehot_game_state[2]_i_3/O
                         net (fo=5, routed)           0.745     6.297    vbc/FSM_onehot_game_state_reg[0]_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I3_O)        0.124     6.421 r  vbc/FSM_onehot_game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.421    vbc/FSM_onehot_game_state[0]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  vbc/FSM_onehot_game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.503     4.926    vbc/ClkPort_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  vbc/FSM_onehot_game_state_reg[0]/C

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/FSM_onehot_game_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 2.085ns (33.429%)  route 4.152ns (66.571%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dc/hCount_reg[6]/Q
                         net (fo=25, routed)          2.150     2.606    vbc/hCount[6]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     2.730 r  vbc/FSM_onehot_game_state[2]_i_85/O
                         net (fo=1, routed)           0.343     3.073    vbc/FSM_onehot_game_state[2]_i_85_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.458 r  vbc/FSM_onehot_game_state_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.458    vbc/FSM_onehot_game_state_reg[2]_i_27_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.729 r  vbc/FSM_onehot_game_state_reg[2]_i_9/CO[0]
                         net (fo=1, routed)           0.642     4.371    dc/FSM_onehot_game_state[2]_i_2_0[0]
    SLICE_X48Y67         LUT6 (Prop_lut6_I2_O)        0.373     4.744 r  dc/FSM_onehot_game_state[2]_i_4/O
                         net (fo=1, routed)           0.444     5.188    dc/FSM_onehot_game_state[2]_i_4_n_0
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.150     5.338 r  dc/FSM_onehot_game_state[2]_i_2/O
                         net (fo=20, routed)          0.573     5.911    vbc/in_boat_area
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.326     6.237 r  vbc/FSM_onehot_game_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.237    vbc/FSM_onehot_game_state[2]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  vbc/FSM_onehot_game_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.503     4.926    vbc/ClkPort_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  vbc/FSM_onehot_game_state_reg[2]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/debounce_counter_L_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 1.612ns (28.597%)  route 4.025ns (71.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BtnL_IBUF_inst/O
                         net (fo=2, routed)           2.856     4.344    vbc/BtnL_IBUF
    SLICE_X57Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.468 r  vbc/debounce_counter_L[0]_i_1/O
                         net (fo=20, routed)          1.169     5.637    vbc/debounce_counter_L[0]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.495     4.918    vbc/ClkPort_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[0]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/debounce_counter_L_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 1.612ns (28.597%)  route 4.025ns (71.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BtnL_IBUF_inst/O
                         net (fo=2, routed)           2.856     4.344    vbc/BtnL_IBUF
    SLICE_X57Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.468 r  vbc/debounce_counter_L[0]_i_1/O
                         net (fo=20, routed)          1.169     5.637    vbc/debounce_counter_L[0]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.495     4.918    vbc/ClkPort_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[1]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/debounce_counter_L_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 1.612ns (28.597%)  route 4.025ns (71.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BtnL_IBUF_inst/O
                         net (fo=2, routed)           2.856     4.344    vbc/BtnL_IBUF
    SLICE_X57Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.468 r  vbc/debounce_counter_L[0]_i_1/O
                         net (fo=20, routed)          1.169     5.637    vbc/debounce_counter_L[0]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.495     4.918    vbc/ClkPort_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[2]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/debounce_counter_L_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 1.612ns (28.597%)  route 4.025ns (71.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BtnL_IBUF_inst/O
                         net (fo=2, routed)           2.856     4.344    vbc/BtnL_IBUF
    SLICE_X57Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.468 r  vbc/debounce_counter_L[0]_i_1/O
                         net (fo=20, routed)          1.169     5.637    vbc/debounce_counter_L[0]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.495     4.918    vbc/ClkPort_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  vbc/debounce_counter_L_reg[3]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/debounce_counter_L_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.612ns (30.088%)  route 3.745ns (69.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BtnL_IBUF_inst/O
                         net (fo=2, routed)           2.856     4.344    vbc/BtnL_IBUF
    SLICE_X57Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.468 r  vbc/debounce_counter_L[0]_i_1/O
                         net (fo=20, routed)          0.889     5.357    vbc/debounce_counter_L[0]_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  vbc/debounce_counter_L_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.494     4.917    vbc/ClkPort_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  vbc/debounce_counter_L_reg[4]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/debounce_counter_L_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.612ns (30.088%)  route 3.745ns (69.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BtnL_IBUF_inst/O
                         net (fo=2, routed)           2.856     4.344    vbc/BtnL_IBUF
    SLICE_X57Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.468 r  vbc/debounce_counter_L[0]_i_1/O
                         net (fo=20, routed)          0.889     5.357    vbc/debounce_counter_L[0]_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  vbc/debounce_counter_L_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.494     4.917    vbc/ClkPort_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  vbc/debounce_counter_L_reg[5]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/debounce_counter_L_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.612ns (30.088%)  route 3.745ns (69.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BtnL_IBUF_inst/O
                         net (fo=2, routed)           2.856     4.344    vbc/BtnL_IBUF
    SLICE_X57Y71         LUT1 (Prop_lut1_I0_O)        0.124     4.468 r  vbc/debounce_counter_L[0]_i_1/O
                         net (fo=20, routed)          0.889     5.357    vbc/debounce_counter_L[0]_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  vbc/debounce_counter_L_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         1.494     4.917    vbc/ClkPort_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  vbc/debounce_counter_L_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock3_rom/col_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.036%)  route 0.186ns (49.964%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[2]/C
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[2]/Q
                         net (fo=62, routed)          0.186     0.327    dc/hCount[2]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  dc/col_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.372    vbc/rock3_rom/col_reg_reg[5]_0[1]
    SLICE_X45Y71         FDRE                                         r  vbc/rock3_rom/col_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.826     1.991    vbc/rock3_rom/ClkPort_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  vbc/rock3_rom/col_reg_reg[5]/C

Slack:                    inf
  Source:                 dc/hCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock3_rom/col_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.935%)  route 0.194ns (51.065%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[5]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[5]/Q
                         net (fo=47, routed)          0.194     0.335    dc/hCount[5]
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.380 r  dc/col_reg[5]_rep__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.380    vbc/rock3_rom/col_reg_reg[5]_rep__0_0
    SLICE_X46Y71         FDRE                                         r  vbc/rock3_rom/col_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.825     1.990    vbc/rock3_rom/ClkPort_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  vbc/rock3_rom/col_reg_reg[5]_rep__0/C

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock0_rom/col_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.852%)  route 0.348ns (71.148%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[0]/Q
                         net (fo=35, routed)          0.348     0.489    vbc/rock0_rom/hCount[0]
    SLICE_X38Y72         FDRE                                         r  vbc/rock0_rom/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.827     1.992    vbc/rock0_rom/ClkPort_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  vbc/rock0_rom/col_reg_reg[0]/C

Slack:                    inf
  Source:                 dc/hCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock0_rom/col_reg_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.111%)  route 0.382ns (74.889%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[1]/C
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/hCount_reg[1]/Q
                         net (fo=26, routed)          0.382     0.510    vbc/rock0_rom/hCount[1]
    SLICE_X40Y68         FDRE                                         r  vbc/rock0_rom/col_reg_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.831     1.996    vbc/rock0_rom/ClkPort_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  vbc/rock0_rom/col_reg_reg[1]_rep__0/C

Slack:                    inf
  Source:                 dc/hCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock0_rom/col_reg_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.825%)  route 0.388ns (75.175%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[1]/C
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/hCount_reg[1]/Q
                         net (fo=26, routed)          0.388     0.516    vbc/rock0_rom/hCount[1]
    SLICE_X40Y68         FDRE                                         r  vbc/rock0_rom/col_reg_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.831     1.996    vbc/rock0_rom/ClkPort_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  vbc/rock0_rom/col_reg_reg[1]_rep/C

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock3_rom/row_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.311ns (57.068%)  route 0.234ns (42.932%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[3]/Q
                         net (fo=39, routed)          0.234     0.375    dc/vCount[3]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.492 r  dc/row_reg_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.492    dc/row_reg_reg[3]_i_1__2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.545 r  dc/row_reg_reg[5]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.545    vbc/rock3_rom/row_reg_reg[5]_0[4]
    SLICE_X42Y74         FDRE                                         r  vbc/rock3_rom/row_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.822     1.987    vbc/rock3_rom/ClkPort_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  vbc/rock3_rom/row_reg_reg[4]/C

Slack:                    inf
  Source:                 dc/vCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/boat_animation/rom7/row_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.128ns (23.125%)  route 0.426ns (76.875%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[1]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/vCount_reg[1]/Q
                         net (fo=34, routed)          0.426     0.554    vbc/boat_animation/rom7/vCount[0]
    SLICE_X44Y60         FDRE                                         r  vbc/boat_animation/rom7/row_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.836     2.001    vbc/boat_animation/rom7/ClkPort_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  vbc/boat_animation/rom7/row_reg_reg[1]/C

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock0_rom/col_reg_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.987%)  route 0.423ns (75.013%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[0]/Q
                         net (fo=35, routed)          0.423     0.564    vbc/rock0_rom/hCount[0]
    SLICE_X55Y81         FDRE                                         r  vbc/rock0_rom/col_reg_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.825     1.990    vbc/rock0_rom/ClkPort_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  vbc/rock0_rom/col_reg_reg[0]_rep/C

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/boat_animation/rom7/row_reg_reg[3]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.842%)  route 0.427ns (75.158%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[3]/Q
                         net (fo=39, routed)          0.427     0.568    vbc/boat_animation/rom7/vCount[2]
    SLICE_X46Y61         FDRE                                         r  vbc/boat_animation/rom7/row_reg_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.835     2.000    vbc/boat_animation/rom7/ClkPort_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  vbc/boat_animation/rom7/row_reg_reg[3]_rep__3/C

Slack:                    inf
  Source:                 dc/vCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/rock3_rom/row_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.270ns (47.022%)  route 0.304ns (52.978%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE                         0.000     0.000 r  dc/vCount_reg[0]/C
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[0]/Q
                         net (fo=48, routed)          0.304     0.445    dc/vCount[0]
    SLICE_X42Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.574 r  dc/row_reg_reg[3]_i_1__2/O[1]
                         net (fo=4, routed)           0.000     0.574    vbc/rock3_rom/row_reg_reg[5]_0[1]
    SLICE_X42Y73         FDRE                                         r  vbc/rock3_rom/row_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=377, routed)         0.823     1.988    vbc/rock3_rom/ClkPort_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  vbc/rock3_rom/row_reg_reg[1]/C





