// Seed: 979657235
module module_0 ();
  logic [-1 : -1] id_1;
  ;
  assign id_1 = -1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_7;
  assign id_7[id_6] = -1;
  logic id_8 = -1'd0;
  assign id_8 = id_2;
  wire id_9;
  ;
endmodule
