// Seed: 2107558146
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    input supply0 id_4
);
  assign id_0 = 1;
  supply0 id_6;
  localparam id_7 = 1'b0;
  always id_0 <= id_6 - 1'd0;
  assign id_3 = (-1);
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 (id_10);
  wire id_11;
  logic [7:0] id_12, id_13, id_14;
  wire id_15, id_16, id_17, id_18;
  tri id_19, id_20 = 1 == -1'b0 === 1;
  assign id_13[-1] = 1;
endmodule
