Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Aug 15 19:06:11 2016
| Host         : DESKTOP-I329812 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sigmoid_control_sets_placed.rpt
| Design       : sigmoid
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    15 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             133 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal | Enable Signal |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |               | ap_rst                                                                                                                                        |                2 |              6 |
|  ap_clk      |               | sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                4 |             11 |
|  ap_clk      |               | sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                           |               10 |             51 |
|  ap_clk      |               |                                                                                                                                               |               43 |            145 |
+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


