Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 23 10:46:42 2020
| Host         : DESKTOP-3R8VEF6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.273        0.000                      0                  118        0.221        0.000                      0                  118        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.273        0.000                      0                  118        0.221        0.000                      0                  118        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gfms/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.840ns (26.070%)  route 2.382ns (73.930%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 13.458 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.554     5.075    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  d4/state_reg[1]/Q
                         net (fo=26, routed)          1.702     7.196    d2/dataForGuess[2]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.493 f  d2/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.680     8.173    gfms/FSM_sequential_state_reg[1]_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.297 r  gfms/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.297    gfms/state_next__0[0]
    SLICE_X42Y19         FDCE                                         r  gfms/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.425    12.813    count/clk_IBUF
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.100    12.913 r  count/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.546    13.458    gfms/userTime
    SLICE_X42Y19         FDCE                                         r  gfms/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.070    13.528    
                         clock uncertainty           -0.035    13.493    
    SLICE_X42Y19         FDCE (Setup_fdce_C_D)        0.077    13.570    gfms/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gfms/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.866ns (26.661%)  route 2.382ns (73.339%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 13.458 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.554     5.075    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.419     5.494 f  d4/state_reg[1]/Q
                         net (fo=26, routed)          1.702     7.196    d2/dataForGuess[2]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.493 r  d2/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.680     8.173    gfms/FSM_sequential_state_reg[1]_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I3_O)        0.150     8.323 r  gfms/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.323    gfms/state_next__0[1]
    SLICE_X42Y19         FDCE                                         r  gfms/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.425    12.813    count/clk_IBUF
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.100    12.913 r  count/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.546    13.458    gfms/userTime
    SLICE_X42Y19         FDCE                                         r  gfms/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.070    13.528    
                         clock uncertainty           -0.035    13.493    
    SLICE_X42Y19         FDCE (Setup_fdce_C_D)        0.118    13.611    gfms/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 2.180ns (52.873%)  route 1.943ns (47.127%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.553     5.074    d1/CLK
    SLICE_X42Y20         FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDPE (Prop_fdpe_C_Q)         0.478     5.552 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.980     6.532    d1/counter[5]
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.295     6.827 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.827    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    d1/counter_next0_carry__0_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    d1/counter_next0_carry__1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  d1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.587    d1/counter_next0_carry__2_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.900 r  d1/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.963     8.863    d1/counter_next0[20]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.334     9.197 r  d1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.197    d1/counter_next[20]
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.434    14.775    d1/CLK
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[20]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y20         FDPE (Setup_fdpe_C_D)        0.075    15.075    d1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 d3/counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 2.100ns (53.956%)  route 1.792ns (46.044%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.560     5.081    d3/CLK
    SLICE_X39Y13         FDPE                                         r  d3/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDPE (Prop_fdpe_C_Q)         0.419     5.500 f  d3/counter_reg[4]/Q
                         net (fo=3, routed)           0.834     6.334    d3/counter_reg_n_0_[4]
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.297     6.631 r  d3/counter_next0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.631    d3/counter_next0_carry_i_1__1_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.007 r  d3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.007    d3/counter_next0_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.124 r  d3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    d3/counter_next0_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.241 r  d3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    d3/counter_next0_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.358 r  d3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.358    d3/counter_next0_carry__2_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.681 r  d3/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.958     8.639    d3/counter_next0_carry__3_n_6
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.334     8.973 r  d3/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.000     8.973    d3/counter[18]_i_1__1_n_0
    SLICE_X40Y16         FDPE                                         r  d3/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.440    14.781    d3/CLK
    SLICE_X40Y16         FDPE                                         r  d3/counter_reg[18]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y16         FDPE (Setup_fdpe_C_D)        0.075    15.081    d3/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 2.038ns (53.086%)  route 1.801ns (46.914%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.553     5.074    d1/CLK
    SLICE_X42Y20         FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDPE (Prop_fdpe_C_Q)         0.478     5.552 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.980     6.532    d1/counter[5]
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.295     6.827 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.827    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    d1/counter_next0_carry__0_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    d1/counter_next0_carry__1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  d1/counter_next0_carry__2/O[3]
                         net (fo=1, routed)           0.821     8.607    d1/counter_next0[16]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.306     8.913 r  d1/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.913    d1/counter_next[16]
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.434    14.775    d1/CLK
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[16]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y20         FDPE (Setup_fdpe_C_D)        0.031    15.031    d1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 2.056ns (53.400%)  route 1.794ns (46.600%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.553     5.074    d1/CLK
    SLICE_X42Y20         FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDPE (Prop_fdpe_C_Q)         0.478     5.552 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.980     6.532    d1/counter[5]
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.295     6.827 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.827    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    d1/counter_next0_carry__0_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    d1/counter_next0_carry__1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.807 r  d1/counter_next0_carry__2/O[1]
                         net (fo=1, routed)           0.814     8.621    d1/counter_next0[14]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.303     8.924 r  d1/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.924    d1/counter_next[14]
    SLICE_X41Y20         FDPE                                         r  d1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.436    14.777    d1/CLK
    SLICE_X41Y20         FDPE                                         r  d1/counter_reg[14]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X41Y20         FDPE (Setup_fdpe_C_D)        0.029    15.045    d1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 1.924ns (49.987%)  route 1.925ns (50.013%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.553     5.074    d1/CLK
    SLICE_X42Y20         FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDPE (Prop_fdpe_C_Q)         0.478     5.552 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.980     6.532    d1/counter[5]
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.295     6.827 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.827    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    d1/counter_next0_carry__0_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.672 r  d1/counter_next0_carry__1/O[3]
                         net (fo=1, routed)           0.945     8.617    d1/counter_next0[12]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.306     8.923 r  d1/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.923    d1/counter_next[12]
    SLICE_X41Y21         FDPE                                         r  d1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.435    14.776    d1/CLK
    SLICE_X41Y21         FDPE                                         r  d1/counter_reg[12]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y21         FDPE (Setup_fdpe_C_D)        0.031    15.046    d1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 2.257ns (58.144%)  route 1.625ns (41.856%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.558     5.079    d4/CLK
    SLICE_X37Y15         FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDPE (Prop_fdpe_C_Q)         0.419     5.498 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.325    d4/counter_reg_n_0_[2]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.299     6.624 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.624    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.174 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    d4/counter_next0_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    d4/counter_next0_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.402    d4/counter_next0_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    d4/counter_next0_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.829 r  d4/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.798     8.627    d4/counter_next0_carry__3_n_4
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.334     8.961 r  d4/counter[20]_i_1__2/O
                         net (fo=1, routed)           0.000     8.961    d4/counter[20]_i_1__2_n_0
    SLICE_X38Y18         FDPE                                         r  d4/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.435    14.776    d4/CLK
    SLICE_X38Y18         FDPE                                         r  d4/counter_reg[20]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X38Y18         FDPE (Setup_fdpe_C_D)        0.118    15.134    d4/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 d4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 2.273ns (59.405%)  route 1.553ns (40.595%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.558     5.079    d4/CLK
    SLICE_X37Y15         FDPE                                         r  d4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDPE (Prop_fdpe_C_Q)         0.419     5.498 f  d4/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.325    d4/counter_reg_n_0_[2]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.299     6.624 r  d4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.624    d4/counter_next0_carry_i_3__2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.174 r  d4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    d4/counter_next0_carry_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  d4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    d4/counter_next0_carry__0_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  d4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.402    d4/counter_next0_carry__1_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  d4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.516    d4/counter_next0_carry__2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.850 r  d4/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.726     8.577    d4/counter_next0_carry__3_n_6
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.906 r  d4/counter[18]_i_1__2/O
                         net (fo=1, routed)           0.000     8.906    d4/counter[18]_i_1__2_n_0
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.435    14.776    d4/CLK
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[18]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDPE (Setup_fdpe_C_D)        0.075    15.091    d4/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 d1/counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 2.199ns (57.443%)  route 1.629ns (42.557%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.553     5.074    d1/CLK
    SLICE_X42Y20         FDPE                                         r  d1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDPE (Prop_fdpe_C_Q)         0.478     5.552 f  d1/counter_reg[5]/Q
                         net (fo=3, routed)           0.980     6.532    d1/counter[5]
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.295     6.827 r  d1/counter_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.827    d1/counter_next0_carry__0_i_4_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  d1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    d1/counter_next0_carry__0_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  d1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    d1/counter_next0_carry__1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  d1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.587    d1/counter_next0_carry__2_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.921 r  d1/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.649     8.570    d1/counter_next0[18]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.332     8.902 r  d1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.902    d1/counter_next[18]
    SLICE_X41Y21         FDPE                                         r  d1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.435    14.776    d1/CLK
    SLICE_X41Y21         FDPE                                         r  d1/counter_reg[18]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y21         FDPE (Setup_fdpe_C_D)        0.075    15.090    d1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  6.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 d1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.261%)  route 0.129ns (37.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.554     1.437    d1/CLK
    SLICE_X38Y20         FDCE                                         r  d1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  d1/state_reg[0]/Q
                         net (fo=23, routed)          0.129     1.730    d1/state[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.048     1.778 r  d1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.778    d1/counter_next[20]
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.821     1.948    d1/CLK
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[20]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X39Y20         FDPE (Hold_fdpe_C_D)         0.107     1.557    d1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 d1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.189%)  route 0.130ns (37.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.554     1.437    d1/CLK
    SLICE_X38Y20         FDCE                                         r  d1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  d1/state_reg[0]/Q
                         net (fo=23, routed)          0.130     1.731    d1/state[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.049     1.780 r  d1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.780    d1/counter_next[8]
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.821     1.948    d1/CLK
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[8]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X39Y20         FDPE (Hold_fdpe_C_D)         0.107     1.557    d1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 d1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.926%)  route 0.129ns (38.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.554     1.437    d1/CLK
    SLICE_X38Y20         FDCE                                         r  d1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  d1/state_reg[0]/Q
                         net (fo=23, routed)          0.129     1.730    d1/state[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  d1/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.775    d1/counter_next[10]
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.821     1.948    d1/CLK
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[10]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X39Y20         FDPE (Hold_fdpe_C_D)         0.091     1.541    d1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 d1/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.743%)  route 0.130ns (38.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.554     1.437    d1/CLK
    SLICE_X38Y20         FDCE                                         r  d1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  d1/state_reg[0]/Q
                         net (fo=23, routed)          0.130     1.731    d1/state[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.776 r  d1/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.776    d1/counter_next[16]
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.821     1.948    d1/CLK
    SLICE_X39Y20         FDPE                                         r  d1/counter_reg[16]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X39Y20         FDPE (Hold_fdpe_C_D)         0.092     1.542    d1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.567%)  route 0.115ns (33.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.439    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  d4/state_reg[1]/Q
                         net (fo=26, routed)          0.115     1.682    d4/dataForGuess[0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I2_O)        0.101     1.783 r  d4/counter[18]_i_1__2/O
                         net (fo=1, routed)           0.000     1.783    d4/counter[18]_i_1__2_n_0
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.823     1.950    d4/CLK
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[18]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDPE (Hold_fdpe_C_D)         0.107     1.546    d4/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.230ns (66.471%)  route 0.116ns (33.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.439    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  d4/state_reg[1]/Q
                         net (fo=26, routed)          0.116     1.683    d4/dataForGuess[0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I2_O)        0.102     1.785 r  d4/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.785    d4/counter[9]_i_1__2_n_0
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.823     1.950    d4/CLK
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[9]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDPE (Hold_fdpe_C_D)         0.107     1.546    d4/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 d4/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.177%)  route 0.195ns (50.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.439    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  d4/state_reg[0]/Q
                         net (fo=23, routed)          0.195     1.775    d4/state[0]
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.048     1.823 r  d4/counter[19]_i_1__2/O
                         net (fo=1, routed)           0.000     1.823    d4/counter[19]_i_1__2_n_0
    SLICE_X38Y19         FDPE                                         r  d4/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.822     1.949    d4/CLK
    SLICE_X38Y19         FDPE                                         r  d4/counter_reg[19]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X38Y19         FDPE (Hold_fdpe_C_D)         0.131     1.583    d4/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 d4/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.777%)  route 0.195ns (51.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.439    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  d4/state_reg[0]/Q
                         net (fo=23, routed)          0.195     1.775    d4/state[0]
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  d4/counter[10]_i_1__2/O
                         net (fo=1, routed)           0.000     1.820    d4/counter[10]_i_1__2_n_0
    SLICE_X38Y19         FDPE                                         r  d4/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.822     1.949    d4/CLK
    SLICE_X38Y19         FDPE                                         r  d4/counter_reg[10]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X38Y19         FDPE (Hold_fdpe_C_D)         0.120     1.572    d4/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.079%)  route 0.116ns (33.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.439    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  d4/state_reg[1]/Q
                         net (fo=26, routed)          0.116     1.683    d4/dataForGuess[0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I2_O)        0.098     1.781 r  d4/counter[16]_i_1__2/O
                         net (fo=1, routed)           0.000     1.781    d4/counter[16]_i_1__2_n_0
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.823     1.950    d4/CLK
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[16]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDPE (Hold_fdpe_C_D)         0.092     1.531    d4/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.273%)  route 0.115ns (33.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.556     1.439    d4/CLK
    SLICE_X37Y18         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  d4/state_reg[1]/Q
                         net (fo=26, routed)          0.115     1.682    d4/dataForGuess[0]
    SLICE_X37Y18         LUT3 (Prop_lut3_I2_O)        0.098     1.780 r  d4/counter[15]_i_1__2/O
                         net (fo=1, routed)           0.000     1.780    d4/counter[15]_i_1__2_n_0
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.823     1.950    d4/CLK
    SLICE_X37Y18         FDPE                                         r  d4/counter_reg[15]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDPE (Hold_fdpe_C_D)         0.091     1.530    d4/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y14   count/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y17   count/Q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y17   count/Q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   count/Q_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   count/Q_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   count/Q_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y18   count/Q_reg_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y14   count/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y19   count/Q_reg_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y19   count/Q_reg_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y19   count/Q_reg_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y19   count/Q_reg_reg[22]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y21   d1/counter_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y21   d1/counter_reg[12]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y21   d1/counter_reg[17]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y21   d1/counter_reg[18]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y21   d1/counter_reg[19]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   d2/counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y18   d2/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   count/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   count/Q_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   count/Q_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   count/Q_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   count/Q_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   count/Q_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y18   count/Q_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   count/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   count/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   count/Q_reg_reg[3]/C



