
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005809                       # Number of seconds simulated
sim_ticks                                  5809352000                       # Number of ticks simulated
final_tick                                 5809352000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99917                       # Simulator instruction rate (inst/s)
host_op_rate                                   194311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99433597                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706960                       # Number of bytes of host memory used
host_seconds                                    58.42                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          103680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           58112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              161792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       103680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         103680                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1620                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              908                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2528                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17847085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10003181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27850266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17847085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17847085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17847085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10003181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27850266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1620.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5662                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2528                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  161792                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   161792                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                229                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               194                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5809259000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2528                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1899                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      521                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       90                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          874                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     182.919908                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    114.259111                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    232.168216                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           532     60.87%     60.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          157     17.96%     78.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           61      6.98%     85.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           31      3.55%     89.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           29      3.32%     92.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      1.72%     94.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.26%     95.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.14%     96.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      3.20%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           874                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       103680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        58112                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 17847085.182650320232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10003181.077683018520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1620                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          908                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     61909000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    135546000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38215.43                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    149279.74                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     150055000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                197455000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12640000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      59357.20                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 78107.20                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.22                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.22                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1644                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  65.03                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2297966.38                       # Average gap between requests
system.mem_ctrl.pageHitRate                     65.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2684640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1407945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9824640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          96498480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              34494120                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               6866880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        292791900                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        193219680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1123994460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1761782745                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             303.266654                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5715589250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      14172500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       40820000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4570562750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    503173000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38489500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    642134250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3627120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1908885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8225280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          306705360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              72267450                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              21878880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        900535590                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        669796800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         538304100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2523795135                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             434.436601                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5592610250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      46619000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      129740000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1873553500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1744257500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       40333000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   1974849000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1816805                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1816805                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            180920                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1000950                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  649227                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              83106                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1000950                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             526179                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           474771                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        80309                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2131571                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1719692                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5130                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           459                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1700075                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           259                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11618705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             268753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9079427                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1816805                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1175406                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11091296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  364072                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1660                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1699932                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1275                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11544072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.560074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.772156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2019255     17.49%     17.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1040024      9.01%     26.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8484793     73.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11544072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156369                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.781449                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1139229                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1565692                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7773831                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                883284                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 182036                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16317101                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                642155                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 182036                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2086779                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  256505                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1733                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7681189                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1335830                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15656609                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                319951                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 548589                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 424301                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               17                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14061993                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              37753258                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27568756                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             10556                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4014805                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1247448                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2694081                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1952236                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            182189                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            76056                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15017910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 636                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12594224                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            469371                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3666043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6555789                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            620                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11544072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.090969                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.721373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2526332     21.88%     21.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5441256     47.13%     69.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3576484     30.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11544072                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3960275     75.75%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    220      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 878863     16.81%     92.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                388783      7.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48180      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8554851     67.93%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5459      0.04%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   500      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  824      0.01%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  288      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 281      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2233758     17.74%     86.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1741424     13.83%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5620      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3021      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12594224                       # Type of FU issued
system.cpu.iq.rate                           1.083961                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5228181                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.415125                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42408716                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18664057                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12149568                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               21356                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              21758                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         8268                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17763905                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   10320                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           855782                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       756547                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2818                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1239                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       284722                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          172                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 182036                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  127422                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 17858                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15018546                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            137389                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2694081                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1952236                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                239                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1024                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16721                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1239                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          90018                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       101242                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               191260                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12213079                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2131352                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            381145                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3850614                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1139599                       # Number of branches executed
system.cpu.iew.exec_stores                    1719262                       # Number of stores executed
system.cpu.iew.exec_rate                     1.051157                       # Inst execution rate
system.cpu.iew.wb_sent                       12172983                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12157836                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8497040                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15619590                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.046402                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.543999                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3347236                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            181032                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11239358                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.010067                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.891466                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4410022     39.24%     39.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2306170     20.52%     59.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4523166     40.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11239358                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4523166                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21415930                       # The number of ROB reads
system.cpu.rob.rob_writes                    29705047                       # The number of ROB writes
system.cpu.timesIdled                             834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           74633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.990334                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.990334                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.502428                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.502428                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21581585                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9203778                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5706                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5121                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2030546                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1625482                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5780208                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.426819                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2938128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2836.030888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.426819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23507508                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23507508                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1269998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1269998                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1667094                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1667094                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2937092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2937092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2937092                       # number of overall hits
system.cpu.dcache.overall_hits::total         2937092                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           511                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          706                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1217                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1217                       # number of overall misses
system.cpu.dcache.overall_misses::total          1217                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31436500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31436500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    162747500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    162747500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    194184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    194184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    194184000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    194184000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1270509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1270509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2938309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2938309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2938309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2938309                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000402                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000414                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000414                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61519.569472                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61519.569472                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 230520.538244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 230520.538244                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 159559.572720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 159559.572720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 159559.572720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 159559.572720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          422                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          357                       # number of writebacks
system.cpu.dcache.writebacks::total               357                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          705                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1036                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20173500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20173500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161993000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161993000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    182166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    182166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    182166500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    182166500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000353                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60947.129909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60947.129909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 229777.304965                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 229777.304965                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 175836.389961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 175836.389961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 175836.389961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 175836.389961                       # average overall mshr miss latency
system.cpu.dcache.replacements                    524                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.590608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1699406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            925.602397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.590608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13601292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13601292                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1697570                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1697570                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1697570                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1697570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1697570                       # number of overall hits
system.cpu.icache.overall_hits::total         1697570                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2362                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2362                       # number of overall misses
system.cpu.icache.overall_misses::total          2362                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    174806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    174806000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    174806000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    174806000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    174806000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    174806000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1699932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1699932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1699932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1699932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1699932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1699932                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001389                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001389                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001389                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001389                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001389                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74007.620660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74007.620660                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74007.620660                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74007.620660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74007.620660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74007.620660                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          525                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          525                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          525                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          525                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          525                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          525                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1837                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1837                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1837                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144947500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144947500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144947500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144947500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001081                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78904.463800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78904.463800                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78904.463800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78904.463800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78904.463800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78904.463800                       # average overall mshr miss latency
system.cpu.icache.replacements                   1324                       # number of replacements
system.l2bus.snoop_filter.tot_requests           4721                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2167                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           357                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1511                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                705                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               705                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2168                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4997                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2596                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7593                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       117504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        89152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   206656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                20                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2893                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012789                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.112385                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2856     98.72%     98.72% # Request fanout histogram
system.l2bus.snoop_fanout::1                       37      1.28%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2893                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3074500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4590000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2591497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2097.146504                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3229                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2528                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.277294                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1407.244634                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   689.901871                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.343566                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.168433                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.511999                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2508                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2249                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.612305                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28368                       # Number of tag accesses
system.l2cache.tags.data_accesses               28368                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          357                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          357                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          216                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          123                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          339                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             216                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             128                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 344                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            216                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            128                       # number of overall hits
system.l2cache.overall_hits::total                344                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1621                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1829                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1621                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           908                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2529                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1621                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          908                       # number of overall misses
system.l2cache.overall_misses::total             2529                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    160878000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    160878000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    140013000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18408000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    158421000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    140013000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    179286000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    319299000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    140013000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    179286000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    319299000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          357                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          357                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          705                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          705                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1837                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          331                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2168                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1837                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1036                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2873                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1837                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1036                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2873                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.992908                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.992908                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.882417                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.628399                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.843635                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.882417                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.876448                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.880265                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.882417                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.876448                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.880265                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 229825.714286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 229825.714286                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86374.460210                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        88500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86616.183707                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86374.460210                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 197451.541850                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 126255.041518                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86374.460210                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 197451.541850                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 126255.041518                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1621                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1829                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1621                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          908                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2529                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1621                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          908                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2529                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    159478000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    159478000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    136773000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17992000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    154765000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    136773000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    177470000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    314243000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    136773000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    177470000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    314243000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.992908                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.992908                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.882417                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.628399                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.843635                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.882417                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.876448                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.880265                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.882417                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.876448                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.880265                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 227825.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 227825.714286                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84375.694016                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84617.277201                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84375.694016                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 195451.541850                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 124255.832345                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84375.694016                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 195451.541850                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 124255.832345                       # average overall mshr miss latency
system.l2cache.replacements                        20                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2548                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           20                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1828                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                20                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                700                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               700                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1828                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5076                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       161792                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2528                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2528    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2528                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1274000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6320000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2101.193603                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2528                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2528                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1408.411573                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   692.782030                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.042981                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.021142                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.064123                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2528                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2269                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.077148                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                42976                       # Number of tag accesses
system.l3cache.tags.data_accesses               42976                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1620                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1828                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1620                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           908                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2528                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1620                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          908                       # number of overall misses
system.l3cache.overall_misses::total             2528                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    153178000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    153178000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    122193000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16120000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    138313000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    122193000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    169298000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    291491000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    122193000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    169298000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    291491000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1620                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1828                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1620                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          908                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2528                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1620                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          908                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2528                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 218825.714286                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 218825.714286                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75427.777778                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data        77500                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75663.566740                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75427.777778                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 186451.541850                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 115304.984177                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75427.777778                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 186451.541850                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 115304.984177                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1620                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1828                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1620                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          908                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2528                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1620                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          908                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2528                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    151778000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    151778000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118953000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15704000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    134657000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    118953000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    167482000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    286435000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    118953000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    167482000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    286435000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 216825.714286                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 216825.714286                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73427.777778                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        75500                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73663.566740                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73427.777778                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 184451.541850                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 113304.984177                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73427.777778                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 184451.541850                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 113304.984177                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5809352000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1828                       # Transaction distribution
system.membus.trans_dist::ReadExReq               700                       # Transaction distribution
system.membus.trans_dist::ReadExResp              700                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1828                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       161792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       161792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  161792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2528                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1264000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6820000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
