Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_rx_top_behav xil_defaultlib.tb_uart_rx_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_baud_gen(BAUD_RATE=100,CLK_...
Compiling module xil_defaultlib.uart_crx_ctl
Compiling module xil_defaultlib.UART_RX_default
Compiling module xil_defaultlib.tick_gen(CLK_FREQ=4800)
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.disp_module
Compiling module xil_defaultlib.uart_rx_top
Compiling module xil_defaultlib.tb_uart_rx_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_rx_top_behav
