
---------- Begin Simulation Statistics ----------
final_tick                                 3894762000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144003                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   282212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.62                       # Real time elapsed on the host
host_tick_rate                               47717233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753705                       # Number of instructions simulated
sim_ops                                      23034641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003895                       # Number of seconds simulated
sim_ticks                                  3894762000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12217634                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9780750                       # number of cc regfile writes
system.cpu.committedInsts                    11753705                       # Number of Instructions Simulated
system.cpu.committedOps                      23034641                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.662729                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.662729                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463382                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332008                       # number of floating regfile writes
system.cpu.idleCycles                          142618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121797                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2434204                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.261384                       # Inst execution rate
system.cpu.iew.exec_refs                      4903888                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533537                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  487037                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4696276                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                188                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12537                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714817                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27264498                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4370351                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279455                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25404632                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2731                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                167264                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116538                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                174825                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            275                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41176                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80621                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33844845                       # num instructions consuming a value
system.cpu.iew.wb_count                      25239170                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627801                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21247819                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.240142                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25281248                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31856250                       # number of integer regfile reads
system.cpu.int_regfile_writes                19216410                       # number of integer regfile writes
system.cpu.ipc                               1.508912                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.508912                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165705      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17444981     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18891      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630586      2.46%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198333      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324084      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11144      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55437      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98669      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49204      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552149      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              369242      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866245      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178859      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25684087                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4662278                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9185549                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510192                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5043940                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      299950                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011678                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  131921     43.98%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.09%     44.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     84      0.03%     44.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   125      0.04%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26484      8.83%     52.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1273      0.42%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            136174     45.40%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3606      1.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21156054                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50142038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20728978                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26450642                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27262279                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25684087                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2219                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4229851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12556                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2020                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6359113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7646907                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.358755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.428633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1670700     21.85%     21.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              427926      5.60%     27.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              555551      7.27%     34.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1210087     15.82%     50.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1265491     16.55%     67.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              849843     11.11%     78.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              825085     10.79%     88.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              484683      6.34%     95.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              357541      4.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7646907                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.297260                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282210                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           231263                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4696276                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714817                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9772589                       # number of misc regfile reads
system.cpu.numCycles                          7789525                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       148016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       296545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             44                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              193                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2047                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9623                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9623                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9623                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       302464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       302464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  302464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4704                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4704    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4704                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6019500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24931250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            131780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       135420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16748                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122008                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29059                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       416012                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                445071                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1234304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17545856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               18780160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             260                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           148787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018145                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 148738     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     49      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             148787                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          293186500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         208134499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14667980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 7987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               135834                       # number of demand (read+write) hits
system.l2.demand_hits::total                   143821                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                7987                       # number of overall hits
system.l2.overall_hits::.cpu.data              135834                       # number of overall hits
system.l2.overall_hits::total                  143821                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1784                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2922                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4706                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1784                       # number of overall misses
system.l2.overall_misses::.cpu.data              2922                       # number of overall misses
system.l2.overall_misses::total                  4706                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140083000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    226262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        366345000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140083000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    226262000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       366345000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           138756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               148527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          138756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              148527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.182581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.021059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031684                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.182581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.021059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031684                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78521.860987                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77433.949350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77846.366341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78521.860987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77433.949350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77846.366341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  22                       # number of writebacks
system.l2.writebacks::total                        22                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4705                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4705                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    196992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    319245500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    196992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    319245500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.182581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.021051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.182581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.021051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68527.466368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67440.089011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67852.391073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68527.466368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67440.089011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67852.391073                       # average overall mshr miss latency
system.l2.replacements                            258                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       135398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           135398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       135398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       135398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9513                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9513                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9513                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9513                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             14091                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14091                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    202218000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     202218000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.158646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.158646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76107.640196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76107.640196                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    175648000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    175648000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.158646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.158646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66107.640196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66107.640196                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           7987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.182581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.182581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78521.860987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78521.860987                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.182581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.182581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68527.466368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68527.466368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        121743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24044000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24044000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       122008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90732.075472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90732.075472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21344500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21344500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80850.378788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80850.378788                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3974.266898                       # Cycle average of tags in use
system.l2.tags.total_refs                      296535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4745                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     62.494204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.979754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1455.503247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2495.783896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.177674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.304661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.485140                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4404                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.547729                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    597821                       # Number of tag accesses
system.l2.tags.data_accesses                   597821                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10366                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4704                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         22                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4704                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       22                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.25                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4704                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   22                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  301056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     77.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3894659000                       # Total gap between requests
system.mem_ctrls.avgGap                     824092.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 29298837.772372227162                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 47933095.783516429365                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1783                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2921                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           22                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48939000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     77241000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27447.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26443.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        301056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         1408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1783                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2921                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4704                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           22                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            22                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     29298838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47998825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         77297663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     29298838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     29298838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       361511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          361511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       361511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     29298838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47998825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        77659174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4700                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                38055000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          126180000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8096.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26846.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3797                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   334.253898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   213.113631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   310.045068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          257     28.62%     28.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          206     22.94%     51.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          122     13.59%     65.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           87      9.69%     74.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           59      6.57%     81.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           32      3.56%     84.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           30      3.34%     88.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           23      2.56%     90.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           82      9.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                300800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               77.231934                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2727480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1434510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14101500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 307320000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    309619440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1234856640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1870059570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   480.147329                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3207425500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    130000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    557336500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3719940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1973400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19456500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 307320000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    322986510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1223600160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1879056510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.457339                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3178019000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    130000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    586743000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116538                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1291097                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  699104                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            519                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4220458                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1319191                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28277982                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   621                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 492528                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 231563                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 388104                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27312                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37075199                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68934875                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36599203                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6945402                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398253                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6676940                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2861089                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       739576                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           739576                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       739576                       # number of overall hits
system.cpu.icache.overall_hits::total          739576                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11072                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11072                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11072                       # number of overall misses
system.cpu.icache.overall_misses::total         11072                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    302470500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    302470500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    302470500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    302470500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       750648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       750648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       750648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       750648                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014750                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014750                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014750                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014750                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27318.506142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27318.506142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27318.506142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27318.506142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          983                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.681818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9516                       # number of writebacks
system.cpu.icache.writebacks::total              9516                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1299                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    241050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    241050500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241050500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24664.944234                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24664.944234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24664.944234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24664.944234                       # average overall mshr miss latency
system.cpu.icache.replacements                   9516                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       739576                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          739576                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11072                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11072                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    302470500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    302470500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       750648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       750648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27318.506142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27318.506142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    241050500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241050500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24664.944234                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24664.944234                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.234449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              749348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.683176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.234449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6014956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6014956                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       73369                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  611259                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  515                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 275                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260244                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  259                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    555                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4463307                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      534208                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           237                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      751042                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           554                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   954056                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1960401                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3992366                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                623546                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116538                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389536                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2815                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28860775                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11596                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31964313                       # The number of ROB reads
system.cpu.rob.writes                        55014702                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3728182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3728182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3730288                       # number of overall hits
system.cpu.dcache.overall_hits::total         3730288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1113708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1113708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1114306                       # number of overall misses
system.cpu.dcache.overall_misses::total       1114306                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9963027456                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9963027456                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9963027456                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9963027456                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4841890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4844594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4844594                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.230015                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230015                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.230010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8945.816548                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8945.816548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8941.015714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8941.015714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6524                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               840                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.766667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135398                       # number of writebacks
system.cpu.dcache.writebacks::total            135398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       975366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       975366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       975366                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       975366                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       138342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       138756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       138756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1860802956                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1860802956                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1865846456                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1865846456                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13450.744936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13450.744936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13446.960535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13446.960535                       # average overall mshr miss latency
system.cpu.dcache.replacements                 138500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3289690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3289690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1096959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1096959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9569074000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9569074000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4386649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4386649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8723.274069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8723.274069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       975365                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       975365                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       121594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1483673500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1483673500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12201.864401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12201.864401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       438492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    393953456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    393953456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23521.013553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23521.013553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    377129456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    377129456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22517.880105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22517.880105                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2106                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2106                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          598                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          598                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.221154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.221154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5043500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5043500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12182.367150                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12182.367150                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.806810                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3869044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            138756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.883796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.806810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38895508                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38895508                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3894762000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3087385                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2925956                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117244                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2546201                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542283                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.846124                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36825                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8604                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2951                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          461                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4177240                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114836                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7058950                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.263182                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.530514                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2791040     39.54%     39.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          843509     11.95%     51.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          417345      5.91%     57.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          254291      3.60%     61.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          260984      3.70%     64.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55583      0.79%     65.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           68608      0.97%     66.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80650      1.14%     67.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2286940     32.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7058950                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753705                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034641                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539590                       # Number of memory references committed
system.cpu.commit.loads                       4085017                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257220                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467744                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318486     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245115      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286822      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034641                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2286940                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753705                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034641                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             999575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15942595                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3087385                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587712                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6525296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238522                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  358                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2333                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    750650                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21766                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7646907                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.975274                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.427070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2129627     27.85%     27.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67347      0.88%     28.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1840595     24.07%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   127937      1.67%     54.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   165469      2.16%     56.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114117      1.49%     58.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183966      2.41%     60.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212847      2.78%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2805002     36.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7646907                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.396351                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.046671                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
