/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module IntAdder_33_Freq400_uid9(clk, X, Y, Cin, R);
  input clk;
  wire clk;
  input [32:0] X;
  wire [32:0] X;
  input [32:0] Y;
  wire [32:0] Y;
  input Cin;
  wire Cin;
  output [32:0] R;
  wire [32:0] R;
  wire [33:0] _0_;
  wire [33:0] _1_;
  reg _2_;
  reg [33:0] _3_;
  reg [33:0] _4_;
  wire cin_1;
  wire cin_1_d1;
  wire [32:0] r_1;
  wire [33:0] s_1;
  wire [33:0] x_1;
  wire [33:0] x_1_d1;
  wire [33:0] y_1;
  wire [33:0] y_1_d1;
  assign _0_ = x_1_d1 + y_1_d1;
  assign _1_ = _0_ + { 33'h000000000, cin_1_d1 };
  always @(posedge clk)
    _2_ <= cin_1;
  always @(posedge clk)
    _3_ <= x_1;
  always @(posedge clk)
    _4_ <= y_1;
  assign cin_1 = Cin;
  assign cin_1_d1 = _2_;
  assign x_1 = { 1'h0, X };
  assign x_1_d1 = _3_;
  assign y_1 = { 1'h0, Y };
  assign y_1_d1 = _4_;
  assign s_1 = _1_;
  assign r_1 = s_1[32:0];
  assign R = r_1;
endmodule
