

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Mon Nov 25 00:15:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.356 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26| 0.260 us | 0.260 us |   26|   26|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1_TRANSPOSE_LAST_TWO_DIMS_LOOP_2  |       24|       24|         3|          2|          1|    12|    yes   |
        +-----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     90|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|      94|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      94|    360|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_344_p2       |     +    |      0|  0|   8|           5|           5|
    |add_ln246_fu_288_p2       |     +    |      0|  0|  13|           4|           1|
    |i_fu_294_p2               |     +    |      0|  0|  12|           3|           1|
    |j_fu_380_p2               |     +    |      0|  0|  10|           2|           1|
    |sub_ln203_fu_334_p2       |     -    |      0|  0|   8|           5|           5|
    |icmp_ln246_fu_282_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln247_fu_300_p2      |   icmp   |      0|  0|   8|           2|           2|
    |or_ln203_1_fu_385_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln203_2_fu_401_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln203_fu_364_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln249_1_fu_314_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln249_fu_306_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  90|          43|          30|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_264_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_253_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_0_phi_fu_275_p4             |   9|          2|    2|          4|
    |i_0_reg_260                              |   9|          2|    3|          6|
    |indvar_flatten_reg_249                   |   9|          2|    4|          8|
    |j_0_reg_271                              |   9|          2|    2|          4|
    |output_0_V_address0                      |  15|          3|    4|         12|
    |output_0_V_address1                      |  15|          3|    4|         12|
    |output_0_V_d0                            |  15|          3|   32|         96|
    |output_0_V_d1                            |  15|          3|   32|         96|
    |output_1_V_address0                      |  15|          3|    4|         12|
    |output_1_V_address1                      |  15|          3|    4|         12|
    |output_1_V_d0                            |  15|          3|   32|         96|
    |output_1_V_d1                            |  15|          3|   32|         96|
    |output_2_V_address0                      |  15|          3|    4|         12|
    |output_2_V_address1                      |  15|          3|    4|         12|
    |output_2_V_d0                            |  15|          3|   32|         96|
    |output_2_V_d1                            |  15|          3|   32|         96|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 270|         55|  236|        691|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln246_reg_421        |   4|   0|    4|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_260              |   3|   0|    3|          0|
    |icmp_ln246_reg_417       |   1|   0|    1|          0|
    |indvar_flatten_reg_249   |   4|   0|    4|          0|
    |input_2_V_load_reg_464   |  32|   0|   32|          0|
    |input_3_V_load_reg_471   |  32|   0|   32|          0|
    |j_0_reg_271              |   2|   0|    2|          0|
    |j_reg_478                |   2|   0|    2|          0|
    |select_ln249_1_reg_431   |   3|   0|    3|          0|
    |select_ln249_reg_426     |   2|   0|    2|          0|
    |tmp_reg_436              |   3|   0|    5|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  94|   0|   96|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_start             |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_done              | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_idle              | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_ready             | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|input_0_V_address0   | out |    4|  ap_memory |       input_0_V      |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |       input_0_V      |     array    |
|input_0_V_q0         |  in |   32|  ap_memory |       input_0_V      |     array    |
|input_1_V_address0   | out |    4|  ap_memory |       input_1_V      |     array    |
|input_1_V_ce0        | out |    1|  ap_memory |       input_1_V      |     array    |
|input_1_V_q0         |  in |   32|  ap_memory |       input_1_V      |     array    |
|input_2_V_address0   | out |    4|  ap_memory |       input_2_V      |     array    |
|input_2_V_ce0        | out |    1|  ap_memory |       input_2_V      |     array    |
|input_2_V_q0         |  in |   32|  ap_memory |       input_2_V      |     array    |
|input_3_V_address0   | out |    4|  ap_memory |       input_3_V      |     array    |
|input_3_V_ce0        | out |    1|  ap_memory |       input_3_V      |     array    |
|input_3_V_q0         |  in |   32|  ap_memory |       input_3_V      |     array    |
|output_0_V_address0  | out |    4|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we0       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d0        | out |   32|  ap_memory |      output_0_V      |     array    |
|output_0_V_address1  | out |    4|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce1       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we1       | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d1        | out |   32|  ap_memory |      output_0_V      |     array    |
|output_1_V_address0  | out |    4|  ap_memory |      output_1_V      |     array    |
|output_1_V_ce0       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_we0       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_d0        | out |   32|  ap_memory |      output_1_V      |     array    |
|output_1_V_address1  | out |    4|  ap_memory |      output_1_V      |     array    |
|output_1_V_ce1       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_we1       | out |    1|  ap_memory |      output_1_V      |     array    |
|output_1_V_d1        | out |   32|  ap_memory |      output_1_V      |     array    |
|output_2_V_address0  | out |    4|  ap_memory |      output_2_V      |     array    |
|output_2_V_ce0       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_we0       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_d0        | out |   32|  ap_memory |      output_2_V      |     array    |
|output_2_V_address1  | out |    4|  ap_memory |      output_2_V      |     array    |
|output_2_V_ce1       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_we1       | out |    1|  ap_memory |      output_2_V      |     array    |
|output_2_V_d1        | out |   32|  ap_memory |      output_2_V      |     array    |
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:246]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln246, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]" [./layer.h:246]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln249_1, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]" [./layer.h:249]   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln246 = icmp eq i4 %indvar_flatten, -4" [./layer.h:246]   --->   Operation 10 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln246 = add i4 %indvar_flatten, 1" [./layer.h:246]   --->   Operation 11 'add' 'add_ln246' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %2, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin" [./layer.h:246]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:246]   --->   Operation 13 'add' 'i' <Predicate = (!icmp_ln246)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln247 = icmp eq i2 %j_0, -1" [./layer.h:247]   --->   Operation 14 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln246)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.99ns)   --->   "%select_ln249 = select i1 %icmp_ln247, i2 0, i2 %j_0" [./layer.h:249]   --->   Operation 15 'select' 'select_ln249' <Predicate = (!icmp_ln246)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.98ns)   --->   "%select_ln249_1 = select i1 %icmp_ln247, i3 %i, i3 %i_0" [./layer.h:249]   --->   Operation 16 'select' 'select_ln249_1' <Predicate = (!icmp_ln246)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i3 %select_ln249_1 to i5" [./layer.h:249]   --->   Operation 17 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln249_1, i2 0)" [./layer.h:249]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i5 %tmp, %zext_ln203_1" [./layer.h:249]   --->   Operation 19 'sub' 'sub_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i2 %select_ln249 to i5" [./layer.h:249]   --->   Operation 20 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i5 %zext_ln203_2, %sub_ln203" [./layer.h:249]   --->   Operation 21 'add' 'add_ln203' <Predicate = (!icmp_ln246)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %add_ln203 to i64" [./layer.h:249]   --->   Operation 22 'sext' 'sext_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [12 x i32]* %input_0_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 23 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_V_addr = getelementptr [12 x i32]* %input_1_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 24 'getelementptr' 'input_1_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [12 x i32]* %input_2_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 25 'getelementptr' 'input_2_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%input_3_V_addr = getelementptr [12 x i32]* %input_3_V, i64 0, i64 %sext_ln203" [./layer.h:249]   --->   Operation 26 'getelementptr' 'input_3_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr, align 4" [./layer.h:249]   --->   Operation 27 'load' 'input_0_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%input_1_V_load = load i32* %input_1_V_addr, align 4" [./layer.h:249]   --->   Operation 28 'load' 'input_1_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%input_2_V_load = load i32* %input_2_V_addr, align 4" [./layer.h:249]   --->   Operation 29 'load' 'input_2_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%input_3_V_load = load i32* %input_3_V_addr, align 4" [./layer.h:249]   --->   Operation 30 'load' 'input_3_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp to i64" [./layer.h:249]   --->   Operation 31 'zext' 'zext_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %zext_ln203" [./layer.h:249]   --->   Operation 32 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln203 = or i5 %tmp, 1" [./layer.h:249]   --->   Operation 33 'or' 'or_ln203' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln203)" [./layer.h:249]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_0_V_addr_1 = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %tmp_3" [./layer.h:249]   --->   Operation 35 'getelementptr' 'output_0_V_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%output_1_V_addr = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %zext_ln203" [./layer.h:249]   --->   Operation 36 'getelementptr' 'output_1_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%output_1_V_addr_1 = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %tmp_3" [./layer.h:249]   --->   Operation 37 'getelementptr' 'output_1_V_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%output_2_V_addr = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %zext_ln203" [./layer.h:249]   --->   Operation 38 'getelementptr' 'output_2_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%output_2_V_addr_1 = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %tmp_3" [./layer.h:249]   --->   Operation 39 'getelementptr' 'output_2_V_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr, align 4" [./layer.h:249]   --->   Operation 40 'load' 'input_0_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%input_1_V_load = load i32* %input_1_V_addr, align 4" [./layer.h:249]   --->   Operation 41 'load' 'input_1_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%input_2_V_load = load i32* %input_2_V_addr, align 4" [./layer.h:249]   --->   Operation 42 'load' 'input_2_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%input_3_V_load = load i32* %input_3_V_addr, align 4" [./layer.h:249]   --->   Operation 43 'load' 'input_3_V_load' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (1.13ns)   --->   "switch i2 %select_ln249, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]" [./layer.h:249]   --->   Operation 44 'switch' <Predicate = (!icmp_ln246)> <Delay = 1.13>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "store i32 %input_0_V_load, i32* %output_1_V_addr, align 4" [./layer.h:249]   --->   Operation 45 'store' <Predicate = (!icmp_ln246 & select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "store i32 %input_1_V_load, i32* %output_1_V_addr_1, align 4" [./layer.h:249]   --->   Operation 46 'store' <Predicate = (!icmp_ln246 & select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "store i32 %input_0_V_load, i32* %output_0_V_addr, align 4" [./layer.h:249]   --->   Operation 47 'store' <Predicate = (!icmp_ln246 & select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (2.32ns)   --->   "store i32 %input_1_V_load, i32* %output_0_V_addr_1, align 4" [./layer.h:249]   --->   Operation 48 'store' <Predicate = (!icmp_ln246 & select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (2.32ns)   --->   "store i32 %input_0_V_load, i32* %output_2_V_addr, align 4" [./layer.h:249]   --->   Operation 49 'store' <Predicate = (!icmp_ln246 & select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/1] (2.32ns)   --->   "store i32 %input_1_V_load, i32* %output_2_V_addr_1, align 4" [./layer.h:249]   --->   Operation 50 'store' <Predicate = (!icmp_ln246 & select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln249, 1" [./layer.h:247]   --->   Operation 51 'add' 'j' <Predicate = (!icmp_ln246)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([62 x i8]* @TRANSPOSE_LAST_TWO_D)"   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 53 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln203_1 = or i5 %tmp, 2" [./layer.h:249]   --->   Operation 54 'or' 'or_ln203_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln203_1)" [./layer.h:249]   --->   Operation 55 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%output_0_V_addr_2 = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %tmp_4" [./layer.h:249]   --->   Operation 56 'getelementptr' 'output_0_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln203_2 = or i5 %tmp, 3" [./layer.h:249]   --->   Operation 57 'or' 'or_ln203_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln203_2)" [./layer.h:249]   --->   Operation 58 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%output_0_V_addr_3 = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %tmp_5" [./layer.h:249]   --->   Operation 59 'getelementptr' 'output_0_V_addr_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%output_1_V_addr_2 = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %tmp_4" [./layer.h:249]   --->   Operation 60 'getelementptr' 'output_1_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%output_1_V_addr_3 = getelementptr [16 x i32]* %output_1_V, i64 0, i64 %tmp_5" [./layer.h:249]   --->   Operation 61 'getelementptr' 'output_1_V_addr_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%output_2_V_addr_2 = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %tmp_4" [./layer.h:249]   --->   Operation 62 'getelementptr' 'output_2_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%output_2_V_addr_3 = getelementptr [16 x i32]* %output_2_V, i64 0, i64 %tmp_5" [./layer.h:249]   --->   Operation 63 'getelementptr' 'output_2_V_addr_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str42) nounwind" [./layer.h:248]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str42)" [./layer.h:248]   --->   Operation 65 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [./layer.h:248]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.32ns)   --->   "store i32 %input_2_V_load, i32* %output_1_V_addr_2, align 4" [./layer.h:249]   --->   Operation 67 'store' <Predicate = (select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 68 [1/1] (2.32ns)   --->   "store i32 %input_3_V_load, i32* %output_1_V_addr_3, align 4" [./layer.h:249]   --->   Operation 68 'store' <Predicate = (select_ln249 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end"   --->   Operation 69 'br' <Predicate = (select_ln249 == 1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.32ns)   --->   "store i32 %input_2_V_load, i32* %output_0_V_addr_2, align 4" [./layer.h:249]   --->   Operation 70 'store' <Predicate = (select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 71 [1/1] (2.32ns)   --->   "store i32 %input_3_V_load, i32* %output_0_V_addr_3, align 4" [./layer.h:249]   --->   Operation 71 'store' <Predicate = (select_ln249 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end"   --->   Operation 72 'br' <Predicate = (select_ln249 == 0)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.32ns)   --->   "store i32 %input_2_V_load, i32* %output_2_V_addr_2, align 4" [./layer.h:249]   --->   Operation 73 'store' <Predicate = (select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (2.32ns)   --->   "store i32 %input_3_V_load, i32* %output_2_V_addr_3, align 4" [./layer.h:249]   --->   Operation 74 'store' <Predicate = (select_ln249 != 0 & select_ln249 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end"   --->   Operation 75 'br' <Predicate = (select_ln249 != 0 & select_ln249 != 1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str42, i32 %tmp_1)" [./layer.h:249]   --->   Operation 76 'specregionend' 'empty' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 77 'br' <Predicate = (!icmp_ln246)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [./layer.h:250]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln246           (br               ) [ 011110]
indvar_flatten     (phi              ) [ 001000]
i_0                (phi              ) [ 001000]
j_0                (phi              ) [ 001000]
icmp_ln246         (icmp             ) [ 001110]
add_ln246          (add              ) [ 011110]
br_ln246           (br               ) [ 000000]
i                  (add              ) [ 000000]
icmp_ln247         (icmp             ) [ 000000]
select_ln249       (select           ) [ 001110]
select_ln249_1     (select           ) [ 011110]
zext_ln203_1       (zext             ) [ 000000]
tmp                (bitconcatenate   ) [ 001110]
sub_ln203          (sub              ) [ 000000]
zext_ln203_2       (zext             ) [ 000000]
add_ln203          (add              ) [ 000000]
sext_ln203         (sext             ) [ 000000]
input_0_V_addr     (getelementptr    ) [ 000100]
input_1_V_addr     (getelementptr    ) [ 000100]
input_2_V_addr     (getelementptr    ) [ 000100]
input_3_V_addr     (getelementptr    ) [ 000100]
zext_ln203         (zext             ) [ 000000]
output_0_V_addr    (getelementptr    ) [ 000000]
or_ln203           (or               ) [ 000000]
tmp_3              (bitconcatenate   ) [ 000000]
output_0_V_addr_1  (getelementptr    ) [ 000000]
output_1_V_addr    (getelementptr    ) [ 000000]
output_1_V_addr_1  (getelementptr    ) [ 000000]
output_2_V_addr    (getelementptr    ) [ 000000]
output_2_V_addr_1  (getelementptr    ) [ 000000]
input_0_V_load     (load             ) [ 000000]
input_1_V_load     (load             ) [ 000000]
input_2_V_load     (load             ) [ 001010]
input_3_V_load     (load             ) [ 001010]
switch_ln249       (switch           ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
j                  (add              ) [ 011010]
specloopname_ln0   (specloopname     ) [ 000000]
empty_24           (speclooptripcount) [ 000000]
or_ln203_1         (or               ) [ 000000]
tmp_4              (bitconcatenate   ) [ 000000]
output_0_V_addr_2  (getelementptr    ) [ 000000]
or_ln203_2         (or               ) [ 000000]
tmp_5              (bitconcatenate   ) [ 000000]
output_0_V_addr_3  (getelementptr    ) [ 000000]
output_1_V_addr_2  (getelementptr    ) [ 000000]
output_1_V_addr_3  (getelementptr    ) [ 000000]
output_2_V_addr_2  (getelementptr    ) [ 000000]
output_2_V_addr_3  (getelementptr    ) [ 000000]
specloopname_ln248 (specloopname     ) [ 000000]
tmp_1              (specregionbegin  ) [ 000000]
specpipeline_ln248 (specpipeline     ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
store_ln249        (store            ) [ 000000]
store_ln249        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
empty              (specregionend    ) [ 000000]
br_ln0             (br               ) [ 011110]
ret_ln250          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TRANSPOSE_LAST_TWO_D"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_0_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="input_1_V_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_V_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_2_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="input_3_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_V_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_V_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_V_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_V_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_0_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_0_V_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="64" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_1_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_V_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_1_V_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="64" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_V_addr_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_2_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_V_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="output_2_V_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_V_addr_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="4" slack="0"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/3 store_ln249/3 store_ln249/4 store_ln249/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="4" slack="0"/>
<pin id="183" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="185" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/3 store_ln249/3 store_ln249/4 store_ln249/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="0"/>
<pin id="195" dir="0" index="4" bw="4" slack="0"/>
<pin id="196" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="198" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/3 store_ln249/3 store_ln249/4 store_ln249/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="output_0_V_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr_2/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="output_0_V_addr_3_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="64" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr_3/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="output_1_V_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="64" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_V_addr_2/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output_1_V_addr_3_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_V_addr_3/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="output_2_V_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_V_addr_2/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="output_2_V_addr_3_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_V_addr_3/4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="indvar_flatten_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="j_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln246_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln246_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln247_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln249_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="0" index="2" bw="2" slack="0"/>
<pin id="310" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln249/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln249_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln249_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln203_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sub_ln203_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln203_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln203_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln203_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln203_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="or_ln203_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln203/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="j_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln203_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="2"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln203_1/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln203_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="2"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln203_2/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="417" class="1005" name="icmp_ln246_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln246 "/>
</bind>
</comp>

<comp id="421" class="1005" name="add_ln246_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln246 "/>
</bind>
</comp>

<comp id="426" class="1005" name="select_ln249_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="1"/>
<pin id="428" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln249 "/>
</bind>
</comp>

<comp id="431" class="1005" name="select_ln249_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln249_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="444" class="1005" name="input_0_V_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="1"/>
<pin id="446" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="input_1_V_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_V_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="input_2_V_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="input_3_V_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_3_V_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="input_2_V_load_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="input_3_V_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_3_V_load "/>
</bind>
</comp>

<comp id="478" class="1005" name="j_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="1"/>
<pin id="480" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="68" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="75" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="82" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="89" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="96" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="134" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="102" pin="3"/><net_sink comp="162" pin=4"/></net>

<net id="174"><net_src comp="141" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="180"><net_src comp="96" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="120" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="102" pin="3"/><net_sink comp="175" pin=4"/></net>

<net id="187"><net_src comp="127" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="193"><net_src comp="96" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="148" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="102" pin="3"/><net_sink comp="188" pin=4"/></net>

<net id="200"><net_src comp="155" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="215" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="244"><net_src comp="222" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="245"><net_src comp="201" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="246"><net_src comp="208" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="247"><net_src comp="229" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="253" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="253" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="264" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="275" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="275" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="300" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="294" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="264" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="314" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="322" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="306" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="334" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="368"><net_src comp="32" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="36" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="377"><net_src comp="369" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="378"><net_src comp="369" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="379"><net_src comp="369" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="384"><net_src comp="38" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="399"><net_src comp="390" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="400"><net_src comp="390" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="406" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="415"><net_src comp="406" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="416"><net_src comp="406" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="420"><net_src comp="282" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="288" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="429"><net_src comp="306" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="434"><net_src comp="314" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="439"><net_src comp="326" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="447"><net_src comp="68" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="452"><net_src comp="75" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="457"><net_src comp="82" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="462"><net_src comp="89" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="467"><net_src comp="108" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="474"><net_src comp="114" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="481"><net_src comp="380" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="275" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {3 4 }
	Port: output_1_V | {3 4 }
	Port: output_2_V | {3 4 }
 - Input state : 
	Port: transpose_last_two_d : input_0_V | {2 3 }
	Port: transpose_last_two_d : input_1_V | {2 3 }
	Port: transpose_last_two_d : input_2_V | {2 3 }
	Port: transpose_last_two_d : input_3_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln246 : 1
		add_ln246 : 1
		br_ln246 : 2
		i : 1
		icmp_ln247 : 1
		select_ln249 : 2
		select_ln249_1 : 2
		zext_ln203_1 : 3
		tmp : 3
		sub_ln203 : 4
		zext_ln203_2 : 3
		add_ln203 : 5
		sext_ln203 : 6
		input_0_V_addr : 7
		input_1_V_addr : 7
		input_2_V_addr : 7
		input_3_V_addr : 7
		input_0_V_load : 8
		input_1_V_load : 8
		input_2_V_load : 8
		input_3_V_load : 8
	State 3
		output_0_V_addr : 1
		output_0_V_addr_1 : 1
		output_1_V_addr : 1
		output_1_V_addr_1 : 1
		output_2_V_addr : 1
		output_2_V_addr_1 : 1
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
	State 4
		output_0_V_addr_2 : 1
		output_0_V_addr_3 : 1
		output_1_V_addr_2 : 1
		output_1_V_addr_3 : 1
		output_2_V_addr_2 : 1
		output_2_V_addr_3 : 1
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
		store_ln249 : 2
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln246_fu_288   |    0    |    13   |
|    add   |        i_fu_294       |    0    |    12   |
|          |    add_ln203_fu_344   |    0    |    8    |
|          |        j_fu_380       |    0    |    10   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln246_fu_282   |    0    |    9    |
|          |   icmp_ln247_fu_300   |    0    |    8    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln203_fu_334   |    0    |    8    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln249_fu_306  |    0    |    2    |
|          | select_ln249_1_fu_314 |    0    |    3    |
|----------|-----------------------|---------|---------|
|          |  zext_ln203_1_fu_322  |    0    |    0    |
|   zext   |  zext_ln203_2_fu_340  |    0    |    0    |
|          |   zext_ln203_fu_358   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_326      |    0    |    0    |
|bitconcatenate|      tmp_3_fu_369     |    0    |    0    |
|          |      tmp_4_fu_390     |    0    |    0    |
|          |      tmp_5_fu_406     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln203_fu_350   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    or_ln203_fu_364    |    0    |    0    |
|    or    |   or_ln203_1_fu_385   |    0    |    0    |
|          |   or_ln203_2_fu_401   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    73   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln246_reg_421  |    4   |
|      i_0_reg_260     |    3   |
|  icmp_ln246_reg_417  |    1   |
|indvar_flatten_reg_249|    4   |
|input_0_V_addr_reg_444|    4   |
|input_1_V_addr_reg_449|    4   |
|input_2_V_addr_reg_454|    4   |
|input_2_V_load_reg_464|   32   |
|input_3_V_addr_reg_459|    4   |
|input_3_V_load_reg_471|   32   |
|      j_0_reg_271     |    2   |
|       j_reg_478      |    2   |
|select_ln249_1_reg_431|    3   |
| select_ln249_reg_426 |    2   |
|      tmp_reg_436     |    5   |
+----------------------+--------+
|         Total        |   106  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_162 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_162 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_175 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_175 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_188 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_188 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_188 |  p4  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   272  ||  28.304 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   28   |    -   |   144  |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |   28   |   106  |   217  |
+-----------+--------+--------+--------+
