============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.15-s055_1
  Generated on:           Nov 18 2021  02:29:02 pm
  Module:                 counter
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                          
  Gate   Instances  Area            Library           
------------------------------------------------------
BUFX2            1  0.000    KISTA_SOI_STDLIB_ECSM_TT 
DFFX1            8  0.000    KISTA_SOI_STDLIB_ECSM_TT 
INVX1            5  0.000    KISTA_SOI_STDLIB_ECSM_TT 
NAND2X1         15  0.000    KISTA_SOI_STDLIB_ECSM_TT 
NOR2X1          38  0.000    KISTA_SOI_STDLIB_ECSM_TT 
------------------------------------------------------
total           67  0.000                             


                                      
     Type      Instances  Area Area % 
--------------------------------------
sequential             8 0.000    0.0 
inverter               5 0.000    0.0 
buffer                 1 0.000    0.0 
logic                 53 0.000    0.0 
physical_cells         0 0.000    0.0 
--------------------------------------
total                 67 0.000    0.0 

