#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov  2 02:13:58 2018
# Process ID: 7210
# Current directory: /home/comparch/Lab/Lab3
# Command line: vivado
# Log file: /home/comparch/Lab/Lab3/vivado.log
# Journal file: /home/comparch/Lab/Lab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/cpu.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/regfile.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/mux_reg.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/alu.v] -no_script -reset -force -quiet
remove_files  {/home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/cpu.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/regfile.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/mux_reg.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/alu.v}
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/decoders.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/instructionDecoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/lshift2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/mux.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/dff.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/register.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/signextend.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/adder_1bit.v] -no_script -reset -force -quiet
remove_files  {/home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/decoders.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/instructionDecoder.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/lshift2.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/memory.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/mux.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/dff.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/register.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/signextend.v /home/comparch/Lab/Lab3/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/imports/verilog/adder_1bit.v}
add_files -norecurse -scan_for_includes /home/comparch/Lab/Lab3/verilog/cpu.v
import_files -force -norecurse /home/comparch/Lab/Lab3/verilog/cpu.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run synth_1 -name synth_1
report_power -name {power_1}
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_project
create_project cpu /home/comparch/Lab/Lab3/cpu -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
add_files -fileset constrs_1 -norecurse /home/comparch/ZYBO_Master.xdc
import_files -fileset constrs_1 /home/comparch/ZYBO_Master.xdc
add_files -norecurse -scan_for_includes /home/comparch/Lab/Lab3/verilog/cpu.v
import_files -norecurse /home/comparch/Lab/Lab3/verilog/cpu.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_utilization -name utilization_2
set_property is_global_include true [get_files  /home/comparch/Lab/Lab3/cpu/cpu.srcs/sources_1/imports/verilog/cpu.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_simulation
