{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-378,-202",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 690 -y 60 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 3 -x 690 -y 80 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 3 -x 690 -y 140 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 3 -x 690 -y 160 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 500 -y 60 -swap {56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 0 57 58 59 60 63 69 61 64 65 66 67 68 62 70 71 72 73} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir pcie_mgt right -pinY pcie_mgt 0R -pinDir sys_clk left -pinY sys_clk 120L -pinDir sys_clk_gt left -pinY sys_clk_gt 140L -pinDir sys_rst_n left -pinY sys_rst_n 20L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 40R -pinDir user_lnk_up right -pinY user_lnk_up 60R -pinDir axi_aclk right -pinY axi_aclk 80R -pinDir axi_aresetn right -pinY axi_aresetn 100R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 120R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 40L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 140R -pinDir msi_enable right -pinY msi_enable 160R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 180R -pinDir interrupt_out right -pinY interrupt_out 200R
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 170 -y 180 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst one -pg 1 -lvl 1 -x 170 -y 80 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 N 180
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 200
preplace netloc xlconstant_0_dout 1 1 1 N 80
preplace netloc pcie_bridge_axi_aclk 1 2 1 N 140
preplace netloc pcie_bridge_axi_aresetn 1 2 1 N 160
preplace netloc CLK_IN_D_0_1 1 0 1 N 180
preplace netloc pcie_bridge_pcie_mgt 1 2 1 N 60
preplace netloc pcie_bridge_M_AXI_B 1 2 1 N 80
levelinfo -pg 1 0 170 500 690
pagesize -pg 1 -db -bbox -sgen -130 0 830 320
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-382,-202",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 700 -y 80 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 510 -y 160 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 170 -y 170 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 170 -y 60 -defaultsOSRD
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 320 140n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 160
preplace netloc xlconstant_0_dout 1 1 1 330 60n
preplace netloc CLK_IN_D_0_1 1 0 1 N 170
preplace netloc pcie_bridge_pcie_mgt 1 2 1 N 80
levelinfo -pg 1 0 170 510 700
pagesize -pg 1 -db -bbox -sgen -130 0 840 320
"
}

