FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_SPARC_PERF_EVENT_H
#define __ASM_SPARC_PERF_EVENT_H

#ifdef CONFIG_PERF_EVENTS
#include <asm/ptrace.h>

#define perf_arch_fetch_caller_regs(regs, ip)		\
do {							\
	unsigned long _pstate, _asi, _pil, _i7, _fp;	\
/* bench 21079.0.0 fdff2533a5e8 */
/* bench 21079.0.1 c0508723867e */
/* bench 21079.0.2 4dcb5f4416fd */
/* bench 21079.0.3 025e3ddc359a */
/* bench 21079.0.4 04100323d0a3 */
/* bench 21079.0.5 d3c3ac058625 */
/* bench 21079.0.6 61ce581fefea */
/* bench 21079.0.7 58cb4ed0a936 */
/* bench 21079.0.8 0e30dd02919e */
/* bench 21079.0.9 afc3cd37e6b6 */
/* bench 21079.0.10 b6b159ff692f */
/* bench 21079.0.11 20327c35b557 */
/* bench 21079.0.12 b07a53bbe7b5 */
			     "rd %%asi, %1\n\t"		\
			     "rdpr %%pil, %2\n\t"	\
			     "mov %%i7, %3\n\t"		\
			     "mov %%i6, %4\n\t"		\
			     : "=r" (_pstate),		\
			       "=r" (_asi),		\
			       "=r" (_pil),		\
			       "=r" (_i7),		\
			       "=r" (_fp));		\
	(regs)->tstate = (_pstate << 8) |		\
		(_asi << 24) | (_pil << 20);		\
	(regs)->tpc = (ip);				\
	(regs)->tnpc = (regs)->tpc + 4;			\
	(regs)->u_regs[UREG_I6] = _fp;			\
	(regs)->u_regs[UREG_I7] = _i7;			\
} while (0)
#endif

/* bench 2192.0.0 3ef459a484fd */
/* bench 2192.0.1 e1ceb36168a2 */
/* bench 2192.0.2 2ecb6607e992 */
/* bench 2192.0.3 943a48edd2eb */
#endif
