# UVM Testbench

The `tests/uvm` directory hosts SystemVerilog UVM components. A representative testbench is provided below to verify NVLink coherency transactions using synthetic sequences. The full environment can be extended using PyUVM or standard UVM agents.
