{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 28 18:03:04 2012 " "Info: Processing started: Sat Jul 28 18:03:04 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off toggle -c toggle --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off toggle -c toggle --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register delayCNT_reg\[2\] register internalCNT_reg\[9\] 229.2 MHz 4.363 ns Internal " "Info: Clock \"clk\" has Internal fmax of 229.2 MHz between source register \"delayCNT_reg\[2\]\" and destination register \"internalCNT_reg\[9\]\" (period= 4.363 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.125 ns + Longest register register " "Info: + Longest register to register delay is 4.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delayCNT_reg\[2\] 1 REG LCFF_X22_Y24_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y24_N27; Fanout = 5; REG Node = 'delayCNT_reg\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayCNT_reg[2] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.455 ns) 1.065 ns Equal0~0 2 COMB LCCOMB_X22_Y24_N30 4 " "Info: 2: + IC(0.610 ns) + CELL(0.455 ns) = 1.065 ns; Loc. = LCCOMB_X22_Y24_N30; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { delayCNT_reg[2] Equal0~0 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.495 ns) 1.863 ns Add0~1 3 COMB LCCOMB_X22_Y24_N2 2 " "Info: 3: + IC(0.303 ns) + CELL(0.495 ns) = 1.863 ns; Loc. = LCCOMB_X22_Y24_N2; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { Equal0~0 Add0~1 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.943 ns Add0~3 4 COMB LCCOMB_X22_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.943 ns; Loc. = LCCOMB_X22_Y24_N4; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.023 ns Add0~5 5 COMB LCCOMB_X22_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.023 ns; Loc. = LCCOMB_X22_Y24_N6; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.103 ns Add0~7 6 COMB LCCOMB_X22_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.103 ns; Loc. = LCCOMB_X22_Y24_N8; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.183 ns Add0~9 7 COMB LCCOMB_X22_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.183 ns; Loc. = LCCOMB_X22_Y24_N10; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.263 ns Add0~11 8 COMB LCCOMB_X22_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.263 ns; Loc. = LCCOMB_X22_Y24_N12; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.437 ns Add0~13 9 COMB LCCOMB_X22_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.437 ns; Loc. = LCCOMB_X22_Y24_N14; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.517 ns Add0~15 10 COMB LCCOMB_X22_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.517 ns; Loc. = LCCOMB_X22_Y24_N16; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.597 ns Add0~17 11 COMB LCCOMB_X22_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.597 ns; Loc. = LCCOMB_X22_Y24_N18; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.055 ns Add0~18 12 COMB LCCOMB_X22_Y24_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 3.055 ns; Loc. = LCCOMB_X22_Y24_N20; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~17 Add0~18 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.178 ns) 4.029 ns Selector15~0 13 COMB LCCOMB_X23_Y24_N0 1 " "Info: 13: + IC(0.796 ns) + CELL(0.178 ns) = 4.029 ns; Loc. = LCCOMB_X23_Y24_N0; Fanout = 1; COMB Node = 'Selector15~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { Add0~18 Selector15~0 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.125 ns internalCNT_reg\[9\] 14 REG LCFF_X23_Y24_N1 6 " "Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 4.125 ns; Loc. = LCFF_X23_Y24_N1; Fanout = 6; REG Node = 'internalCNT_reg\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector15~0 internalCNT_reg[9] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 58.57 % ) " "Info: Total cell delay = 2.416 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.709 ns ( 41.43 % ) " "Info: Total interconnect delay = 1.709 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.125 ns" { delayCNT_reg[2] Equal0~0 Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~18 Selector15~0 internalCNT_reg[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.125 ns" { delayCNT_reg[2] {} Equal0~0 {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~18 {} Selector15~0 {} internalCNT_reg[9] {} } { 0.000ns 0.610ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.000ns } { 0.000ns 0.455ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.916 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.602 ns) 2.916 ns internalCNT_reg\[9\] 3 REG LCFF_X23_Y24_N1 6 " "Info: 3: + IC(1.099 ns) + CELL(0.602 ns) = 2.916 ns; Loc. = LCFF_X23_Y24_N1; Fanout = 6; REG Node = 'internalCNT_reg\[9\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { clk~clkctrl internalCNT_reg[9] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.17 % ) " "Info: Total cell delay = 1.638 ns ( 56.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 43.83 % ) " "Info: Total interconnect delay = 1.278 ns ( 43.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { clk clk~clkctrl internalCNT_reg[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { clk {} clk~combout {} clk~clkctrl {} internalCNT_reg[9] {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.915 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.602 ns) 2.915 ns delayCNT_reg\[2\] 3 REG LCFF_X22_Y24_N27 5 " "Info: 3: + IC(1.098 ns) + CELL(0.602 ns) = 2.915 ns; Loc. = LCFF_X22_Y24_N27; Fanout = 5; REG Node = 'delayCNT_reg\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { clk~clkctrl delayCNT_reg[2] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.19 % ) " "Info: Total cell delay = 1.638 ns ( 56.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 43.81 % ) " "Info: Total interconnect delay = 1.277 ns ( 43.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl delayCNT_reg[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} delayCNT_reg[2] {} } { 0.000ns 0.000ns 0.179ns 1.098ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { clk clk~clkctrl internalCNT_reg[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { clk {} clk~combout {} clk~clkctrl {} internalCNT_reg[9] {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl delayCNT_reg[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} delayCNT_reg[2] {} } { 0.000ns 0.000ns 0.179ns 1.098ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.125 ns" { delayCNT_reg[2] Equal0~0 Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~18 Selector15~0 internalCNT_reg[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "4.125 ns" { delayCNT_reg[2] {} Equal0~0 {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~18 {} Selector15~0 {} internalCNT_reg[9] {} } { 0.000ns 0.610ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.000ns } { 0.000ns 0.455ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { clk clk~clkctrl internalCNT_reg[9] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { clk {} clk~combout {} clk~clkctrl {} internalCNT_reg[9] {} } { 0.000ns 0.000ns 0.179ns 1.099ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl delayCNT_reg[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} delayCNT_reg[2] {} } { 0.000ns 0.000ns 0.179ns 1.098ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "toggleDone_reg cntUPTO\[3\] clk 7.131 ns register " "Info: tsu for register \"toggleDone_reg\" (data pin = \"cntUPTO\[3\]\", clock pin = \"clk\") is 7.131 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.082 ns + Longest pin register " "Info: + Longest pin to register delay is 10.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns cntUPTO\[3\] 1 PIN PIN_AC9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AC9; Fanout = 1; PIN Node = 'cntUPTO\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntUPTO[3] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.317 ns) + CELL(0.491 ns) 7.671 ns Equal2~1 2 COMB LCCOMB_X21_Y24_N18 1 " "Info: 2: + IC(6.317 ns) + CELL(0.491 ns) = 7.671 ns; Loc. = LCCOMB_X21_Y24_N18; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { cntUPTO[3] Equal2~1 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 8.460 ns Equal2~4 3 COMB LCCOMB_X21_Y24_N24 2 " "Info: 3: + IC(0.298 ns) + CELL(0.491 ns) = 8.460 ns; Loc. = LCCOMB_X21_Y24_N24; Fanout = 2; COMB Node = 'Equal2~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { Equal2~1 Equal2~4 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 9.093 ns Selector25~2 4 COMB LCCOMB_X21_Y24_N12 3 " "Info: 4: + IC(0.311 ns) + CELL(0.322 ns) = 9.093 ns; Loc. = LCCOMB_X21_Y24_N12; Fanout = 3; COMB Node = 'Selector25~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { Equal2~4 Selector25~2 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.545 ns) 9.986 ns Selector25~3 5 COMB LCCOMB_X21_Y24_N8 1 " "Info: 5: + IC(0.348 ns) + CELL(0.545 ns) = 9.986 ns; Loc. = LCCOMB_X21_Y24_N8; Fanout = 1; COMB Node = 'Selector25~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Selector25~2 Selector25~3 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.082 ns toggleDone_reg 6 REG LCFF_X21_Y24_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 10.082 ns; Loc. = LCFF_X21_Y24_N9; Fanout = 2; REG Node = 'toggleDone_reg'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector25~3 toggleDone_reg } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 27.85 % ) " "Info: Total cell delay = 2.808 ns ( 27.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.274 ns ( 72.15 % ) " "Info: Total interconnect delay = 7.274 ns ( 72.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.082 ns" { cntUPTO[3] Equal2~1 Equal2~4 Selector25~2 Selector25~3 toggleDone_reg } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.082 ns" { cntUPTO[3] {} cntUPTO[3]~combout {} Equal2~1 {} Equal2~4 {} Selector25~2 {} Selector25~3 {} toggleDone_reg {} } { 0.000ns 0.000ns 6.317ns 0.298ns 0.311ns 0.348ns 0.000ns } { 0.000ns 0.863ns 0.491ns 0.491ns 0.322ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.913 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.602 ns) 2.913 ns toggleDone_reg 3 REG LCFF_X21_Y24_N9 2 " "Info: 3: + IC(1.096 ns) + CELL(0.602 ns) = 2.913 ns; Loc. = LCFF_X21_Y24_N9; Fanout = 2; REG Node = 'toggleDone_reg'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { clk~clkctrl toggleDone_reg } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.23 % ) " "Info: Total cell delay = 1.638 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.275 ns ( 43.77 % ) " "Info: Total interconnect delay = 1.275 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl toggleDone_reg } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} toggleDone_reg {} } { 0.000ns 0.000ns 0.179ns 1.096ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.082 ns" { cntUPTO[3] Equal2~1 Equal2~4 Selector25~2 Selector25~3 toggleDone_reg } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.082 ns" { cntUPTO[3] {} cntUPTO[3]~combout {} Equal2~1 {} Equal2~4 {} Selector25~2 {} Selector25~3 {} toggleDone_reg {} } { 0.000ns 0.000ns 6.317ns 0.298ns 0.311ns 0.348ns 0.000ns } { 0.000ns 0.863ns 0.491ns 0.491ns 0.322ns 0.545ns 0.096ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl toggleDone_reg } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} toggleDone_reg {} } { 0.000ns 0.000ns 0.179ns 1.096ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outputVEC\[0\] state_reg.toggle1 10.383 ns register " "Info: tco from clock \"clk\" to destination pin \"outputVEC\[0\]\" through register \"state_reg.toggle1\" is 10.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.913 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.602 ns) 2.913 ns state_reg.toggle1 3 REG LCFF_X21_Y24_N11 25 " "Info: 3: + IC(1.096 ns) + CELL(0.602 ns) = 2.913 ns; Loc. = LCFF_X21_Y24_N11; Fanout = 25; REG Node = 'state_reg.toggle1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { clk~clkctrl state_reg.toggle1 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.23 % ) " "Info: Total cell delay = 1.638 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.275 ns ( 43.77 % ) " "Info: Total interconnect delay = 1.275 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl state_reg.toggle1 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.toggle1 {} } { 0.000ns 0.000ns 0.179ns 1.096ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.193 ns + Longest register pin " "Info: + Longest register to pin delay is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_reg.toggle1 1 REG LCFF_X21_Y24_N11 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y24_N11; Fanout = 25; REG Node = 'state_reg.toggle1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.toggle1 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.544 ns) 1.641 ns Selector4~0 2 COMB LCCOMB_X23_Y24_N16 1 " "Info: 2: + IC(1.097 ns) + CELL(0.544 ns) = 1.641 ns; Loc. = LCCOMB_X23_Y24_N16; Fanout = 1; COMB Node = 'Selector4~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { state_reg.toggle1 Selector4~0 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(3.006 ns) 7.193 ns outputVEC\[0\] 3 PIN PIN_AD10 0 " "Info: 3: + IC(2.546 ns) + CELL(3.006 ns) = 7.193 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'outputVEC\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { Selector4~0 outputVEC[0] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.550 ns ( 49.35 % ) " "Info: Total cell delay = 3.550 ns ( 49.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.643 ns ( 50.65 % ) " "Info: Total interconnect delay = 3.643 ns ( 50.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { state_reg.toggle1 Selector4~0 outputVEC[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { state_reg.toggle1 {} Selector4~0 {} outputVEC[0] {} } { 0.000ns 1.097ns 2.546ns } { 0.000ns 0.544ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl state_reg.toggle1 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.toggle1 {} } { 0.000ns 0.000ns 0.179ns 1.096ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { state_reg.toggle1 Selector4~0 outputVEC[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { state_reg.toggle1 {} Selector4~0 {} outputVEC[0] {} } { 0.000ns 1.097ns 2.546ns } { 0.000ns 0.544ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "outputVEC2\[0\] outputVEC\[0\] 12.913 ns Longest " "Info: Longest tpd from source pin \"outputVEC2\[0\]\" to destination pin \"outputVEC\[0\]\" is 12.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns outputVEC2\[0\] 1 PIN PIN_AC12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_AC12; Fanout = 1; PIN Node = 'outputVEC2\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputVEC2[0] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.330 ns) + CELL(0.178 ns) 7.361 ns Selector4~0 2 COMB LCCOMB_X23_Y24_N16 1 " "Info: 2: + IC(6.330 ns) + CELL(0.178 ns) = 7.361 ns; Loc. = LCCOMB_X23_Y24_N16; Fanout = 1; COMB Node = 'Selector4~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { outputVEC2[0] Selector4~0 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(3.006 ns) 12.913 ns outputVEC\[0\] 3 PIN PIN_AD10 0 " "Info: 3: + IC(2.546 ns) + CELL(3.006 ns) = 12.913 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'outputVEC\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { Selector4~0 outputVEC[0] } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.037 ns ( 31.26 % ) " "Info: Total cell delay = 4.037 ns ( 31.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.876 ns ( 68.74 % ) " "Info: Total interconnect delay = 8.876 ns ( 68.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.913 ns" { outputVEC2[0] Selector4~0 outputVEC[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "12.913 ns" { outputVEC2[0] {} outputVEC2[0]~combout {} Selector4~0 {} outputVEC[0] {} } { 0.000ns 0.000ns 6.330ns 2.546ns } { 0.000ns 0.853ns 0.178ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_reg.toggleWAIT enable clk -4.882 ns register " "Info: th for register \"state_reg.toggleWAIT\" (data pin = \"enable\", clock pin = \"clk\") is -4.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.912 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clk~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.602 ns) 2.912 ns state_reg.toggleWAIT 3 REG LCFF_X20_Y24_N19 6 " "Info: 3: + IC(1.095 ns) + CELL(0.602 ns) = 2.912 ns; Loc. = LCFF_X20_Y24_N19; Fanout = 6; REG Node = 'state_reg.toggleWAIT'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { clk~clkctrl state_reg.toggleWAIT } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.25 % ) " "Info: Total cell delay = 1.638 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 43.75 % ) " "Info: Total interconnect delay = 1.274 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl state_reg.toggleWAIT } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.toggleWAIT {} } { 0.000ns 0.000ns 0.179ns 1.095ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.080 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns enable 1 PIN PIN_AB12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_AB12; Fanout = 5; PIN Node = 'enable'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.596 ns) + CELL(0.545 ns) 7.984 ns Selector5~1 2 COMB LCCOMB_X20_Y24_N18 1 " "Info: 2: + IC(6.596 ns) + CELL(0.545 ns) = 7.984 ns; Loc. = LCCOMB_X20_Y24_N18; Fanout = 1; COMB Node = 'Selector5~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { enable Selector5~1 } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.080 ns state_reg.toggleWAIT 3 REG LCFF_X20_Y24_N19 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.080 ns; Loc. = LCFF_X20_Y24_N19; Fanout = 6; REG Node = 'state_reg.toggleWAIT'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector5~1 state_reg.toggleWAIT } "NODE_NAME" } } { "toggle.v" "" { Text "C:/Users/albert/Google Drive/Coding_zone/Verilog/Quartus_workspace/Nand_flash_v1/toggle/toggle.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 18.37 % ) " "Info: Total cell delay = 1.484 ns ( 18.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.596 ns ( 81.63 % ) " "Info: Total interconnect delay = 6.596 ns ( 81.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { enable Selector5~1 state_reg.toggleWAIT } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.080 ns" { enable {} enable~combout {} Selector5~1 {} state_reg.toggleWAIT {} } { 0.000ns 0.000ns 6.596ns 0.000ns } { 0.000ns 0.843ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl state_reg.toggleWAIT } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} state_reg.toggleWAIT {} } { 0.000ns 0.000ns 0.179ns 1.095ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { enable Selector5~1 state_reg.toggleWAIT } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.080 ns" { enable {} enable~combout {} Selector5~1 {} state_reg.toggleWAIT {} } { 0.000ns 0.000ns 6.596ns 0.000ns } { 0.000ns 0.843ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 28 18:03:04 2012 " "Info: Processing ended: Sat Jul 28 18:03:04 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
