{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561101398802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561101398803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "minA10_4ch_nogrouping 10AX066N3F40E2SG " "Selected device 10AX066N3F40E2SG for design \"minA10_4ch_nogrouping\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561101399003 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1561101399058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561101399058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561101399058 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561101399496 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561101400154 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1561101400603 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:30 " "Periphery placement data loaded: elapsed time is 00:00:30" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101431461 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AH18 " "Pin ~ALTERA_DATA0~ is reserved at location AH18" {  } { { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 44475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1561101431471 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CLKUSR~ AP20 " "Pin ~ALTERA_CLKUSR~ is reserved at location AP20" {  } { { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 44477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1561101431471 ""}
{ "Info" "ICIO_ASSIGN_CLKUSR_TO_100_125_MHZ_CLOCK" "" "Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock." {  } {  } 0 18163 "Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock." 0 0 "Fitter" 0 -1 1561101431471 ""}
{ "Info" "ICIO_COMPLEMENT_PIN_CREATED_GROUP" "10 " "10 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" { { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "XCVR_Ref_Clock_internal XCVR_Ref_Clock_internal(n) " "Differential I/O pin \"XCVR_Ref_Clock_internal\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"XCVR_Ref_Clock_internal(n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 14 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[0\] TX_ser_bnak\[0\]\[0\](n) " "Differential I/O pin \"TX_ser_bnak\[0\]\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TX_ser_bnak\[0\]\[0\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 18 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[1\] TX_ser_bnak\[0\]\[1\](n) " "Differential I/O pin \"TX_ser_bnak\[0\]\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TX_ser_bnak\[0\]\[1\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 18 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[2\] TX_ser_bnak\[0\]\[2\](n) " "Differential I/O pin \"TX_ser_bnak\[0\]\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TX_ser_bnak\[0\]\[2\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 18 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "TX_ser_bnak\[0\]\[3\] TX_ser_bnak\[0\]\[3\](n) " "Differential I/O pin \"TX_ser_bnak\[0\]\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TX_ser_bnak\[0\]\[3\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 18 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "XCVR_Ref_Clock_external XCVR_Ref_Clock_external(n) " "Differential I/O pin \"XCVR_Ref_Clock_external\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"XCVR_Ref_Clock_external(n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 13 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[0\] RX_ser_bank\[0\]\[0\](n) " "Differential I/O pin \"RX_ser_bank\[0\]\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RX_ser_bank\[0\]\[0\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 17 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[1\] RX_ser_bank\[0\]\[1\](n) " "Differential I/O pin \"RX_ser_bank\[0\]\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RX_ser_bank\[0\]\[1\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 17 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[2\] RX_ser_bank\[0\]\[2\](n) " "Differential I/O pin \"RX_ser_bank\[0\]\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RX_ser_bank\[0\]\[2\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 17 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "RX_ser_bank\[0\]\[3\] RX_ser_bank\[0\]\[3\](n) " "Differential I/O pin \"RX_ser_bank\[0\]\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RX_ser_bank\[0\]\[3\](n)\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/src/XCVR_top.vhd" 17 0 0 } } { "" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1561101431482 ""}  } {  } 0 11685 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" 0 0 "Fitter" 0 -1 1561101431482 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561101431486 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "203 213 " "No exact pin location assignment(s) for 203 pins of 213 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1561101431507 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "RX_ser_bank\[0\]\[3\] " "A default voltage has been automatically assigned to \"RX_ser_bank\[0\]\[3\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434409 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "RX_ser_bank\[0\]\[2\] " "A default voltage has been automatically assigned to \"RX_ser_bank\[0\]\[2\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434478 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "RX_ser_bank\[0\]\[1\] " "A default voltage has been automatically assigned to \"RX_ser_bank\[0\]\[1\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434549 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "RX_ser_bank\[0\]\[0\] " "A default voltage has been automatically assigned to \"RX_ser_bank\[0\]\[0\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434618 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "TX_ser_bnak\[0\]\[0\] " "A default voltage has been automatically assigned to \"TX_ser_bnak\[0\]\[0\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434694 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "TX_ser_bnak\[0\]\[1\] " "A default voltage has been automatically assigned to \"TX_ser_bnak\[0\]\[1\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434775 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "TX_ser_bnak\[0\]\[2\] " "A default voltage has been automatically assigned to \"TX_ser_bnak\[0\]\[2\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434858 ""}
{ "Info" "ICUT_CUT_HSSI_VCCER_VCCET_VOLTAGE_ASSINGNMENT_MISSING_INFO" "TX_ser_bnak\[0\]\[3\] " "A default voltage has been automatically assigned to \"TX_ser_bnak\[0\]\[3\]\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " {  } {  } 0 19022 "A default voltage has been automatically assigned to \"%1!s!\". Refer to .pin report for more information. If this value is not valid, use the QSF assignment \"set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>\" to specify the desired voltage. " 0 0 "Fitter" 0 -1 1561101434943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561101436753 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1561101440134 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:07 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:07" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101448317 ""}
{ "Warning" "WHSSI_REFCLK_ATX_FPLL_LOCATION" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|xcvr_8B10B:XCVR\|xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0\|a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst\|twentynm_atx_pll_inst " "ATX/FPLL < XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|xcvr_8B10B:XCVR\|xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0\|a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst\|twentynm_atx_pll_inst > is not placed in the same bank as the reference clock." {  } {  } 2 18708 "ATX/FPLL < %1!s! > is not placed in the same bank as the reference clock." 0 0 "Fitter" 0 -1 1561101449245 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "44 " "There are 44 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 17951 "There are %1!d! unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1561101449821 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "44 " "There are 44 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 18655 "There are %1!d! unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1561101449821 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "9 s (1 global, 8 periphery) " "Promoted 9 clocks (1 global, 8 periphery)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_Ref_Clock_external~inputFITTER_INSERTEDCLKENA0 532 Global Clock Region CLKCTRL_1D_G_I5 " "XCVR_Ref_Clock_external~inputFITTER_INSERTEDCLKENA0 (532 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1D_G_I5" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 2833 Periphery Clock Region 0 CLKCTRL_1J_P0_I4 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (2833 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I4" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 1089 Periphery Clock Region 0 CLKCTRL_1J_P0_I5 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (1089 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I5" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 80 Periphery Clock Region 0 CLKCTRL_1J_P0_I9 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (80 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I9" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 92 Periphery Clock Region 0 CLKCTRL_1J_P0_I10 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (92 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I10" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 848 Periphery Clock Region 0 CLKCTRL_1J_P0_I0 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (848 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I0" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 92 Periphery Clock Region 0 CLKCTRL_1J_P0_I1 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (92 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I1" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 80 Periphery Clock Region 0 CLKCTRL_1J_P0_I3 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (80 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I3" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 92 Periphery Clock Region 0 CLKCTRL_1J_P0_I2 " "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0\|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component\|sd1 (92 fanout) drives Periphery Clock Region 0, with the buffer placed at CLKCTRL_1J_P0_I2" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1561101454791 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 3269 Global Clock Region CLKCTRL_3A_G_I29 " "altera_internal_jtag~TCKUTAPCLKENA0 (3269 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I29" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "~ALTERA_CLKUSR~~ibufCLKENA0 51 Global Clock Region CLKCTRL_2A_G_I28 " "~ALTERA_CLKUSR~~ibufCLKENA0 (51 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I28" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1561101454791 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1561101454791 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy " "Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \} " "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1561101472447 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1561101472447 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/IPCore/XCVR_Modules/xcvr_8B10B/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc " "Reading SDC File: '../src/IPCore/XCVR_Modules/xcvr_8B10B/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561101472540 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "XCVR_Ref_Clock_external " "Node: XCVR_Ref_Clock_external was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|xcvr_8B10B:XCVR\|xcvr_8B10B_altera_xcvr_native_a10_181_icgezoa:xcvr_native_a10_0\|twentynm_xcvr_native:g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst\|twentynm_pcs_rev_20nm4:inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_clk_fifo.reg XCVR_Ref_Clock_external " "Register XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|xcvr_8B10B:XCVR\|xcvr_8B10B_altera_xcvr_native_a10_181_icgezoa:xcvr_native_a10_0\|twentynm_xcvr_native:g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst\|twentynm_pcs_rev_20nm4:inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_clk_fifo.reg is being clocked by XCVR_Ref_Clock_external" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1561101472868 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1561101472868 "|XCVR_TOP|XCVR_Ref_Clock_external"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561101472923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561101472943 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874 " "Node: \\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR\|xcvr_native_a10_0\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv was found missing 1 generated clock that corresponds to a base clock with a period of: 7.874" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1561101472959 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1561101472959 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561101473002 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101473002 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101473002 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101473002 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 ~ALTERA_CLKUSR~ " "   8.000 ~ALTERA_CLKUSR~" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561101473002 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561101473002 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561101474620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561101474621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561101474635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561101474657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561101474735 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561101474779 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561101474779 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561101474804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561101474813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561101474839 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561101474839 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_END_INFO" "00:01:25 " "Fitter periphery placement operations ending: elapsed time is 00:01:25" {  } {  } 0 12263 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101483112 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "init_clock " "Node \"init_clock\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "init_clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1561101483851 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1561101483851 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:01:23 " "Fitter preparation operations ending: elapsed time is 00:01:23" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101483889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561101503087 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1561101510918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101526124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561101530596 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561101538158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101538158 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 10.26 " "Total time spent on timing analysis during Placement is 10.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561101561882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561101561937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X24_Y189 X36_Y200 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X24_Y189 to location X36_Y200" {  } { { "loc" "" { Generic "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X24_Y189 to location X36_Y200"} { { 12 { 0 ""} 24 189 13 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561101586096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561101586096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561101590280 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561101590280 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 2.65 " "Total time spent on timing analysis during Routing is 2.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561101593273 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101593280 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.21 " "Total time spent on timing analysis during Post-Routing is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561101643193 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:53 " "Fitter post-fit operations ending: elapsed time is 00:00:53" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561101646715 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561101646999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/output_files/minA10_4ch_nogrouping.fit.smsg " "Generated suppressed messages file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria10/Arria10GP/build/output_files/minA10_4ch_nogrouping.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561101650328 ""}
{ "Info" "IFIT2_SUCCESSFULLY_SPLIT_FITTER_NETLIST" "" "Fitter databases successfully split." {  } {  } 0 11793 "Fitter databases successfully split." 0 0 "Fitter" 0 -1 1561101651282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "12043 " "Peak virtual memory: 12043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561101651700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 15:20:51 2019 " "Processing ended: Fri Jun 21 15:20:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561101651700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:14 " "Elapsed time: 00:04:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561101651700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:39 " "Total CPU time (on all processors): 00:09:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561101651700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561101651700 ""}
