|ad9767_test
clk => clk.IN1
da1_clk <= PLL:PLL_inst.c1
da1_wrt <= PLL:PLL_inst.c1
da1_data[0] <= trig_data[0].DB_MAX_OUTPUT_PORT_TYPE
da1_data[1] <= trig_data[1].DB_MAX_OUTPUT_PORT_TYPE
da1_data[2] <= trig_data[2].DB_MAX_OUTPUT_PORT_TYPE
da1_data[3] <= trig_data[3].DB_MAX_OUTPUT_PORT_TYPE
da1_data[4] <= trig_data[4].DB_MAX_OUTPUT_PORT_TYPE
da1_data[5] <= trig_data[5].DB_MAX_OUTPUT_PORT_TYPE
da1_data[6] <= trig_data[6].DB_MAX_OUTPUT_PORT_TYPE
da1_data[7] <= trig_data[7].DB_MAX_OUTPUT_PORT_TYPE
da1_data[8] <= trig_data[8].DB_MAX_OUTPUT_PORT_TYPE
da1_data[9] <= trig_data[9].DB_MAX_OUTPUT_PORT_TYPE
da1_data[10] <= trig_data[10].DB_MAX_OUTPUT_PORT_TYPE
da1_data[11] <= trig_data[11].DB_MAX_OUTPUT_PORT_TYPE
da1_data[12] <= trig_data[12].DB_MAX_OUTPUT_PORT_TYPE
da1_data[13] <= trig_data[13].DB_MAX_OUTPUT_PORT_TYPE
da2_clk <= PLL:PLL_inst.c1
da2_wrt <= PLL:PLL_inst.c1
da2_data[0] <= trig_data[0].DB_MAX_OUTPUT_PORT_TYPE
da2_data[1] <= trig_data[1].DB_MAX_OUTPUT_PORT_TYPE
da2_data[2] <= trig_data[2].DB_MAX_OUTPUT_PORT_TYPE
da2_data[3] <= trig_data[3].DB_MAX_OUTPUT_PORT_TYPE
da2_data[4] <= trig_data[4].DB_MAX_OUTPUT_PORT_TYPE
da2_data[5] <= trig_data[5].DB_MAX_OUTPUT_PORT_TYPE
da2_data[6] <= trig_data[6].DB_MAX_OUTPUT_PORT_TYPE
da2_data[7] <= trig_data[7].DB_MAX_OUTPUT_PORT_TYPE
da2_data[8] <= trig_data[8].DB_MAX_OUTPUT_PORT_TYPE
da2_data[9] <= trig_data[9].DB_MAX_OUTPUT_PORT_TYPE
da2_data[10] <= trig_data[10].DB_MAX_OUTPUT_PORT_TYPE
da2_data[11] <= trig_data[11].DB_MAX_OUTPUT_PORT_TYPE
da2_data[12] <= trig_data[12].DB_MAX_OUTPUT_PORT_TYPE
da2_data[13] <= trig_data[13].DB_MAX_OUTPUT_PORT_TYPE


|ad9767_test|PLL:PLL_inst
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ad9767_test|PLL:PLL_inst|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ad9767_test|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


