# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
# Date created = 15:25:06  August 12, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Kband_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY ghrd_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:25:06  AUGUST 12, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_instance_assignment -name VIRTUAL_PIN ON -to outDireccionVector
set_global_assignment -name QIP_FILE KBandIPsub/synthesis/KBandIPsub.qip
set_global_assignment -name VERILOG_FILE ../ip/altsource_probe/hps_reset.v
set_global_assignment -name QIP_FILE ../ip/altsource_probe/hps_reset.qip
set_global_assignment -name VERILOG_FILE ../ip/debounce/debounce.v
set_global_assignment -name VERILOG_FILE ../ip/edge_detect/altera_edge_detector.v
set_global_assignment -name SDC_FILE soc_system_timing.sdc
set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip
set_global_assignment -name VERILOG_FILE ghrd_top.v
set_global_assignment -name VHDL_FILE my_data_types.vhd
set_global_assignment -name QIP_FILE ram_flechas.qip
set_global_assignment -name VHDL_FILE PEadn.vhd
set_global_assignment -name VHDL_FILE pipelineKBand.vhd
set_global_assignment -name VHDL_FILE SystolicFordward.vhd
set_global_assignment -name VHDL_FILE Fordwarding.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE testSystolicFordward.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE testPE.vwf
set_global_assignment -name VHDL_FILE KbandPairwiseAlignIP.vhd
set_global_assignment -name VHDL_FILE KbandPairwiseInCtrlLogic.vhd
set_global_assignment -name QIP_FILE FifoKBandIN.qip
set_global_assignment -name VHDL_FILE KbandPairwiseOutCtrlLogic.vhd
set_global_assignment -name QIP_FILE FifoKBandOUT.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE testKBandIP.vwf
set_global_assignment -name VHDL_FILE KbandSink.vhd
set_global_assignment -name VHDL_FILE KbandSource.vhd
set_global_assignment -name VHDL_FILE KbandControl.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE KBandIPsim.vwf
set_global_assignment -name MIF_FILE ADN1.mif
set_global_assignment -name MIF_FILE ADN2.mif
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top