<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='117' type='bool llvm::AArch64RegisterBankInfo::hasFPConstraints(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='116'>/// Returns true if the output of \p MI must be stored on a FPR register.</doc>
<def f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='460' ll='477' type='bool llvm::AArch64RegisterBankInfo::hasFPConstraints(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='490' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='505' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo13onlyDefinesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
