#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001a211fd4850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a211f8aa40 .scope module, "tb" "tb" 3 26;
 .timescale -12 -12;
L_000001a21203e240 .functor NOT 1, L_000001a21203d7f0, C4<0>, C4<0>, C4<0>;
L_000001a21203e940 .functor XOR 2, L_000001a21203c3f0, L_000001a21203ce90, C4<00>, C4<00>;
L_000001a21203e5c0 .functor XOR 2, L_000001a21203e940, L_000001a21203c670, C4<00>, C4<00>;
v000001a21203ccb0_0 .net "Y2_dut", 0 0, L_000001a21203dcf0;  1 drivers
v000001a21203bf90_0 .net "Y2_ref", 0 0, L_000001a21203e7f0;  1 drivers
v000001a21203c7b0_0 .net "Y4_dut", 0 0, L_000001a21203d890;  1 drivers
v000001a21203d110_0 .net "Y4_ref", 0 0, L_000001a21203e550;  1 drivers
v000001a21203d570_0 .net *"_ivl_10", 1 0, L_000001a21203c670;  1 drivers
v000001a21203dc50_0 .net *"_ivl_12", 1 0, L_000001a21203e5c0;  1 drivers
v000001a21203d6b0_0 .net *"_ivl_2", 1 0, L_000001a21203c850;  1 drivers
v000001a21203d1b0_0 .net *"_ivl_4", 1 0, L_000001a21203c3f0;  1 drivers
v000001a21203c990_0 .net *"_ivl_6", 1 0, L_000001a21203ce90;  1 drivers
v000001a21203de30_0 .net *"_ivl_8", 1 0, L_000001a21203e940;  1 drivers
v000001a21203d250_0 .var "clk", 0 0;
v000001a21203cd50_0 .var/2u "stats1", 223 0;
v000001a21203cb70_0 .var/2u "strobe", 0 0;
v000001a21203d750_0 .net "tb_match", 0 0, L_000001a21203d7f0;  1 drivers
v000001a21203c030_0 .net "tb_mismatch", 0 0, L_000001a21203e240;  1 drivers
v000001a21203d2f0_0 .net "w", 0 0, v000001a211fcbf20_0;  1 drivers
v000001a21203cad0_0 .net "y", 6 1, v000001a211fcb3e0_0;  1 drivers
L_000001a21203c850 .concat [ 1 1 0 0], L_000001a21203e550, L_000001a21203e7f0;
L_000001a21203c3f0 .concat [ 1 1 0 0], L_000001a21203e550, L_000001a21203e7f0;
L_000001a21203ce90 .concat [ 1 1 0 0], L_000001a21203d890, L_000001a21203dcf0;
L_000001a21203c670 .concat [ 1 1 0 0], L_000001a21203e550, L_000001a21203e7f0;
L_000001a21203d7f0 .cmp/eeq 2, L_000001a21203c850, L_000001a21203e5c0;
S_000001a211f8abd0 .scope module, "good1" "RefModule" 3 71, 4 2 0, S_000001a211f8aa40;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_000001a21203e1d0 .functor NOT 1, v000001a211fcbf20_0, C4<0>, C4<0>, C4<0>;
L_000001a21203e7f0 .functor AND 1, L_000001a21203c5d0, L_000001a21203e1d0, C4<1>, C4<1>;
L_000001a21203e860 .functor OR 1, L_000001a21203db10, L_000001a21203d9d0, C4<0>, C4<0>;
L_000001a21203e320 .functor OR 1, L_000001a21203e860, L_000001a21203c210, C4<0>, C4<0>;
L_000001a21203e8d0 .functor OR 1, L_000001a21203e320, L_000001a21203cdf0, C4<0>, C4<0>;
L_000001a21203e550 .functor AND 1, L_000001a21203e8d0, v000001a211fcbf20_0, C4<1>, C4<1>;
v000001a211fcc100_0 .net "Y2", 0 0, L_000001a21203e7f0;  alias, 1 drivers
v000001a211fcb7a0_0 .net "Y4", 0 0, L_000001a21203e550;  alias, 1 drivers
v000001a211fcc1a0_0 .net *"_ivl_1", 0 0, L_000001a21203c5d0;  1 drivers
v000001a211fcb840_0 .net *"_ivl_10", 0 0, L_000001a21203e860;  1 drivers
v000001a211fcbb60_0 .net *"_ivl_13", 0 0, L_000001a21203c210;  1 drivers
v000001a211fcbc00_0 .net *"_ivl_14", 0 0, L_000001a21203e320;  1 drivers
v000001a211fcc240_0 .net *"_ivl_17", 0 0, L_000001a21203cdf0;  1 drivers
v000001a211fcb8e0_0 .net *"_ivl_18", 0 0, L_000001a21203e8d0;  1 drivers
v000001a211fcbfc0_0 .net *"_ivl_2", 0 0, L_000001a21203e1d0;  1 drivers
v000001a211fcbca0_0 .net *"_ivl_7", 0 0, L_000001a21203db10;  1 drivers
v000001a211fcc2e0_0 .net *"_ivl_9", 0 0, L_000001a21203d9d0;  1 drivers
v000001a211fcb980_0 .net "w", 0 0, v000001a211fcbf20_0;  alias, 1 drivers
v000001a211fcba20_0 .net "y", 6 1, v000001a211fcb3e0_0;  alias, 1 drivers
L_000001a21203c5d0 .part v000001a211fcb3e0_0, 0, 1;
L_000001a21203db10 .part v000001a211fcb3e0_0, 1, 1;
L_000001a21203d9d0 .part v000001a211fcb3e0_0, 2, 1;
L_000001a21203c210 .part v000001a211fcb3e0_0, 4, 1;
L_000001a21203cdf0 .part v000001a211fcb3e0_0, 5, 1;
S_000001a211fe6350 .scope module, "stim1" "stimulus_gen" 3 66, 3 7 0, S_000001a211f8aa40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v000001a211fcbd40_0 .net "clk", 0 0, v000001a21203d250_0;  1 drivers
v000001a211fcbde0_0 .net "tb_match", 0 0, L_000001a21203d7f0;  alias, 1 drivers
v000001a211fcbf20_0 .var "w", 0 0;
v000001a211fcb3e0_0 .var "y", 6 1;
E_000001a211fe79b0/0 .event negedge, v000001a211fcbd40_0;
E_000001a211fe79b0/1 .event posedge, v000001a211fcbd40_0;
E_000001a211fe79b0 .event/or E_000001a211fe79b0/0, E_000001a211fe79b0/1;
S_000001a211fe64e0 .scope module, "top_module1" "TopModule" 3 77, 5 3 0, S_000001a211f8aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
v000001a21203d070_0 .net "Y2", 0 0, L_000001a21203dcf0;  alias, 1 drivers
v000001a21203d610_0 .net "Y4", 0 0, L_000001a21203d890;  alias, 1 drivers
v000001a21203cfd0_0 .net "w", 0 0, v000001a211fcbf20_0;  alias, 1 drivers
v000001a21203c2b0_0 .net "y", 6 1, v000001a211fcb3e0_0;  alias, 1 drivers
L_000001a21203dcf0 .part v000001a211fcb3e0_0, 1, 1;
L_000001a21203d890 .part v000001a211fcb3e0_0, 3, 1;
S_000001a211fd59f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 85, 3 85 0, S_000001a211f8aa40;
 .timescale -12 -12;
E_000001a211fe7630 .event edge, v000001a21203cb70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001a21203cb70_0;
    %nor/r;
    %assign/vec4 v000001a21203cb70_0, 0;
    %wait E_000001a211fe7630;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001a211fe6350;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a211fe79b0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 17 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000001a211fcb3e0_0, 0;
    %vpi_func 3 18 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001a211fcbf20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001a211f8aa40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a21203d250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a21203cb70_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000001a211f8aa40;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001a21203d250_0;
    %inv;
    %store/vec4 v000001a21203d250_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001a211f8aa40;
T_4 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v000001a211fcbd40_0, v000001a21203c030_0, v000001a21203cad0_0, v000001a21203d2f0_0, v000001a21203bf90_0, v000001a21203ccb0_0, v000001a21203d110_0, v000001a21203c7b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001a211f8aa40;
T_5 ;
    %load/vec4 v000001a21203cd50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 94 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", &PV<v000001a21203cd50_0, 128, 32>, &PV<v000001a21203cd50_0, 96, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_5.1 ;
    %load/vec4 v000001a21203cd50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", &PV<v000001a21203cd50_0, 64, 32>, &PV<v000001a21203cd50_0, 32, 32> {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_5.3 ;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001a21203cd50_0, 192, 32>, &PV<v000001a21203cd50_0, 0, 32> {0 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", &PV<v000001a21203cd50_0, 192, 32>, &PV<v000001a21203cd50_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_000001a211f8aa40;
T_6 ;
    %wait E_000001a211fe79b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a21203cd50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a21203cd50_0, 4, 32;
    %load/vec4 v000001a21203d750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001a21203cd50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a21203cd50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a21203cd50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a21203cd50_0, 4, 32;
T_6.0 ;
    %load/vec4 v000001a21203bf90_0;
    %load/vec4 v000001a21203bf90_0;
    %load/vec4 v000001a21203ccb0_0;
    %xor;
    %load/vec4 v000001a21203bf90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v000001a21203cd50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a21203cd50_0, 4, 32;
T_6.6 ;
    %load/vec4 v000001a21203cd50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a21203cd50_0, 4, 32;
T_6.4 ;
    %load/vec4 v000001a21203d110_0;
    %load/vec4 v000001a21203d110_0;
    %load/vec4 v000001a21203c7b0_0;
    %xor;
    %load/vec4 v000001a21203d110_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v000001a21203cd50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 119 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a21203cd50_0, 4, 32;
T_6.10 ;
    %load/vec4 v000001a21203cd50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a21203cd50_0, 4, 32;
T_6.8 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a211f8aa40;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 127 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob099_m2014_q6c_test.sv";
    "dataset_code-complete-iccad2023/Prob099_m2014_q6c_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob099_m2014_q6c/Prob099_m2014_q6c_sample01.sv";
