project -load "C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/constraint/Delta_Sigma_Design_checker_syn.prj"
project -log_file "C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/constraint/FDC_checker.log"
project -run constraint_check 
