`timescale 1ns / 1ps

module mem_controller(
    input wen,
    input op,
    input [31:0] imm,
    input [31:0] din,
    input [11:0] raddr,
    input [11:0] waddr,
    output [31:0] dout
    );


endmodule
