Analysis & Synthesis report for main
Wed Oct 29 17:23:17 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|op_step
 11. State Machine - |main|uc_state
 12. State Machine - |main|vga_module:vga_out|v_state
 13. State Machine - |main|vga_module:vga_out|h_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated
 19. Source assignments for mem1:memory2|altsyncram:altsyncram_component|altsyncram_t712:auto_generated
 20. Source assignments for mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated
 21. Parameter Settings for User Entity Instance: pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: mem1:memory1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: mem1:memory2|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: mem1:memory3|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: vga_module:vga_out
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "vga_module:vga_out"
 28. Port Connectivity Checks: "pll:pll0"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 29 17:23:17 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; main                                           ;
; Top-level Entity Name           ; main                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 312                                            ;
; Total pins                      ; 72                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,747,200                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v                     ;         ;
; aux_files/vga_module.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/vga_module.v     ;         ;
; aux_files/level_to_pulse.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/level_to_pulse.v ;         ;
; aux_files/pll.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll.v            ; pll     ;
; aux_files/pll/pll_0002.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll/pll_0002.v   ; pll     ;
; mem1.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/mem1.v                     ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_t712.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/altsyncram_t712.tdf     ;         ;
; ./img/imagem_output.mif          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/img/imagem_output.mif      ;         ;
; db/decode_fla.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/decode_fla.tdf          ;         ;
; db/decode_81a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/decode_81a.tdf          ;         ;
; db/mux_vfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/mux_vfb.tdf             ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------+
; Resource                                    ; Usage                                                             ;
+---------------------------------------------+-------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 687                                                               ;
;                                             ;                                                                   ;
; Combinational ALUT usage for logic          ; 1076                                                              ;
;     -- 7 input functions                    ; 10                                                                ;
;     -- 6 input functions                    ; 269                                                               ;
;     -- 5 input functions                    ; 211                                                               ;
;     -- 4 input functions                    ; 107                                                               ;
;     -- <=3 input functions                  ; 479                                                               ;
;                                             ;                                                                   ;
; Dedicated logic registers                   ; 312                                                               ;
;                                             ;                                                                   ;
; I/O pins                                    ; 72                                                                ;
; Total MLAB memory bits                      ; 0                                                                 ;
; Total block memory bits                     ; 1747200                                                           ;
;                                             ;                                                                   ;
; Total DSP Blocks                            ; 0                                                                 ;
;                                             ;                                                                   ;
; Total PLLs                                  ; 2                                                                 ;
;     -- PLLs                                 ; 2                                                                 ;
;                                             ;                                                                   ;
; Maximum fan-out node                        ; pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 457                                                               ;
; Total fan-out                               ; 11970                                                             ;
; Average fan-out                             ; 6.84                                                              ;
+---------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |main                                     ; 1076 (912)          ; 312 (233)                 ; 1747200           ; 0          ; 72   ; 0            ; |main                                                                                                      ; main            ; work         ;
;    |mem1:memory1|                         ; 43 (0)              ; 8 (0)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory1                                                                                         ; mem1            ; work         ;
;       |altsyncram:altsyncram_component|   ; 43 (0)              ; 8 (0)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory1|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;          |altsyncram_t712:auto_generated| ; 43 (0)              ; 8 (8)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated                          ; altsyncram_t712 ; work         ;
;             |decode_81a:rden_decode_b|    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_81a:rden_decode_b ; decode_81a      ; work         ;
;             |decode_fla:decode2|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_fla:decode2       ; decode_fla      ; work         ;
;             |mux_vfb:mux3|                ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|mux_vfb:mux3             ; mux_vfb         ; work         ;
;    |mem1:memory2|                         ; 18 (0)              ; 8 (0)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory2                                                                                         ; mem1            ; work         ;
;       |altsyncram:altsyncram_component|   ; 18 (0)              ; 8 (0)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory2|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;          |altsyncram_t712:auto_generated| ; 18 (0)              ; 8 (8)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory2|altsyncram:altsyncram_component|altsyncram_t712:auto_generated                          ; altsyncram_t712 ; work         ;
;             |decode_81a:rden_decode_b|    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory2|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_81a:rden_decode_b ; decode_81a      ; work         ;
;             |decode_fla:decode2|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory2|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_fla:decode2       ; decode_fla      ; work         ;
;    |mem1:memory3|                         ; 43 (0)              ; 8 (0)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory3                                                                                         ; mem1            ; work         ;
;       |altsyncram:altsyncram_component|   ; 43 (0)              ; 8 (0)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory3|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;          |altsyncram_t712:auto_generated| ; 43 (0)              ; 8 (8)                     ; 582400            ; 0          ; 0    ; 0            ; |main|mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated                          ; altsyncram_t712 ; work         ;
;             |decode_81a:rden_decode_b|    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_81a:rden_decode_b ; decode_81a      ; work         ;
;             |decode_fla:decode2|          ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_fla:decode2       ; decode_fla      ; work         ;
;             |mux_vfb:mux3|                ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|mux_vfb:mux3             ; mux_vfb         ; work         ;
;    |pll:pll0|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll:pll0                                                                                             ; pll             ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll:pll0|pll_0002:pll_inst                                                                           ; pll_0002        ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i                                                   ; altera_pll      ; work         ;
;    |vga_module:vga_out|                   ; 60 (60)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga_module:vga_out                                                                                   ; vga_module      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                     ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 72800        ; 8            ; 72800        ; 8            ; 582400 ; ./img/imagem_output.mif ;
; mem1:memory2|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 72800        ; 8            ; 72800        ; 8            ; 582400 ; ./img/imagem_output.mif ;
; mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 72800        ; 8            ; 72800        ; 8            ; 582400 ; ./img/imagem_output.mif ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |main|mem1:memory1 ; mem1.v          ;
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |main|mem1:memory2 ; mem1.v          ;
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |main|mem1:memory3 ; mem1.v          ;
; Altera ; altera_pll   ; 24.1    ; N/A          ; N/A          ; |main|pll:pll0     ; aux_files/pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |main|op_step                                                                          ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; op_step.0101 ; op_step.0100 ; op_step.0011 ; op_step.0010 ; op_step.0001 ; op_step.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; op_step.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; op_step.0001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; op_step.0010 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; op_step.0011 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; op_step.0100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; op_step.0101 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|uc_state                                                                                                                                              ;
+-------------------------+------------------------+---------------------+--------------------+----------------+--------------------+-------------------------+---------------+
; Name                    ; uc_state.WAIT_WR_OR_RD ; uc_state.COPY_WRITE ; uc_state.COPY_READ ; uc_state.RESET ; uc_state.ALGORITHM ; uc_state.READ_AND_WRITE ; uc_state.IDLE ;
+-------------------------+------------------------+---------------------+--------------------+----------------+--------------------+-------------------------+---------------+
; uc_state.IDLE           ; 0                      ; 0                   ; 0                  ; 0              ; 0                  ; 0                       ; 0             ;
; uc_state.READ_AND_WRITE ; 0                      ; 0                   ; 0                  ; 0              ; 0                  ; 1                       ; 1             ;
; uc_state.ALGORITHM      ; 0                      ; 0                   ; 0                  ; 0              ; 1                  ; 0                       ; 1             ;
; uc_state.RESET          ; 0                      ; 0                   ; 0                  ; 1              ; 0                  ; 0                       ; 1             ;
; uc_state.COPY_READ      ; 0                      ; 0                   ; 1                  ; 0              ; 0                  ; 0                       ; 1             ;
; uc_state.COPY_WRITE     ; 0                      ; 1                   ; 0                  ; 0              ; 0                  ; 0                       ; 1             ;
; uc_state.WAIT_WR_OR_RD  ; 1                      ; 0                   ; 0                  ; 0              ; 0                  ; 0                       ; 1             ;
+-------------------------+------------------------+---------------------+--------------------+----------------+--------------------+-------------------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|vga_module:vga_out|v_state                                                                       ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|vga_module:vga_out|h_state                                                                       ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; addr_mem3[15]                                       ; always3             ; yes                    ;
; addr_mem3[14]                                       ; always3             ; yes                    ;
; addr_mem3[16]                                       ; always3             ; yes                    ;
; addr_mem3[13]                                       ; always3             ; yes                    ;
; addr_mem3[0]                                        ; always3             ; yes                    ;
; addr_mem3[1]                                        ; always3             ; yes                    ;
; addr_mem3[2]                                        ; always3             ; yes                    ;
; addr_mem3[3]                                        ; always3             ; yes                    ;
; addr_mem3[4]                                        ; always3             ; yes                    ;
; addr_mem3[5]                                        ; always3             ; yes                    ;
; addr_mem3[6]                                        ; always3             ; yes                    ;
; addr_mem3[7]                                        ; always3             ; yes                    ;
; addr_mem3[8]                                        ; always3             ; yes                    ;
; addr_mem3[9]                                        ; always3             ; yes                    ;
; addr_mem3[10]                                       ; always3             ; yes                    ;
; addr_mem3[11]                                       ; always3             ; yes                    ;
; addr_mem3[12]                                       ; always3             ; yes                    ;
; addr_for_copy[13]                                   ; always3             ; yes                    ;
; addr_for_copy[16]                                   ; always3             ; yes                    ;
; addr_for_copy[14]                                   ; always3             ; yes                    ;
; addr_for_copy[15]                                   ; always3             ; yes                    ;
; addr_for_copy[0]                                    ; always3             ; yes                    ;
; addr_for_copy[1]                                    ; always3             ; yes                    ;
; addr_for_copy[2]                                    ; always3             ; yes                    ;
; addr_for_copy[3]                                    ; always3             ; yes                    ;
; addr_for_copy[4]                                    ; always3             ; yes                    ;
; addr_for_copy[5]                                    ; always3             ; yes                    ;
; addr_for_copy[6]                                    ; always3             ; yes                    ;
; addr_for_copy[7]                                    ; always3             ; yes                    ;
; addr_for_copy[8]                                    ; always3             ; yes                    ;
; addr_for_copy[9]                                    ; always3             ; yes                    ;
; addr_for_copy[10]                                   ; always3             ; yes                    ;
; addr_for_copy[11]                                   ; always3             ; yes                    ;
; addr_for_copy[12]                                   ; always3             ; yes                    ;
; Number of user-specified and inferred latches = 34  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; needed_steps[8,16]                     ; Merged with needed_steps[13]           ;
; needed_steps[12,15]                    ; Merged with needed_steps[10]           ;
; needed_steps[1..7,9,11]                ; Merged with needed_steps[0]            ;
; needed_steps[10]                       ; Stuck at GND due to stuck port data_in ;
; needed_steps[0]                        ; Stuck at VCC due to stuck port data_in ;
; op_step~7                              ; Lost fanout                            ;
; op_step~8                              ; Lost fanout                            ;
; op_step~9                              ; Lost fanout                            ;
; op_step~10                             ; Lost fanout                            ;
; uc_state~6                             ; Lost fanout                            ;
; uc_state~7                             ; Lost fanout                            ;
; uc_state~8                             ; Lost fanout                            ;
; vga_module:vga_out|v_state~5           ; Lost fanout                            ;
; vga_module:vga_out|v_state~6           ; Lost fanout                            ;
; vga_module:vga_out|v_state~7           ; Lost fanout                            ;
; vga_module:vga_out|v_state~8           ; Lost fanout                            ;
; vga_module:vga_out|v_state~9           ; Lost fanout                            ;
; vga_module:vga_out|v_state~10          ; Lost fanout                            ;
; vga_module:vga_out|v_state~11          ; Lost fanout                            ;
; vga_module:vga_out|v_state~12          ; Lost fanout                            ;
; vga_module:vga_out|h_state~5           ; Lost fanout                            ;
; vga_module:vga_out|h_state~6           ; Lost fanout                            ;
; vga_module:vga_out|h_state~7           ; Lost fanout                            ;
; vga_module:vga_out|h_state~8           ; Lost fanout                            ;
; vga_module:vga_out|h_state~9           ; Lost fanout                            ;
; vga_module:vga_out|h_state~10          ; Lost fanout                            ;
; vga_module:vga_out|h_state~11          ; Lost fanout                            ;
; vga_module:vga_out|h_state~12          ; Lost fanout                            ;
; Total Number of Removed Registers = 38 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 312   ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 199   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |main|needed_steps[0]                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |main|needed_steps[14]                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |main|data_to_vga_pipe[7]                                                                                           ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |main|vga_module:vga_out|v_counter[7]                                                                               ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |main|vga_module:vga_out|h_counter[1]                                                                               ;
; 13:1               ; 17 bits   ; 136 LEs       ; 0 LEs                ; 136 LEs                ; Yes        ; |main|addr_for_write[8]                                                                                             ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |main|data_to_write[3]                                                                                              ;
; 17:1               ; 17 bits   ; 187 LEs       ; 0 LEs                ; 187 LEs                ; Yes        ; |main|current_step[9]                                                                                               ;
; 16:1               ; 14 bits   ; 140 LEs       ; 28 LEs               ; 112 LEs                ; Yes        ; |main|addr_for_read[16]                                                                                             ;
; 16:1               ; 17 bits   ; 170 LEs       ; 0 LEs                ; 170 LEs                ; Yes        ; |main|counter_address[13]                                                                                           ;
; 18:1               ; 10 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |main|new_y[0]                                                                                                      ;
; 19:1               ; 10 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |main|new_x[2]                                                                                                      ;
; 34:1               ; 3 bits    ; 66 LEs        ; 24 LEs               ; 42 LEs                 ; Yes        ; |main|old_y[2]                                                                                                      ;
; 34:1               ; 2 bits    ; 44 LEs        ; 18 LEs               ; 26 LEs                 ; Yes        ; |main|old_y[3]                                                                                                      ;
; 34:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; Yes        ; |main|counter_rd_wr[1]                                                                                              ;
; 37:1               ; 6 bits    ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |main|old_x[7]                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main|vga_module:vga_out|red_reg                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; No         ; |main|Add5                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |main|next_zoom                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |main|mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|mux_vfb:mux3|l4_w4_n0_mux_dataout ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |main|mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|mux_vfb:mux3|l4_w0_n0_mux_dataout ;
; 31:1               ; 3 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |main|op_step                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for mem1:memory2|altsyncram:altsyncram_component|altsyncram_t712:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for mem1:memory3|altsyncram:altsyncram_component|altsyncram_t712:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                  ;
; operation_mode                       ; normal                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 100.000000 MHz         ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem1:memory1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------+
; Parameter Name                     ; Value                   ; Type                       ;
+------------------------------------+-------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                    ;
; WIDTH_A                            ; 8                       ; Signed Integer             ;
; WIDTHAD_A                          ; 17                      ; Signed Integer             ;
; NUMWORDS_A                         ; 72800                   ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WIDTH_B                            ; 8                       ; Signed Integer             ;
; WIDTHAD_B                          ; 17                      ; Signed Integer             ;
; NUMWORDS_B                         ; 72800                   ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                    ;
; BYTE_SIZE                          ; 8                       ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; INIT_FILE                          ; ./img/imagem_output.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_t712         ; Untyped                    ;
+------------------------------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem1:memory2|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------+
; Parameter Name                     ; Value                   ; Type                       ;
+------------------------------------+-------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                    ;
; WIDTH_A                            ; 8                       ; Signed Integer             ;
; WIDTHAD_A                          ; 17                      ; Signed Integer             ;
; NUMWORDS_A                         ; 72800                   ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WIDTH_B                            ; 8                       ; Signed Integer             ;
; WIDTHAD_B                          ; 17                      ; Signed Integer             ;
; NUMWORDS_B                         ; 72800                   ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                    ;
; BYTE_SIZE                          ; 8                       ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; INIT_FILE                          ; ./img/imagem_output.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_t712         ; Untyped                    ;
+------------------------------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem1:memory3|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------+
; Parameter Name                     ; Value                   ; Type                       ;
+------------------------------------+-------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                    ;
; WIDTH_A                            ; 8                       ; Signed Integer             ;
; WIDTHAD_A                          ; 17                      ; Signed Integer             ;
; NUMWORDS_A                         ; 72800                   ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WIDTH_B                            ; 8                       ; Signed Integer             ;
; WIDTHAD_B                          ; 17                      ; Signed Integer             ;
; NUMWORDS_B                         ; 72800                   ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                    ;
; BYTE_SIZE                          ; 8                       ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; INIT_FILE                          ; ./img/imagem_output.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_t712         ; Untyped                    ;
+------------------------------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_module:vga_out ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                   ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                   ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                   ;
; H_BACK         ; 0000101111 ; Unsigned Binary                   ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                   ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                   ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                   ;
; V_BACK         ; 0000100000 ; Unsigned Binary                   ;
; LOW            ; 0          ; Unsigned Binary                   ;
; HIGH           ; 1          ; Unsigned Binary                   ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                   ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                   ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                   ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                   ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                   ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                   ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                   ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 3                                            ;
; Entity Instance                           ; mem1:memory1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 72800                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 72800                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; mem1:memory2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 72800                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 72800                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; mem1:memory3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 72800                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 72800                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "vga_module:vga_out" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; reset ; Input ; Info     ; Stuck at GND        ;
+-------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll0"                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; outclk_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; outclk_3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 312                         ;
;     ENA               ; 89                          ;
;     ENA SCLR          ; 35                          ;
;     ENA SCLR SLD      ; 45                          ;
;     ENA SLD           ; 30                          ;
;     SCLR              ; 35                          ;
;     plain             ; 78                          ;
; arriav_lcell_comb     ; 1076                        ;
;     arith             ; 315                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 237                         ;
;         2 data inputs ; 64                          ;
;         5 data inputs ; 9                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 740                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 202                         ;
;         6 data inputs ; 269                         ;
;     shared            ; 11                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 72                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 216                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Oct 29 17:23:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SD-Coprocessor -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file aux_files/zoom_out_one.v
    Info (12023): Found entity 1: zoom_out_one File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/zoom_out_one.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aux_files/zoom_in_two.v
    Info (12023): Found entity 1: zoom_in_two File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/zoom_in_two.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_control.v
    Info (12023): Found entity 1: memory_control File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/memory_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aux_files/vga_module.v
    Info (12023): Found entity 1: vga_module File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/vga_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aux_files/level_to_pulse.v
    Info (12023): Found entity 1: level_to_pulse File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/level_to_pulse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aux_files/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file aux_files/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem1.v
    Info (12023): Found entity 1: mem1 File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/mem1.v Line: 40
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.v(140): object "data_to_write_mem1" assigned a value but never read File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 140
Warning (10230): Verilog HDL assignment warning at main.v(100): truncated value with size 32 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 100
Warning (10230): Verilog HDL assignment warning at main.v(299): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 299
Warning (10230): Verilog HDL assignment warning at main.v(301): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 301
Warning (10230): Verilog HDL assignment warning at main.v(398): truncated value with size 32 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 398
Warning (10230): Verilog HDL assignment warning at main.v(408): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 408
Warning (10230): Verilog HDL assignment warning at main.v(409): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 409
Warning (10230): Verilog HDL assignment warning at main.v(491): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 491
Warning (10230): Verilog HDL assignment warning at main.v(492): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 492
Warning (10230): Verilog HDL assignment warning at main.v(603): truncated value with size 32 to match size of target (8) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 603
Warning (10230): Verilog HDL assignment warning at main.v(623): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 623
Warning (10230): Verilog HDL assignment warning at main.v(624): truncated value with size 19 to match size of target (17) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 624
Warning (10230): Verilog HDL assignment warning at main.v(735): truncated value with size 32 to match size of target (2) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 735
Warning (10230): Verilog HDL assignment warning at main.v(761): truncated value with size 32 to match size of target (2) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 761
Warning (10230): Verilog HDL assignment warning at main.v(786): truncated value with size 32 to match size of target (2) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 786
Warning (10240): Verilog HDL Always Construct warning at main.v(800): inferring latch(es) for variable "addr_for_copy", which holds its previous value in one or more paths through the always construct File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Warning (10240): Verilog HDL Always Construct warning at main.v(800): inferring latch(es) for variable "addr_mem3", which holds its previous value in one or more paths through the always construct File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[0]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[1]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[2]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[3]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[4]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[5]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[6]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[7]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[8]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[9]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[10]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[11]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[12]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[13]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[14]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[15]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_mem3[16]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[0]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[1]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[2]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[3]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[4]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[5]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[6]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[7]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[8]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[9]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[10]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[11]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[12]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[13]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[14]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[15]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (10041): Inferred latch for "addr_for_copy[16]" at main.v(800) File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 800
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll0" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 28
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll0|pll_0002:pll_inst" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll.v Line: 26
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll/pll_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll/pll_0002.v Line: 94
Info (12133): Instantiated megafunction "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/aux_files/pll/pll_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "mem1" for hierarchy "mem1:memory1" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem1:memory1|altsyncram:altsyncram_component" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/mem1.v Line: 89
Info (12130): Elaborated megafunction instantiation "mem1:memory1|altsyncram:altsyncram_component" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/mem1.v Line: 89
Info (12133): Instantiated megafunction "mem1:memory1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/mem1.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./img/imagem_output.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "72800"
    Info (12134): Parameter "numwords_b" = "72800"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t712.tdf
    Info (12023): Found entity 1: altsyncram_t712 File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/altsyncram_t712.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_t712" for hierarchy "mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 153600 out of 230400 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/img/imagem_output.mif Line: 1
    Warning (113027): Addresses ranging from 76800 to 230399 are not initialized File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/img/imagem_output.mif Line: 1
Critical Warning (127004): Memory depth (72800) in the design file differs from memory depth (230400) in the Memory Initialization File "C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/img/imagem_output.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/mem1.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_fla.tdf
    Info (12023): Found entity 1: decode_fla File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/decode_fla.tdf Line: 23
Info (12128): Elaborating entity "decode_fla" for hierarchy "mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_fla:decode2" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/altsyncram_t712.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_81a.tdf
    Info (12023): Found entity 1: decode_81a File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/decode_81a.tdf Line: 23
Info (12128): Elaborating entity "decode_81a" for hierarchy "mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|decode_81a:rden_decode_b" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/altsyncram_t712.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vfb.tdf
    Info (12023): Found entity 1: mux_vfb File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/mux_vfb.tdf Line: 23
Info (12128): Elaborating entity "mux_vfb" for hierarchy "mem1:memory1|altsyncram:altsyncram_component|altsyncram_t712:auto_generated|mux_vfb:mux3" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/db/altsyncram_t712.tdf Line: 49
Info (12128): Elaborating entity "vga_module" for hierarchy "vga_module:vga_out" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 828
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:pll0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DATA_IN[0]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
    Warning (15610): No output dependent on input pin "DATA_IN[1]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
    Warning (15610): No output dependent on input pin "DATA_IN[2]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
    Warning (15610): No output dependent on input pin "DATA_IN[3]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
    Warning (15610): No output dependent on input pin "DATA_IN[4]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
    Warning (15610): No output dependent on input pin "DATA_IN[5]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
    Warning (15610): No output dependent on input pin "DATA_IN[6]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
    Warning (15610): No output dependent on input pin "DATA_IN[7]" File: C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/main.v Line: 5
Info (21057): Implemented 1491 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 1201 logic cells
    Info (21064): Implemented 216 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4924 megabytes
    Info: Processing ended: Wed Oct 29 17:23:17 2025
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Fredi/OneDrive/Documentos/SistemasDigitais/SD2_3/output_files/main.map.smsg.


