`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/04/25 16:38:13
// Design Name: 
// Module Name: debounce
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module debounce (CLK, RST, BTNIN, BTNOUT);
    input CLK;
    input RST;
    input BTNIN;
    output reg BTNOUT;

/* 125MHzï¿½ğ•ªï¿½ï¿½ï¿½40Hzï¿½ï¿½ï¿½ì¬ */
    reg [21:0] cnt22;
    
    wire en40hz = (cnt22==22'd3125000-1);
    
    always @( posedge CLK ) begin
        if ( RST )
            cnt22 <= 22'h0;
        else if ( en40hz )
            cnt22 <= 22'h0;
        else
            cnt22 <= cnt22 + 22'h1;
    end
    
    /* ï¿½Xï¿½Cï¿½bï¿½`ï¿½ï¿½ï¿½Í‚ï¿½FF2ï¿½Â‚Åó‚¯‚ï¿½ */
    reg ff1, ff2;
    
    always @( posedge CLK ) begin
        if ( RST ) begin
            ff1 <= 1'b0;
            ff2 <= 1'b0;
        end
        else if ( en40hz ) begin
            ff2 <= ff1;
            ff1 <= BTNIN;
        end
    end
    
    /* ï¿½ï¿½ï¿½ï¿½ï¿½ã‚ªï¿½èŒŸï¿½oï¿½ï¿½ï¿½AFFï¿½Åó‚¯‚ï¿½ */
    wire temp = ff1 & ~ff2 & en40hz;
    
    always @( posedge CLK ) begin
        if ( RST )
            BTNOUT <= 1'b0;
        else
            BTNOUT <= temp;
    end

endmodule


