00:08:53 ERROR : Workspace location C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty A7-100T\Pmod_AD2 contains spaces. Please switch to a workspace without spaces in its path.
00:08:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
00:08:57 ERROR : (XSDB Server)couldn't read file "C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty": no such file or directory

00:09:16 INFO  : Registering command handlers for Vitis TCF services
00:09:16 INFO  : Platform repository initialization has completed.
00:10:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
00:10:28 INFO  : XSCT server has started successfully.
00:10:28 INFO  : Successfully done setting XSCT server connection channel  
00:10:28 INFO  : plnx-install-location is set to ''
00:10:28 INFO  : Successfully done setting workspace for the tool. 
00:10:48 INFO  : Platform repository initialization has completed.
00:10:48 INFO  : Registering command handlers for Vitis TCF services
00:10:50 INFO  : Successfully done query RDI_DATADIR 
00:53:09 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
00:53:09 INFO  : Result from executing command 'getPlatforms': 
00:53:09 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:53:09 INFO  : Platform 'Pmod_AD2_UART_wrapper' is added to custom repositories.
00:53:12 INFO  : Platform 'Pmod_AD2_UART_wrapper' is added to custom repositories.
00:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:51 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
00:59:51 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
00:59:52 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
01:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:50 INFO  : Example project xbram_example_1 has been created successfully.
01:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
13:51:54 INFO  : XSCT server has started successfully.
13:51:54 INFO  : plnx-install-location is set to ''
13:51:54 INFO  : Successfully done setting XSCT server connection channel  
13:51:54 INFO  : Successfully done setting workspace for the tool. 
13:52:15 INFO  : Registering command handlers for Vitis TCF services
13:52:15 INFO  : Platform repository initialization has completed.
13:52:22 INFO  : Successfully done query RDI_DATADIR 
13:56:51 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
13:56:51 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
13:56:52 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
13:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:09 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
13:57:11 INFO  : 'jtag frequency' command is executed.
13:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
13:57:17 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
13:57:17 INFO  : Context for processor 'microblaze_0' is selected.
13:57:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
13:57:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:57:19 INFO  : Context for processor 'microblaze_0' is selected.
13:57:19 INFO  : System reset is completed.
13:57:22 INFO  : 'after 3000' command is executed.
13:57:23 INFO  : Context for processor 'microblaze_0' is selected.
13:57:25 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
13:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

13:57:28 INFO  : Context for processor 'microblaze_0' is selected.
13:57:30 INFO  : 'con' command is executed.
13:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:57:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
13:58:06 INFO  : Disconnected from the channel tcfchan#2.
13:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:08 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
13:58:09 INFO  : 'jtag frequency' command is executed.
13:58:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
13:58:15 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
13:58:15 INFO  : Context for processor 'microblaze_0' is selected.
13:58:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
13:58:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:58:15 INFO  : Context for processor 'microblaze_0' is selected.
13:58:17 INFO  : System reset is completed.
13:58:20 INFO  : 'after 3000' command is executed.
13:58:21 INFO  : Context for processor 'microblaze_0' is selected.
13:58:24 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
13:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

13:58:28 INFO  : Context for processor 'microblaze_0' is selected.
13:58:32 INFO  : 'con' command is executed.
13:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:58:32 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
13:59:02 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
13:59:08 INFO  : Disconnected from the channel tcfchan#3.
13:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:09 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
13:59:11 INFO  : 'jtag frequency' command is executed.
13:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
13:59:15 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
13:59:17 INFO  : Context for processor 'microblaze_0' is selected.
13:59:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
13:59:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:59:17 INFO  : Context for processor 'microblaze_0' is selected.
13:59:19 INFO  : System reset is completed.
13:59:22 INFO  : 'after 3000' command is executed.
13:59:22 INFO  : Context for processor 'microblaze_0' is selected.
13:59:24 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
13:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

13:59:26 INFO  : Context for processor 'microblaze_0' is selected.
13:59:28 INFO  : 'con' command is executed.
13:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:59:28 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
13:59:48 INFO  : Disconnected from the channel tcfchan#4.
13:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:50 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
13:59:52 INFO  : 'jtag frequency' command is executed.
13:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
13:59:56 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
13:59:56 INFO  : Context for processor 'microblaze_0' is selected.
13:59:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
13:59:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:59:58 INFO  : Context for processor 'microblaze_0' is selected.
13:59:58 INFO  : System reset is completed.
14:00:01 INFO  : 'after 3000' command is executed.
14:00:02 INFO  : Context for processor 'microblaze_0' is selected.
14:00:06 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
14:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

14:00:09 INFO  : Context for processor 'microblaze_0' is selected.
14:00:13 INFO  : 'con' command is executed.
14:00:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:00:13 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
14:01:01 INFO  : Disconnected from the channel tcfchan#5.
14:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:03 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
14:01:05 ERROR : port closed
14:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:01:05 ERROR : port closed
14:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:22 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
14:01:24 INFO  : 'jtag frequency' command is executed.
14:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
14:01:28 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
14:01:30 INFO  : Context for processor 'microblaze_0' is selected.
14:01:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
14:01:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:01:30 INFO  : Context for processor 'microblaze_0' is selected.
14:01:30 INFO  : System reset is completed.
14:01:33 INFO  : 'after 3000' command is executed.
14:01:33 INFO  : Context for processor 'microblaze_0' is selected.
14:01:35 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
14:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

14:01:37 INFO  : Context for processor 'microblaze_0' is selected.
14:01:39 INFO  : 'con' command is executed.
14:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:01:39 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
14:44:47 INFO  : Disconnected from the channel tcfchan#6.
22:34:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
22:34:22 INFO  : XSCT server has started successfully.
22:34:22 INFO  : plnx-install-location is set to ''
22:34:22 INFO  : Successfully done setting XSCT server connection channel  
22:34:22 INFO  : Successfully done setting workspace for the tool. 
22:34:43 INFO  : Registering command handlers for Vitis TCF services
22:34:43 INFO  : Platform repository initialization has completed.
22:34:44 INFO  : Successfully done query RDI_DATADIR 
22:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:42 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
22:35:45 INFO  : 'jtag frequency' command is executed.
22:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
22:35:52 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
22:35:55 INFO  : Context for processor 'microblaze_0' is selected.
22:35:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
22:35:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:35:57 INFO  : Context for processor 'microblaze_0' is selected.
22:35:57 INFO  : System reset is completed.
22:36:00 INFO  : 'after 3000' command is executed.
22:36:02 INFO  : Context for processor 'microblaze_0' is selected.
22:36:10 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
22:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

22:36:18 INFO  : Context for processor 'microblaze_0' is selected.
22:36:20 INFO  : 'con' command is executed.
22:36:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:36:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
22:36:31 INFO  : Disconnected from the channel tcfchan#1.
22:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
22:36:38 INFO  : 'jtag frequency' command is executed.
22:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
22:36:45 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
22:36:48 INFO  : Context for processor 'microblaze_0' is selected.
22:36:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
22:36:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:36:50 INFO  : Context for processor 'microblaze_0' is selected.
22:36:53 INFO  : System reset is completed.
22:36:56 INFO  : 'after 3000' command is executed.
22:36:58 INFO  : Context for processor 'microblaze_0' is selected.
22:37:00 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
22:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

22:37:06 INFO  : Context for processor 'microblaze_0' is selected.
22:37:08 INFO  : 'con' command is executed.
22:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:37:08 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
22:46:06 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
22:46:06 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
22:46:06 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:46:29 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:48:11 INFO  : Result from executing command 'removePlatformRepo': 
22:48:32 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
22:48:32 INFO  : Result from executing command 'getPlatforms': 
22:48:33 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:49:25 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:50:37 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:51:53 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:51:58 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:52:39 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:55:16 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
22:55:43 INFO  : Disconnected from the channel tcfchan#2.
22:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:46 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
22:55:48 ERROR : port closed
22:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:55:48 ERROR : port closed
22:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:58 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
22:56:01 INFO  : 'jtag frequency' command is executed.
22:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
22:56:06 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
22:56:08 INFO  : Context for processor 'microblaze_0' is selected.
22:56:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
22:56:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:56:11 INFO  : Context for processor 'microblaze_0' is selected.
22:56:11 INFO  : System reset is completed.
22:56:14 INFO  : 'after 3000' command is executed.
22:56:16 INFO  : Context for processor 'microblaze_0' is selected.
22:56:18 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/Debug/BPM.elf' is downloaded to processor 'microblaze_0'.
22:56:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/Debug/BPM.elf
----------------End of Script----------------

22:56:23 INFO  : Context for processor 'microblaze_0' is selected.
22:56:26 INFO  : 'con' command is executed.
22:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:56:26 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\BPM_system\_ide\scripts\debugger_bpm-default.tcl'
22:57:35 INFO  : Disconnected from the channel tcfchan#6.
22:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:38 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
22:57:40 ERROR : port closed
22:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:57:40 ERROR : port closed
22:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:48 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
22:57:50 INFO  : 'jtag frequency' command is executed.
22:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
22:57:55 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
22:57:57 INFO  : Context for processor 'microblaze_0' is selected.
22:57:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
22:57:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:57:57 INFO  : Context for processor 'microblaze_0' is selected.
22:58:00 INFO  : System reset is completed.
22:58:03 INFO  : 'after 3000' command is executed.
22:58:05 INFO  : Context for processor 'microblaze_0' is selected.
22:58:08 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/Debug/BPM.elf' is downloaded to processor 'microblaze_0'.
22:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/BPM/Debug/BPM.elf
----------------End of Script----------------

22:58:13 INFO  : Context for processor 'microblaze_0' is selected.
22:58:15 INFO  : 'con' command is executed.
22:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:58:15 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\BPM_system\_ide\scripts\debugger_bpm-default.tcl'
22:58:52 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
22:59:54 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:00:07 INFO  : Result from executing command 'removePlatformRepo': 
23:04:33 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
23:04:33 INFO  : Result from executing command 'getPlatforms': 
23:04:33 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:04:53 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:06:21 INFO  : No changes in MSS file content so sources will not be generated.
23:12:25 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:14:50 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:15:03 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:15:13 INFO  : Result from executing command 'removePlatformRepo': 
23:15:26 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
23:15:26 INFO  : Result from executing command 'getPlatforms': 
23:15:26 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:15:59 INFO  : Checking for BSP changes to sync application flags for project 'BPM'...
23:34:15 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
01:23:55 INFO  : Disconnected from the channel tcfchan#7.
20:47:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
20:47:45 INFO  : XSCT server has started successfully.
20:47:45 INFO  : Successfully done setting XSCT server connection channel  
20:47:45 INFO  : plnx-install-location is set to ''
20:47:45 INFO  : Successfully done setting workspace for the tool. 
20:48:05 INFO  : Registering command handlers for Vitis TCF services
20:48:05 INFO  : Platform repository initialization has completed.
20:48:10 INFO  : Successfully done query RDI_DATADIR 
21:06:33 INFO  : Hardware specification for platform project 'Pmod_AD2_UART_wrapper' is updated.
21:07:05 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
21:07:05 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
21:07:05 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:07:06 INFO  : Updating application flags with new BSP settings...
21:07:06 INFO  : Successfully updated application flags for project Pmod_AD2.
21:07:08 INFO  : The hardware specification used by project 'Pmod_AD2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:07:08 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2\_ide\bitstream\Pmod_AD2_UART_wrapper.bit' stored in project is removed.
21:07:08 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2\_ide\bitstream\Pmod_AD2_UART_wrapper.mmi' stored in project is removed.
21:07:08 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2\_ide\bitstream' in project 'Pmod_AD2'.
21:07:08 INFO  : Checking for BSP changes to sync application flags for project 'xbram_example_1'...
21:07:08 INFO  : Updating application flags with new BSP settings...
21:07:08 INFO  : Successfully updated application flags for project xbram_example_1.
21:07:09 INFO  : The hardware specification used by project 'xbram_example_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:07:09 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\xbram_example_1\_ide\bitstream\Pmod_AD2_UART_wrapper.bit' stored in project is removed.
21:07:09 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\xbram_example_1\_ide\bitstream\Pmod_AD2_UART_wrapper.mmi' stored in project is removed.
21:07:09 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\xbram_example_1\_ide\bitstream' in project 'xbram_example_1'.
21:07:47 INFO  : Result from executing command 'removePlatformRepo': 
21:08:01 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
21:08:01 INFO  : Result from executing command 'getPlatforms': 
21:08:01 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:28:27 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:36 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
21:32:40 INFO  : 'jtag frequency' command is executed.
21:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
21:32:47 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
21:32:52 INFO  : Context for processor 'microblaze_0' is selected.
21:32:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
21:32:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:32:52 INFO  : Context for processor 'microblaze_0' is selected.
21:32:57 INFO  : System reset is completed.
21:33:00 INFO  : 'after 3000' command is executed.
21:33:06 INFO  : Context for processor 'microblaze_0' is selected.
21:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
21:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

21:33:11 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
21:33:21 INFO  : 'jtag frequency' command is executed.
21:33:21 INFO  : Context for processor 'microblaze_0' is selected.
21:33:30 INFO  : 'con' command is executed.
21:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:33:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
21:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
21:33:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
21:33:46 INFO  : Context for processor 'microblaze_0' is selected.
21:33:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
21:33:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:33:46 INFO  : Context for processor 'microblaze_0' is selected.
21:33:46 INFO  : System reset is completed.
21:33:50 INFO  : 'after 3000' command is executed.
21:33:56 INFO  : Context for processor 'microblaze_0' is selected.
21:34:01 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
21:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

21:34:10 INFO  : Context for processor 'microblaze_0' is selected.
21:34:20 INFO  : 'con' command is executed.
21:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:34:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
21:35:02 INFO  : Disconnected from the channel tcfchan#4.
21:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
21:35:45 INFO  : 'jtag frequency' command is executed.
21:36:24 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' is cancelled.
21:36:24 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' is cancelled.
21:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:36:24 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' is cancelled.
21:38:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
21:38:47 INFO  : XSCT server has started successfully.
21:38:47 INFO  : Successfully done setting XSCT server connection channel  
21:38:47 INFO  : plnx-install-location is set to ''
21:38:47 INFO  : Successfully done setting workspace for the tool. 
21:39:02 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_Pmod_AD2-Default'. 
Make sure that the application 'Pmod_AD2' is built properly for configuration 'Debug' before launching.
21:39:08 INFO  : Registering command handlers for Vitis TCF services
21:39:08 INFO  : Platform repository initialization has completed.
21:39:13 INFO  : Successfully done query RDI_DATADIR 
21:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:16 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
21:39:16 INFO  : 'jtag frequency' command is executed.
21:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
21:39:19 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
21:39:19 INFO  : Context for processor 'microblaze_0' is selected.
21:39:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
21:39:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:39:19 INFO  : Context for processor 'microblaze_0' is selected.
21:39:19 INFO  : System reset is completed.
21:39:22 INFO  : 'after 3000' command is executed.
21:39:22 INFO  : Context for processor 'microblaze_0' is selected.
21:39:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
21:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

21:39:22 INFO  : Context for processor 'microblaze_0' is selected.
21:39:23 INFO  : 'con' command is executed.
21:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:39:23 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
21:39:51 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:40:04 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:40:25 INFO  : Disconnected from the channel tcfchan#1.
21:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:40:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:03 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
21:41:03 INFO  : 'jtag frequency' command is executed.
21:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
21:41:06 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
21:41:06 INFO  : Context for processor 'microblaze_0' is selected.
21:41:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
21:41:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:41:06 INFO  : Context for processor 'microblaze_0' is selected.
21:41:06 INFO  : System reset is completed.
21:41:09 INFO  : 'after 3000' command is executed.
21:41:09 INFO  : Context for processor 'microblaze_0' is selected.
21:41:10 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
21:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

21:41:10 INFO  : Context for processor 'microblaze_0' is selected.
21:41:10 INFO  : 'con' command is executed.
21:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:41:10 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
21:41:21 INFO  : Disconnected from the channel tcfchan#2.
21:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:41:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:42:02 INFO  : Bit file 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/download.bit' is generated.
21:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
21:42:05 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/download.bit"
21:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:10 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
21:42:10 INFO  : 'jtag frequency' command is executed.
21:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
21:42:12 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit"
21:42:12 INFO  : Context for processor 'microblaze_0' is selected.
21:42:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa'.
21:42:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:12 INFO  : Context for processor 'microblaze_0' is selected.
21:42:12 INFO  : System reset is completed.
21:42:15 INFO  : 'after 3000' command is executed.
21:42:15 INFO  : Context for processor 'microblaze_0' is selected.
21:42:15 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
21:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/hw/Pmod_AD2_UART_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

21:42:16 INFO  : Context for processor 'microblaze_0' is selected.
21:42:16 INFO  : 'con' command is executed.
21:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:16 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
21:45:09 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:45:23 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:45:41 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:45:54 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:46:03 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:46:21 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:48:04 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
21:49:57 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
22:33:16 INFO  : Disconnected from the channel tcfchan#3.
23:18:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
23:18:11 INFO  : XSCT server has started successfully.
23:18:11 INFO  : plnx-install-location is set to ''
23:18:11 INFO  : Successfully done setting XSCT server connection channel  
23:18:11 INFO  : Successfully done setting workspace for the tool. 
23:18:31 INFO  : Registering command handlers for Vitis TCF services
23:18:31 INFO  : Platform repository initialization has completed.
23:18:38 INFO  : Successfully done query RDI_DATADIR 
23:36:50 INFO  : Hardware specification for platform project 'Pmod_AD2_UART_wrapper' is updated.
23:37:00 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
23:37:00 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
23:37:00 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
23:37:04 INFO  : The hardware specification used by project 'Pmod_AD2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:37:04 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2\_ide\bitstream\download.bit' stored in project is removed.
23:37:04 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2\_ide\bitstream\Pmod_AD2_UART_wrapper.bit' stored in project is removed.
23:37:04 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2\_ide\bitstream\Pmod_AD2_UART_wrapper.mmi' stored in project is removed.
23:37:05 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2\_ide\bitstream' in project 'Pmod_AD2'.
23:37:16 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
23:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:42 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
23:37:44 INFO  : 'jtag frequency' command is executed.
23:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
23:37:46 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit": no such file or directory
23:37:46 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit": no such file or directory
23:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:37:46 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_UART_wrapper.bit": no such file or directory
23:39:09 INFO  : Result from executing command 'getProjects': Pmod_AD2_DDR_wrapper;Pmod_AD2_UART_wrapper
23:39:09 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
23:39:09 INFO  : Platform 'Pmod_AD2_DDR_wrapper' is added to custom repositories.
23:39:11 INFO  : Platform 'Pmod_AD2_DDR_wrapper' is added to custom repositories.
23:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:23 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
23:39:26 INFO  : 'jtag frequency' command is executed.
23:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
23:39:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
23:39:32 INFO  : Context for processor 'microblaze_0' is selected.
23:39:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
23:39:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:39:32 INFO  : Context for processor 'microblaze_0' is selected.
23:39:35 INFO  : System reset is completed.
23:39:38 INFO  : 'after 3000' command is executed.
23:39:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
----------------End of Script----------------

23:39:42 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
23:40:03 INFO  : Result from executing command 'getProjects': Pmod_AD2_DDR_wrapper;Pmod_AD2_UART_wrapper
23:40:03 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_DDR_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/Pmod_AD2_DDR_wrapper.xpfm;Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
23:40:03 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
23:40:11 INFO  : Disconnected from the channel tcfchan#2.
23:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:14 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
23:40:16 ERROR : port closed
23:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:40:16 ERROR : port closed
23:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:23 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
23:40:25 INFO  : 'jtag frequency' command is executed.
23:40:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
23:40:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
23:40:30 INFO  : Context for processor 'microblaze_0' is selected.
23:40:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
23:40:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:40:32 INFO  : Context for processor 'microblaze_0' is selected.
23:40:32 INFO  : System reset is completed.
23:40:35 INFO  : 'after 3000' command is executed.
23:40:37 INFO  : Context for processor 'microblaze_0' is selected.
23:40:37 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
23:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

23:40:37 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
23:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:32 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
23:45:34 INFO  : 'jtag frequency' command is executed.
23:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
23:45:39 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
23:45:39 INFO  : Context for processor 'microblaze_0' is selected.
23:45:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
23:45:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:45:41 INFO  : Context for processor 'microblaze_0' is selected.
23:45:41 INFO  : System reset is completed.
23:45:44 INFO  : 'after 3000' command is executed.
23:45:46 INFO  : Context for processor 'microblaze_0' is selected.
23:45:46 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
23:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

23:45:46 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
00:11:53 INFO  : Hardware specification for platform project 'Pmod_AD2_DDR_wrapper' is updated.
00:12:06 INFO  : Result from executing command 'getProjects': Pmod_AD2_DDR_wrapper;Pmod_AD2_UART_wrapper
00:12:06 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_DDR_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/Pmod_AD2_DDR_wrapper.xpfm;Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
00:12:06 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
00:12:07 INFO  : The hardware specification used by project 'DDR_Example' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:12:07 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example\_ide\bitstream\Pmod_AD2_DDR_wrapper.bit' stored in project is removed.
00:12:07 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example\_ide\bitstream\Pmod_AD2_DDR_wrapper.mmi' stored in project is removed.
00:12:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example\_ide\bitstream' in project 'DDR_Example'.
00:12:07 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
00:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:19 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:12:21 INFO  : 'jtag frequency' command is executed.
00:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:12:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:12:28 INFO  : Context for processor 'microblaze_0' is selected.
00:12:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:12:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:12:30 INFO  : Context for processor 'microblaze_0' is selected.
00:12:33 INFO  : System reset is completed.
00:12:38 INFO  : 'after 3000' command is executed.
00:12:39 INFO  : Context for processor 'microblaze_0' is selected.
00:12:44 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:12:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:12:48 INFO  : Context for processor 'microblaze_0' is selected.
00:12:51 INFO  : 'con' command is executed.
00:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:12:51 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:13:06 INFO  : Disconnected from the channel tcfchan#4.
00:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:09 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:13:11 ERROR : port closed
00:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:13:11 ERROR : port closed
00:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:18 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:13:21 INFO  : 'jtag frequency' command is executed.
00:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:13:25 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:13:25 INFO  : Context for processor 'microblaze_0' is selected.
00:13:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:13:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:13:28 INFO  : Context for processor 'microblaze_0' is selected.
00:13:28 INFO  : System reset is completed.
00:13:31 INFO  : 'after 3000' command is executed.
00:13:32 INFO  : Context for processor 'microblaze_0' is selected.
00:13:34 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:13:39 INFO  : Context for processor 'microblaze_0' is selected.
00:13:43 INFO  : 'con' command is executed.
00:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:13:43 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:14:00 INFO  : Disconnected from the channel tcfchan#6.
00:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:02 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:14:04 INFO  : 'jtag frequency' command is executed.
00:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:14:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:14:09 INFO  : Context for processor 'microblaze_0' is selected.
00:14:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:14:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:14:11 INFO  : Context for processor 'microblaze_0' is selected.
00:14:11 INFO  : System reset is completed.
00:14:14 INFO  : 'after 3000' command is executed.
00:14:15 INFO  : Context for processor 'microblaze_0' is selected.
00:14:18 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:14:20 INFO  : Context for processor 'microblaze_0' is selected.
00:14:22 INFO  : 'con' command is executed.
00:14:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:14:22 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:14:37 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
00:16:07 INFO  : No changes in MSS file content so sources will not be generated.
00:16:21 INFO  : Result from executing command 'removePlatformRepo': 
00:16:33 INFO  : Result from executing command 'getProjects': Pmod_AD2_DDR_wrapper;Pmod_AD2_UART_wrapper
00:16:33 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
00:16:33 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
00:16:41 INFO  : Disconnected from the channel tcfchan#7.
00:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:43 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:16:45 INFO  : 'jtag frequency' command is executed.
00:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:16:47 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:16:47 INFO  : Context for processor 'microblaze_0' is selected.
00:16:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:16:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:16:50 INFO  : Context for processor 'microblaze_0' is selected.
00:16:50 INFO  : System reset is completed.
00:16:53 INFO  : 'after 3000' command is executed.
00:16:54 INFO  : Context for processor 'microblaze_0' is selected.
00:16:57 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:16:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:16:59 INFO  : Context for processor 'microblaze_0' is selected.
00:17:01 INFO  : 'con' command is executed.
00:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:17:01 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:17:13 INFO  : Disconnected from the channel tcfchan#10.
00:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:17 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:17:19 INFO  : 'jtag frequency' command is executed.
00:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:17:24 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:17:24 INFO  : Context for processor 'microblaze_0' is selected.
00:17:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:17:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:17:26 INFO  : Context for processor 'microblaze_0' is selected.
00:17:26 INFO  : System reset is completed.
00:17:29 INFO  : 'after 3000' command is executed.
00:17:31 INFO  : Context for processor 'microblaze_0' is selected.
00:17:35 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:17:42 INFO  : Context for processor 'microblaze_0' is selected.
00:17:45 INFO  : 'con' command is executed.
00:17:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:17:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:17 INFO  : Bit file 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/hw/download.bit' is generated.
00:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:22:19 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/hw/download.bit"
00:22:34 INFO  : Disconnected from the channel tcfchan#11.
00:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:22:37 INFO  : 'jtag frequency' command is executed.
00:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:22:42 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:22:42 INFO  : Context for processor 'microblaze_0' is selected.
00:22:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:22:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:22:44 INFO  : Context for processor 'microblaze_0' is selected.
00:22:44 INFO  : System reset is completed.
00:22:47 INFO  : 'after 3000' command is executed.
00:22:49 INFO  : Context for processor 'microblaze_0' is selected.
00:22:51 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:22:58 INFO  : Context for processor 'microblaze_0' is selected.
00:22:58 INFO  : 'con' command is executed.
00:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:22:58 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:23:11 INFO  : Result from executing command 'getProjects': Pmod_AD2_DDR_wrapper;Pmod_AD2_UART_wrapper
00:23:11 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_DDR_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/Pmod_AD2_DDR_wrapper.xpfm;Pmod_AD2_UART_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_UART_wrapper/export/Pmod_AD2_UART_wrapper/Pmod_AD2_UART_wrapper.xpfm
00:23:11 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
00:23:12 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
00:23:52 ERROR : An unexpected exception occurred in the module 'reading platform'
00:23:55 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
00:24:08 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
00:24:32 INFO  : Disconnected from the channel tcfchan#12.
00:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:35 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:24:37 ERROR : port closed
00:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:24:37 ERROR : port closed
00:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:49 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:24:51 INFO  : 'jtag frequency' command is executed.
00:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:24:55 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:24:56 INFO  : Context for processor 'microblaze_0' is selected.
00:24:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:24:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:24:58 INFO  : Context for processor 'microblaze_0' is selected.
00:24:58 INFO  : System reset is completed.
00:25:01 INFO  : 'after 3000' command is executed.
00:25:02 INFO  : Context for processor 'microblaze_0' is selected.
00:25:07 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:25:09 INFO  : Context for processor 'microblaze_0' is selected.
00:25:11 INFO  : 'con' command is executed.
00:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:25:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:25:41 INFO  : Disconnected from the channel tcfchan#14.
00:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:44 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:25:46 ERROR : port closed
00:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:25:46 ERROR : port closed
00:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:02 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:26:04 INFO  : 'jtag frequency' command is executed.
00:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:26:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:26:11 INFO  : Context for processor 'microblaze_0' is selected.
00:26:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:26:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:26:11 INFO  : Context for processor 'microblaze_0' is selected.
00:26:14 INFO  : System reset is completed.
00:26:17 INFO  : 'after 3000' command is executed.
00:26:18 INFO  : Context for processor 'microblaze_0' is selected.
00:26:23 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:26:27 INFO  : Context for processor 'microblaze_0' is selected.
00:26:30 INFO  : 'con' command is executed.
00:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:26:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:26:41 INFO  : Disconnected from the channel tcfchan#15.
00:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:43 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:26:46 ERROR : port closed
00:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:26:46 ERROR : port closed
00:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:57 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:26:59 INFO  : 'jtag frequency' command is executed.
00:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:27:04 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:27:06 INFO  : Context for processor 'microblaze_0' is selected.
00:27:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:27:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:27:06 INFO  : Context for processor 'microblaze_0' is selected.
00:27:09 INFO  : System reset is completed.
00:27:12 INFO  : 'after 3000' command is executed.
00:27:13 INFO  : Context for processor 'microblaze_0' is selected.
00:27:15 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:27:18 INFO  : Context for processor 'microblaze_0' is selected.
00:27:20 INFO  : 'con' command is executed.
00:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:27:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:29:58 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
00:30:20 INFO  : Disconnected from the channel tcfchan#16.
00:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:22 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
00:30:24 INFO  : 'jtag frequency' command is executed.
00:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
00:30:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit"
00:30:31 INFO  : Context for processor 'microblaze_0' is selected.
00:30:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa'.
00:30:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:30:31 INFO  : Context for processor 'microblaze_0' is selected.
00:30:33 INFO  : System reset is completed.
00:30:36 INFO  : 'after 3000' command is executed.
00:30:38 INFO  : Context for processor 'microblaze_0' is selected.
00:30:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf' is downloaded to processor 'microblaze_0'.
00:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/_ide/bitstream/Pmod_AD2_DDR_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/hw/Pmod_AD2_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/DDR_Example/Debug/DDR_Example.elf
----------------End of Script----------------

00:30:43 INFO  : Context for processor 'microblaze_0' is selected.
00:30:45 INFO  : 'con' command is executed.
00:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:30:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example_system\_ide\scripts\debugger_ddr_example-default.tcl'
00:33:35 INFO  : Disconnected from the channel tcfchan#17.
01:02:13 INFO  : Hardware specification for platform project 'Pmod_AD2_DDR_wrapper' is updated.
01:03:19 INFO  : Bit file 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/hw/download.bit' is generated.
01:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:07 INFO  : Bit file 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/hw/download.bit' is generated.
01:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
01:04:08 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/hw/download.bit": no such file or directory
01:04:43 INFO  : Bit file 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/hw/download.bit' is generated.
01:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
01:04:43 ERROR : couldn't open "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/hw/download.bit": no such file or directory
01:05:02 INFO  : Result from executing command 'getProjects': Pmod_AD2_DDR_wrapper
01:05:02 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_DDR_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_DDR_wrapper/export/Pmod_AD2_DDR_wrapper/Pmod_AD2_DDR_wrapper.xpfm
01:05:02 INFO  : Checking for BSP changes to sync application flags for project 'DDR_Example'...
01:05:03 INFO  : The hardware specification used by project 'DDR_Example' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:05:03 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example\_ide\bitstream\Pmod_AD2_DDR_wrapper.bit' stored in project is removed.
01:05:03 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example\_ide\bitstream\Pmod_AD2_DDR_wrapper.mmi' stored in project is removed.
01:05:03 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\DDR_Example\_ide\bitstream' in project 'DDR_Example'.
01:07:48 INFO  : Result from executing command 'getProjects': Pmod_AD2_UART_wrapper
01:07:48 INFO  : Result from executing command 'getPlatforms': 
01:07:48 ERROR : An unexpected exception occurred in the module 'platform project logging'
01:07:49 INFO  : Platform 'Pmod_AD2_UART_wrapper' is added to custom repositories.
01:07:50 INFO  : Platform 'Pmod_AD2_UART_wrapper' is added to custom repositories.
01:10:04 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
01:10:04 INFO  : Result from executing command 'getPlatforms': 
01:10:04 ERROR : An unexpected exception occurred in the module 'platform project logging'
01:10:05 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
01:10:06 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
01:10:15 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
01:10:15 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
01:10:15 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
01:10:55 INFO  : Bit file 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_wrapper/hw/download.bit' is generated.
01:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
01:10:59 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_wrapper/hw/download.bit"
01:11:37 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
01:11:37 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
01:11:38 INFO  : Checking for BSP changes to sync application flags for project 'Pmod_AD2'...
01:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:47 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
01:11:49 INFO  : 'jtag frequency' command is executed.
01:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
01:11:54 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_wrapper.bit"
01:11:54 INFO  : Context for processor 'microblaze_0' is selected.
01:11:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
01:11:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:11:56 INFO  : Context for processor 'microblaze_0' is selected.
01:11:56 INFO  : System reset is completed.
01:11:59 INFO  : 'after 3000' command is executed.
01:12:01 INFO  : Context for processor 'microblaze_0' is selected.
01:12:01 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf' is downloaded to processor 'microblaze_0'.
01:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Arty_A7-100T/Pmod_AD2/Pmod_AD2/Debug/Pmod_AD2.elf
----------------End of Script----------------

01:12:06 INFO  : Context for processor 'microblaze_0' is selected.
01:12:08 INFO  : 'con' command is executed.
01:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:12:08 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\Pmod_AD2_system\_ide\scripts\debugger_pmod_ad2-default.tcl'
01:33:21 INFO  : Disconnected from the channel tcfchan#18.
13:49:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Arty_A7-100T\Pmod_AD2\temp_xsdb_launch_script.tcl
13:49:38 INFO  : XSCT server has started successfully.
13:49:38 INFO  : plnx-install-location is set to ''
13:49:38 INFO  : Successfully done setting XSCT server connection channel  
13:49:38 INFO  : Successfully done setting workspace for the tool. 
13:49:56 INFO  : Registering command handlers for Vitis TCF services
13:49:56 INFO  : Platform repository initialization has completed.
13:49:57 INFO  : Successfully done query RDI_DATADIR 
