// Seed: 637439928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1 + "";
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input wand id_10,
    output supply0 id_11,
    output supply0 id_12,
    inout supply1 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input tri id_16,
    input supply0 id_17,
    input wor id_18,
    input tri id_19,
    output tri1 id_20,
    output tri id_21,
    input wire id_22,
    input tri1 id_23,
    output uwire id_24,
    input tri0 id_25,
    output tri1 id_26,
    input tri0 id_27
    , id_30,
    output tri0 id_28
);
  xor (
      id_28,
      id_23,
      id_10,
      id_15,
      id_4,
      id_19,
      id_5,
      id_18,
      id_8,
      id_22,
      id_27,
      id_30,
      id_1,
      id_17,
      id_13
  );
  module_0(
      id_30, id_30, id_30, id_30, id_30, id_30
  );
endmodule
