<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>I/O Interface - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="io-interface"><a class="header" href="#io-interface">I/O Interface</a></h1>
<p>TODO: document</p>
<h2 id="tile-ioi"><a class="header" href="#tile-ioi">Tile IOI</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0"><a class="header" href="#bel-io0">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE0</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK1</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK0</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC20</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC15</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G0.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G0.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK0</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G0.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC17</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS10</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS20</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1"><a class="header" href="#bel-io1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE1</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK1</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK0</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC21</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G1.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G1.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK0</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G1.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC12</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS11</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS21</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2"><a class="header" href="#bel-io2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN2</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE2</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK3</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK2</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC22</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC18</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G2.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G2.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE3</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK2</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G2.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC13</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS12</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS22</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3"><a class="header" href="#bel-io3">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN3</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE3</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK3</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK2</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC23</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC10</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G3.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G3.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK2</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G3.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR3</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC14</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS13</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS23</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.CLK0</td><td>IO0.OTCLK2, IO1.OTCLK2</td></tr>
<tr><td>IMUX.CLK1</td><td>IO0.OTCLK1, IO1.OTCLK1</td></tr>
<tr><td>IMUX.CLK2</td><td>IO2.OTCLK2, IO3.OTCLK2</td></tr>
<tr><td>IMUX.CLK3</td><td>IO2.OTCLK1, IO3.OTCLK1</td></tr>
<tr><td>IMUX.IOI.ICLK0</td><td>IO0.ICLK2, IO1.ICLK2</td></tr>
<tr><td>IMUX.IOI.ICLK1</td><td>IO0.ICLK1, IO1.ICLK1</td></tr>
<tr><td>IMUX.IOI.ICLK2</td><td>IO2.ICLK2, IO3.ICLK2</td></tr>
<tr><td>IMUX.IOI.ICLK3</td><td>IO2.ICLK1, IO3.ICLK1</td></tr>
<tr><td>IMUX.SR0</td><td>IO1.SR</td></tr>
<tr><td>IMUX.SR1</td><td>IO2.SR</td></tr>
<tr><td>IMUX.SR2</td><td>IO0.SR</td></tr>
<tr><td>IMUX.SR3</td><td>IO3.SR</td></tr>
<tr><td>IMUX.CE0</td><td>IO1.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>IO0.OCE</td></tr>
<tr><td>IMUX.CE2</td><td>IO3.OCE</td></tr>
<tr><td>IMUX.CE3</td><td>IO2.OCE</td></tr>
<tr><td>IMUX.G0.DATA5</td><td>IO0.REV</td></tr>
<tr><td>IMUX.G0.DATA6</td><td>IO0.O2</td></tr>
<tr><td>IMUX.G0.DATA7</td><td>IO0.O1</td></tr>
<tr><td>IMUX.G1.DATA5</td><td>IO1.REV</td></tr>
<tr><td>IMUX.G1.DATA6</td><td>IO1.O2</td></tr>
<tr><td>IMUX.G1.DATA7</td><td>IO1.O1</td></tr>
<tr><td>IMUX.G2.DATA5</td><td>IO2.REV</td></tr>
<tr><td>IMUX.G2.DATA6</td><td>IO2.O2</td></tr>
<tr><td>IMUX.G2.DATA7</td><td>IO2.O1</td></tr>
<tr><td>IMUX.G3.DATA5</td><td>IO3.REV</td></tr>
<tr><td>IMUX.G3.DATA6</td><td>IO3.O2</td></tr>
<tr><td>IMUX.G3.DATA7</td><td>IO3.O1</td></tr>
<tr><td>IMUX.IOI.TS10</td><td>IO0.T1</td></tr>
<tr><td>IMUX.IOI.TS11</td><td>IO1.T1</td></tr>
<tr><td>IMUX.IOI.TS12</td><td>IO2.T1</td></tr>
<tr><td>IMUX.IOI.TS13</td><td>IO3.T1</td></tr>
<tr><td>IMUX.IOI.TS20</td><td>IO0.T2</td></tr>
<tr><td>IMUX.IOI.TS21</td><td>IO1.T2</td></tr>
<tr><td>IMUX.IOI.TS22</td><td>IO2.T2</td></tr>
<tr><td>IMUX.IOI.TS23</td><td>IO3.T2</td></tr>
<tr><td>IMUX.IOI.ICE0</td><td>IO0.ICE</td></tr>
<tr><td>IMUX.IOI.ICE1</td><td>IO1.ICE</td></tr>
<tr><td>IMUX.IOI.ICE2</td><td>IO2.ICE</td></tr>
<tr><td>IMUX.IOI.ICE3</td><td>IO3.ICE</td></tr>
<tr><td>IMUX.IOI.TCE0</td><td>IO0.TCE</td></tr>
<tr><td>IMUX.IOI.TCE1</td><td>IO1.TCE</td></tr>
<tr><td>IMUX.IOI.TCE2</td><td>IO2.TCE</td></tr>
<tr><td>IMUX.IOI.TCE3</td><td>IO3.TCE</td></tr>
<tr><td>OUT.FAN0</td><td>IO0.I</td></tr>
<tr><td>OUT.FAN1</td><td>IO1.I</td></tr>
<tr><td>OUT.FAN2</td><td>IO2.I</td></tr>
<tr><td>OUT.FAN3</td><td>IO3.I</td></tr>
<tr><td>OUT.SEC9</td><td>IO1.IQ2</td></tr>
<tr><td>OUT.SEC10</td><td>IO3.IQ2</td></tr>
<tr><td>OUT.SEC12</td><td>IO1.T</td></tr>
<tr><td>OUT.SEC13</td><td>IO2.T</td></tr>
<tr><td>OUT.SEC14</td><td>IO3.T</td></tr>
<tr><td>OUT.SEC15</td><td>IO0.IQ2</td></tr>
<tr><td>OUT.SEC17</td><td>IO0.T</td></tr>
<tr><td>OUT.SEC18</td><td>IO2.IQ2</td></tr>
<tr><td>OUT.SEC20</td><td>IO0.IQ1</td></tr>
<tr><td>OUT.SEC21</td><td>IO1.IQ1</td></tr>
<tr><td>OUT.SEC22</td><td>IO2.IQ1</td></tr>
<tr><td>OUT.SEC23</td><td>IO3.IQ1</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.79">
<a href="#tile-virtex2-IOI-IO3:INV.OTCLK1">~IO3:INV.OTCLK1</a>
</td>
</tr>
<tr><td>78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.78">
<a href="#tile-virtex2-IOI-IO3:OFF2_SRVAL">~IO3:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>77</td>
<td title="0.0.77">
<a href="#tile-virtex2-IOI-IO3:IFF2_SRVAL">~IO3:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.77">
<a href="#tile-virtex2-IOI-IO3:INV.T2">IO3:INV.T2</a>
</td>
</tr>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-IOI-IO3:TFF2_SRVAL">~IO3:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-IOI-IO3:TFF2_LATCH">IO3:TFF2_LATCH</a>
</td>
<td title="0.1.75">
<a href="#tile-virtex2-IOI-IO3:TFF_INIT">~IO3:TFF_INIT</a>
</td>
<td title="0.2.75">
<a href="#tile-virtex2-IOI-IO3:OFF_INIT">~IO3:OFF_INIT</a>
</td>
<td title="0.3.75">
<a href="#tile-virtex2-IOI-IO3:INV.T1">IO3:INV.T1</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-IOI-IO3:TMUX">IO3:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.74">
<a href="#tile-virtex2-IOI-IO3:OFF2_LATCH">IO3:OFF2_LATCH</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-IOI-IO3:IFF_LATCH">IO3:IFF_LATCH</a>
</td>
<td title="0.1.73">
<a href="#tile-virtex2-IOI-IO3:IFF2_INIT">~IO3:IFF2_INIT</a>
</td>
<td title="0.2.73">
<a href="#tile-virtex2-IOI-IO3:READBACK_I">IO3:READBACK_I</a>
</td>
<td title="0.3.73">
<a href="#tile-virtex2-IOI-IO3:INV.O2">IO3:INV.O2</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-IOI-IO3:TMUX">IO3:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.72">
<a href="#tile-virtex2-IOI-IO3:OMUX">IO3:OMUX[3]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-IOI-IO3:IFF_DELAY_ENABLE">IO3:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.71">
<a href="#tile-virtex2-IOI-IO3:INV.O1">IO3:INV.O1</a>
</td>
</tr>
<tr><td>70</td>
<td title="0.0.70">
<a href="#tile-virtex2-IOI-IO3:IFF_SR_SYNC">IO3:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.70">
<a href="#tile-virtex2-IOI-IO3:OMUX">IO3:OMUX[1]</a>
</td>
</tr>
<tr><td>69</td>
<td title="0.0.69">
<a href="#tile-virtex2-IOI-IO3:IFF_TSBYPASS_ENABLE">IO3:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.69">
<a href="#tile-virtex2-IOI-IO3:IFF1_INIT">~IO3:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.69">
<a href="#tile-virtex2-IOI-IO3:INV.OTCLK2">~IO3:INV.OTCLK2</a>
</td>
</tr>
<tr><td>68</td>
<td title="0.0.68">
<a href="#tile-virtex2-IOI-IO3:TFF_SR_SYNC">IO3:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.68">
<a href="#tile-virtex2-IOI-IO3:INV.ICLK1">~IO3:INV.ICLK1</a>
</td>
</tr>
<tr><td>67</td>
<td title="0.0.67">
<a href="#tile-virtex2-IOI-IO3:OFF_SR_SYNC">IO3:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.67">
<a href="#tile-virtex2-IOI-IO3:OFF1_LATCH">IO3:OFF1_LATCH</a>
</td>
</tr>
<tr><td>66</td>
<td title="0.0.66">
<a href="#tile-virtex2-IOI-IO3:I_TSBYPASS_ENABLE">IO3:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.66">
<a href="#tile-virtex2-IOI-IO3:INV.ICE">~IO3:INV.ICE</a>
</td>
</tr>
<tr><td>65</td>
<td title="0.0.65">
<a href="#tile-virtex2-IOI-IO3:TMUX">IO3:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.65">
<a href="#tile-virtex2-IOI-IO3:OMUX">IO3:OMUX[0]</a>
</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-IOI-IO3:I_DELAY_ENABLE">IO3:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.64">
<a href="#tile-virtex2-IOI-IO3:INV.TCE">~IO3:INV.TCE</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-IOI-IO3:TSBYPASS_MUX">IO3:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.63">
<a href="#tile-virtex2-IOI-IO3:OMUX">IO3:OMUX[2]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-IOI-IO3:TFF1_LATCH">IO3:TFF1_LATCH</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-IOI-IO3:TFF_SR_ENABLE">IO3:TFF_SR_ENABLE</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-IOI-IO3:OFF_SR_ENABLE">IO3:OFF_SR_ENABLE</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-IOI-IO3:INV.REV">~IO3:INV.REV</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-IOI-IO3:TMUX">IO3:TMUX[0]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-IOI-IO3:TFF_REV_ENABLE">IO3:TFF_REV_ENABLE</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-IOI-IO3:OFF_REV_ENABLE">IO3:OFF_REV_ENABLE</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-IOI-IO3:OFF1_SRVAL">~IO3:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-IOI-IO3:TFF1_SRVAL">~IO3:TFF1_SRVAL</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-IOI-IO3:IFF_REV_ENABLE">IO3:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.60">
<a href="#tile-virtex2-IOI-IO3:INV.ICLK2">~IO3:INV.ICLK2</a>
</td>
</tr>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-virtex2-IOI-IO3:IFF1_SRVAL">~IO3:IFF1_SRVAL</a>
</td>
<td title="0.1.59">
<a href="#tile-virtex2-IOI-IO3:IFF_SR_ENABLE">IO3:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.59">
<a href="#tile-virtex2-IOI-IO2:INV.OTCLK1">~IO2:INV.OTCLK1</a>
</td>
</tr>
<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-virtex2-IOI-IO2:IFF2_SRVAL">~IO2:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.58">
<a href="#tile-virtex2-IOI-IO2:OFF2_SRVAL">~IO2:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-virtex2-IOI-IO2:TFF2_SRVAL">~IO2:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.57">
<a href="#tile-virtex2-IOI-IO2:INV.T2">IO2:INV.T2</a>
</td>
</tr>
<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-virtex2-IOI-IO2:TFF2_LATCH">IO2:TFF2_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-virtex2-IOI-IO2:TMUX">IO2:TMUX[1]</a>
</td>
<td title="0.1.55">
<a href="#tile-virtex2-IOI-IO2:TFF_INIT">~IO2:TFF_INIT</a>
</td>
<td title="0.2.55">
<a href="#tile-virtex2-IOI-IO2:OFF_INIT">~IO2:OFF_INIT</a>
</td>
<td title="0.3.55">
<a href="#tile-virtex2-IOI-IO2:INV.T1">IO2:INV.T1</a>
</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-virtex2-IOI-IO2:IFF_LATCH">IO2:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.54">
<a href="#tile-virtex2-IOI-IO2:OFF2_LATCH">IO2:OFF2_LATCH</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-virtex2-IOI-IO2:TMUX">IO2:TMUX[3]</a>
</td>
<td title="0.1.53">
<a href="#tile-virtex2-IOI-IO2:IFF2_INIT">~IO2:IFF2_INIT</a>
</td>
<td title="0.2.53">
<a href="#tile-virtex2-IOI-IO2:READBACK_I">IO2:READBACK_I</a>
</td>
<td title="0.3.53">
<a href="#tile-virtex2-IOI-IO2:INV.O2">IO2:INV.O2</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-IOI-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.52">
<a href="#tile-virtex2-IOI-IO2:OMUX">IO2:OMUX[3]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-IOI-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.51">
<a href="#tile-virtex2-IOI-IO2:INV.O1">IO2:INV.O1</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-IOI-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.50">
<a href="#tile-virtex2-IOI-IO2:OMUX">IO2:OMUX[1]</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-virtex2-IOI-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.49">
<a href="#tile-virtex2-IOI-IO2:IFF1_INIT">~IO2:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.49">
<a href="#tile-virtex2-IOI-IO2:INV.OTCLK2">~IO2:INV.OTCLK2</a>
</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-virtex2-IOI-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.48">
<a href="#tile-virtex2-IOI-IO2:INV.ICLK1">~IO2:INV.ICLK1</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-virtex2-IOI-IO2:TMUX">IO2:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.47">
<a href="#tile-virtex2-IOI-IO2:OFF1_LATCH">IO2:OFF1_LATCH</a>
</td>
</tr>
<tr><td>46</td>
<td title="0.0.46">
<a href="#tile-virtex2-IOI-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.46">
<a href="#tile-virtex2-IOI-IO2:INV.ICE">~IO2:INV.ICE</a>
</td>
</tr>
<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-virtex2-IOI-IO2:TMUX">IO2:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.45">
<a href="#tile-virtex2-IOI-IO2:OMUX">IO2:OMUX[0]</a>
</td>
</tr>
<tr><td>44</td>
<td title="0.0.44">
<a href="#tile-virtex2-IOI-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.44">
<a href="#tile-virtex2-IOI-IO2:INV.TCE">~IO2:INV.TCE</a>
</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-virtex2-IOI-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX[0]</a>
</td>
<td title="0.1.43">
<a href="#tile-virtex2-IOI-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</a>
</td>
<td title="0.2.43">
<a href="#tile-virtex2-IOI-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</a>
</td>
<td title="0.3.43">
<a href="#tile-virtex2-IOI-IO2:OMUX">IO2:OMUX[2]</a>
</td>
</tr>
<tr><td>42</td>
<td title="0.0.42">
<a href="#tile-virtex2-IOI-IO2:TFF1_SRVAL">~IO2:TFF1_SRVAL</a>
</td>
<td title="0.1.42">
<a href="#tile-virtex2-IOI-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</a>
</td>
<td title="0.2.42">
<a href="#tile-virtex2-IOI-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</a>
</td>
<td title="0.3.42">
<a href="#tile-virtex2-IOI-IO2:INV.REV">~IO2:INV.REV</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-virtex2-IOI-IO2:TFF1_LATCH">IO2:TFF1_LATCH</a>
</td>
<td title="0.1.41">
<a href="#tile-virtex2-IOI-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.41">
<a href="#tile-virtex2-IOI-IO2:OFF1_SRVAL">~IO2:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-IOI-IO2:IFF1_SRVAL">~IO2:IFF1_SRVAL</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-IOI-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.40">
<a href="#tile-virtex2-IOI-IO2:INV.ICLK2">~IO2:INV.ICLK2</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-IOI-IO1:IFF2_SRVAL">~IO1:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.39">
<a href="#tile-virtex2-IOI-IO1:INV.OTCLK1">~IO1:INV.OTCLK1</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-IOI-IO1:TFF2_SRVAL">~IO1:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-virtex2-IOI-IO1:OFF2_SRVAL">~IO1:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-virtex2-IOI-IO1:TFF2_LATCH">IO1:TFF2_LATCH</a>
</td>
<td title="0.1.37">
<a href="#tile-virtex2-IOI-IO1:TFF_INIT">~IO1:TFF_INIT</a>
</td>
<td title="0.2.37">
<a href="#tile-virtex2-IOI-IO1:OFF_INIT">~IO1:OFF_INIT</a>
</td>
<td title="0.3.37">
<a href="#tile-virtex2-IOI-IO1:INV.T2">IO1:INV.T2</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-virtex2-IOI-IO1:TMUX">IO1:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td title="0.0.35">
<a href="#tile-virtex2-IOI-IO1:IFF_LATCH">IO1:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.35">
<a href="#tile-virtex2-IOI-IO1:INV.T1">IO1:INV.T1</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-virtex2-IOI-IO0:TFF1_LATCH">IO0:TFF1_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.34">
<a href="#tile-virtex2-IOI-IO1:OFF2_LATCH">IO1:OFF2_LATCH</a>
</td>
</tr>
<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-virtex2-IOI-IO1:TMUX">IO1:TMUX[3]</a>
</td>
<td title="0.1.33">
<a href="#tile-virtex2-IOI-IO1:IFF2_INIT">~IO1:IFF2_INIT</a>
</td>
<td title="0.2.33">
<a href="#tile-virtex2-IOI-IO1:READBACK_I">IO1:READBACK_I</a>
</td>
<td title="0.3.33">
<a href="#tile-virtex2-IOI-IO1:INV.O2">IO1:INV.O2</a>
</td>
</tr>
<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-virtex2-IOI-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.32">
<a href="#tile-virtex2-IOI-IO1:OMUX">IO1:OMUX[3]</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-virtex2-IOI-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.31">
<a href="#tile-virtex2-IOI-IO1:INV.O1">IO1:INV.O1</a>
</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-virtex2-IOI-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.30">
<a href="#tile-virtex2-IOI-IO1:OMUX">IO1:OMUX[1]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-virtex2-IOI-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.29">
<a href="#tile-virtex2-IOI-IO1:IFF1_INIT">~IO1:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.29">
<a href="#tile-virtex2-IOI-IO1:INV.OTCLK2">~IO1:INV.OTCLK2</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-IOI-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.28">
<a href="#tile-virtex2-IOI-IO1:INV.ICLK1">~IO1:INV.ICLK1</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-IOI-IO1:TMUX">IO1:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.27">
<a href="#tile-virtex2-IOI-IO1:OFF1_LATCH">IO1:OFF1_LATCH</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-IOI-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-virtex2-IOI-IO1:INV.ICE">~IO1:INV.ICE</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-virtex2-IOI-IO1:TMUX">IO1:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.25">
<a href="#tile-virtex2-IOI-IO1:OMUX">IO1:OMUX[0]</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-virtex2-IOI-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</a>
</td>
<td title="0.1.24">
<a href="#tile-virtex2-IOI-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</a>
</td>
<td title="0.2.24">
<a href="#tile-virtex2-IOI-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</a>
</td>
<td title="0.3.24">
<a href="#tile-virtex2-IOI-IO1:INV.TCE">~IO1:INV.TCE</a>
</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-virtex2-IOI-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX[0]</a>
</td>
<td title="0.1.23">
<a href="#tile-virtex2-IOI-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</a>
</td>
<td title="0.2.23">
<a href="#tile-virtex2-IOI-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</a>
</td>
<td title="0.3.23">
<a href="#tile-virtex2-IOI-IO1:OMUX">IO1:OMUX[2]</a>
</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-virtex2-IOI-IO1:TFF1_SRVAL">~IO1:TFF1_SRVAL</a>
</td>
<td title="0.1.22">
<a href="#tile-virtex2-IOI-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.22">
<a href="#tile-virtex2-IOI-IO1:INV.REV">~IO1:INV.REV</a>
</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-virtex2-IOI-IO1:IFF1_SRVAL">~IO1:IFF1_SRVAL</a>
</td>
<td title="0.1.21">
<a href="#tile-virtex2-IOI-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.21">
<a href="#tile-virtex2-IOI-IO1:OFF1_SRVAL">~IO1:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-virtex2-IOI-IO0:IFF2_SRVAL">~IO0:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.20">
<a href="#tile-virtex2-IOI-IO1:INV.ICLK2">~IO1:INV.ICLK2</a>
</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-virtex2-IOI-IO0:TFF2_SRVAL">~IO0:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.19">
<a href="#tile-virtex2-IOI-IO0:INV.OTCLK1">~IO0:INV.OTCLK1</a>
</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-IOI-IO1:TFF1_LATCH">IO1:TFF1_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.18">
<a href="#tile-virtex2-IOI-IO0:OFF2_SRVAL">~IO0:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-IOI-IO0:TFF2_LATCH">IO0:TFF2_LATCH</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-IOI-IO0:TFF_INIT">~IO0:TFF_INIT</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-IOI-IO0:OFF_INIT">~IO0:OFF_INIT</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-IOI-IO0:INV.T2">IO0:INV.T2</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-IOI-IO0:IFF_LATCH">IO0:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-IOI-IO0:TMUX">IO0:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-virtex2-IOI-IO0:INV.T1">IO0:INV.T1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-IOI-IO0:TMUX">IO0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.14">
<a href="#tile-virtex2-IOI-IO0:OFF2_LATCH">IO0:OFF2_LATCH</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex2-IOI-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex2-IOI-IO0:IFF2_INIT">~IO0:IFF2_INIT</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex2-IOI-IO0:READBACK_I">IO0:READBACK_I</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex2-IOI-IO0:INV.O2">IO0:INV.O2</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex2-IOI-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.12">
<a href="#tile-virtex2-IOI-IO0:OMUX">IO0:OMUX[3]</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex2-IOI-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.11">
<a href="#tile-virtex2-IOI-IO0:INV.O1">IO0:INV.O1</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex2-IOI-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.10">
<a href="#tile-virtex2-IOI-IO0:OMUX">IO0:OMUX[1]</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex2-IOI-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex2-IOI-IO0:IFF1_INIT">~IO0:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.9">
<a href="#tile-virtex2-IOI-IO0:INV.OTCLK2">~IO0:INV.OTCLK2</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex2-IOI-IO0:TMUX">IO0:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.8">
<a href="#tile-virtex2-IOI-IO0:INV.ICLK1">~IO0:INV.ICLK1</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-IOI-IO0:TMUX">IO0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.7">
<a href="#tile-virtex2-IOI-IO0:OFF1_LATCH">IO0:OFF1_LATCH</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-IOI-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.6">
<a href="#tile-virtex2-IOI-IO0:INV.ICE">~IO0:INV.ICE</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-IOI-IO0:TFF1_SRVAL">~IO0:TFF1_SRVAL</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex2-IOI-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex2-IOI-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex2-IOI-IO0:OMUX">IO0:OMUX[0]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-IOI-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex2-IOI-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex2-IOI-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex2-IOI-IO0:INV.TCE">~IO0:INV.TCE</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-IOI-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex2-IOI-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-virtex2-IOI-IO0:OMUX">IO0:OMUX[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-IOI-IO0:IFF1_SRVAL">~IO0:IFF1_SRVAL</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex2-IOI-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-virtex2-IOI-IO0:INV.REV">~IO0:INV.REV</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-virtex2-IOI-IO0:OFF1_SRVAL">~IO0:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.0">
<a href="#tile-virtex2-IOI-IO0:INV.ICLK2">~IO0:INV.ICLK2</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI-IO0:IFF1_INIT">IO0:IFF1_INIT</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF1_SRVAL">IO0:IFF1_SRVAL</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF2_INIT">IO0:IFF2_INIT</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF2_SRVAL">IO0:IFF2_SRVAL</th>
<th>0.0.20</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.ICE">IO0:INV.ICE</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.ICLK1">IO0:INV.ICLK1</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.ICLK2">IO0:INV.ICLK2</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.OTCLK1">IO0:INV.OTCLK1</th>
<th>0.3.19</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.OTCLK2">IO0:INV.OTCLK2</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.REV">IO0:INV.REV</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.TCE">IO0:INV.TCE</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF1_SRVAL">IO0:OFF1_SRVAL</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF2_SRVAL">IO0:OFF2_SRVAL</th>
<th>0.3.18</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF_INIT">IO0:OFF_INIT</th>
<th>0.2.17</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF1_SRVAL">IO0:TFF1_SRVAL</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF2_SRVAL">IO0:TFF2_SRVAL</th>
<th>0.0.19</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF_INIT">IO0:TFF_INIT</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF1_INIT">IO1:IFF1_INIT</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF1_SRVAL">IO1:IFF1_SRVAL</th>
<th>0.0.21</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF2_INIT">IO1:IFF2_INIT</th>
<th>0.1.33</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF2_SRVAL">IO1:IFF2_SRVAL</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.ICE">IO1:INV.ICE</th>
<th>0.3.26</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.ICLK1">IO1:INV.ICLK1</th>
<th>0.3.28</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.ICLK2">IO1:INV.ICLK2</th>
<th>0.3.20</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.OTCLK1">IO1:INV.OTCLK1</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.OTCLK2">IO1:INV.OTCLK2</th>
<th>0.3.29</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.REV">IO1:INV.REV</th>
<th>0.3.22</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.TCE">IO1:INV.TCE</th>
<th>0.3.24</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF1_SRVAL">IO1:OFF1_SRVAL</th>
<th>0.3.21</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF2_SRVAL">IO1:OFF2_SRVAL</th>
<th>0.3.38</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF_INIT">IO1:OFF_INIT</th>
<th>0.2.37</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF1_SRVAL">IO1:TFF1_SRVAL</th>
<th>0.0.22</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF2_SRVAL">IO1:TFF2_SRVAL</th>
<th>0.0.38</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF_INIT">IO1:TFF_INIT</th>
<th>0.1.37</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF1_INIT">IO2:IFF1_INIT</th>
<th>0.1.49</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF1_SRVAL">IO2:IFF1_SRVAL</th>
<th>0.0.40</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF2_INIT">IO2:IFF2_INIT</th>
<th>0.1.53</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF2_SRVAL">IO2:IFF2_SRVAL</th>
<th>0.0.58</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.ICE">IO2:INV.ICE</th>
<th>0.3.46</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.ICLK1">IO2:INV.ICLK1</th>
<th>0.3.48</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.ICLK2">IO2:INV.ICLK2</th>
<th>0.3.40</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.OTCLK1">IO2:INV.OTCLK1</th>
<th>0.3.59</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.OTCLK2">IO2:INV.OTCLK2</th>
<th>0.3.49</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.REV">IO2:INV.REV</th>
<th>0.3.42</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.TCE">IO2:INV.TCE</th>
<th>0.3.44</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF1_SRVAL">IO2:OFF1_SRVAL</th>
<th>0.3.41</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF2_SRVAL">IO2:OFF2_SRVAL</th>
<th>0.3.58</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF_INIT">IO2:OFF_INIT</th>
<th>0.2.55</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF1_SRVAL">IO2:TFF1_SRVAL</th>
<th>0.0.42</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF2_SRVAL">IO2:TFF2_SRVAL</th>
<th>0.0.57</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF_INIT">IO2:TFF_INIT</th>
<th>0.1.55</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF1_INIT">IO3:IFF1_INIT</th>
<th>0.1.69</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF1_SRVAL">IO3:IFF1_SRVAL</th>
<th>0.0.59</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF2_INIT">IO3:IFF2_INIT</th>
<th>0.1.73</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF2_SRVAL">IO3:IFF2_SRVAL</th>
<th>0.0.77</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.ICE">IO3:INV.ICE</th>
<th>0.3.66</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.ICLK1">IO3:INV.ICLK1</th>
<th>0.3.68</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.ICLK2">IO3:INV.ICLK2</th>
<th>0.3.60</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.OTCLK1">IO3:INV.OTCLK1</th>
<th>0.3.79</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.OTCLK2">IO3:INV.OTCLK2</th>
<th>0.3.69</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.REV">IO3:INV.REV</th>
<th>0.3.62</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.TCE">IO3:INV.TCE</th>
<th>0.3.64</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF1_SRVAL">IO3:OFF1_SRVAL</th>
<th>0.3.61</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF2_SRVAL">IO3:OFF2_SRVAL</th>
<th>0.3.78</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF_INIT">IO3:OFF_INIT</th>
<th>0.2.75</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF1_SRVAL">IO3:TFF1_SRVAL</th>
<th>0.0.60</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF2_SRVAL">IO3:TFF2_SRVAL</th>
<th>0.0.76</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF_INIT">IO3:TFF_INIT</th>
<th>0.1.75</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF_LATCH">IO0:IFF_LATCH</th>
<th>0.0.16</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</th>
<th>0.0.13</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.O1">IO0:INV.O1</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.O2">IO0:INV.O2</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.T1">IO0:INV.T1</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:INV.T2">IO0:INV.T2</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF1_LATCH">IO0:OFF1_LATCH</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF2_LATCH">IO0:OFF2_LATCH</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:READBACK_I">IO0:READBACK_I</th>
<th>0.2.13</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF1_LATCH">IO0:TFF1_LATCH</th>
<th>0.0.34</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF2_LATCH">IO0:TFF2_LATCH</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</th>
<th>0.0.31</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF_LATCH">IO1:IFF_LATCH</th>
<th>0.0.35</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</th>
<th>0.0.32</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</th>
<th>0.0.29</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.O1">IO1:INV.O1</th>
<th>0.3.31</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.O2">IO1:INV.O2</th>
<th>0.3.33</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.T1">IO1:INV.T1</th>
<th>0.3.35</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:INV.T2">IO1:INV.T2</th>
<th>0.3.37</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</th>
<th>0.0.24</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</th>
<th>0.0.26</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF1_LATCH">IO1:OFF1_LATCH</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF2_LATCH">IO1:OFF2_LATCH</th>
<th>0.3.34</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</th>
<th>0.2.24</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</th>
<th>0.0.28</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:READBACK_I">IO1:READBACK_I</th>
<th>0.2.33</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF1_LATCH">IO1:TFF1_LATCH</th>
<th>0.0.18</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF2_LATCH">IO1:TFF2_LATCH</th>
<th>0.0.37</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</th>
<th>0.1.23</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</th>
<th>0.1.24</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</th>
<th>0.0.30</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF_LATCH">IO2:IFF_LATCH</th>
<th>0.0.54</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</th>
<th>0.1.41</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</th>
<th>0.1.40</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</th>
<th>0.0.52</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</th>
<th>0.0.49</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.O1">IO2:INV.O1</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.O2">IO2:INV.O2</th>
<th>0.3.53</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.T1">IO2:INV.T1</th>
<th>0.3.55</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:INV.T2">IO2:INV.T2</th>
<th>0.3.57</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</th>
<th>0.0.44</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</th>
<th>0.0.46</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF1_LATCH">IO2:OFF1_LATCH</th>
<th>0.3.47</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF2_LATCH">IO2:OFF2_LATCH</th>
<th>0.3.54</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</th>
<th>0.2.42</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</th>
<th>0.2.43</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</th>
<th>0.0.48</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:READBACK_I">IO2:READBACK_I</th>
<th>0.2.53</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF1_LATCH">IO2:TFF1_LATCH</th>
<th>0.0.41</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF2_LATCH">IO2:TFF2_LATCH</th>
<th>0.0.56</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</th>
<th>0.1.42</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</th>
<th>0.1.43</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</th>
<th>0.0.50</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF_DELAY_ENABLE">IO3:IFF_DELAY_ENABLE</th>
<th>0.0.71</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF_LATCH">IO3:IFF_LATCH</th>
<th>0.0.73</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF_REV_ENABLE">IO3:IFF_REV_ENABLE</th>
<th>0.1.60</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF_SR_ENABLE">IO3:IFF_SR_ENABLE</th>
<th>0.1.59</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF_SR_SYNC">IO3:IFF_SR_SYNC</th>
<th>0.0.70</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:IFF_TSBYPASS_ENABLE">IO3:IFF_TSBYPASS_ENABLE</th>
<th>0.0.69</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.O1">IO3:INV.O1</th>
<th>0.3.71</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.O2">IO3:INV.O2</th>
<th>0.3.73</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.T1">IO3:INV.T1</th>
<th>0.3.75</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:INV.T2">IO3:INV.T2</th>
<th>0.3.77</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:I_DELAY_ENABLE">IO3:I_DELAY_ENABLE</th>
<th>0.0.64</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:I_TSBYPASS_ENABLE">IO3:I_TSBYPASS_ENABLE</th>
<th>0.0.66</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF1_LATCH">IO3:OFF1_LATCH</th>
<th>0.3.67</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF2_LATCH">IO3:OFF2_LATCH</th>
<th>0.3.74</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF_REV_ENABLE">IO3:OFF_REV_ENABLE</th>
<th>0.2.61</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF_SR_ENABLE">IO3:OFF_SR_ENABLE</th>
<th>0.2.62</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OFF_SR_SYNC">IO3:OFF_SR_SYNC</th>
<th>0.0.67</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:READBACK_I">IO3:READBACK_I</th>
<th>0.2.73</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF1_LATCH">IO3:TFF1_LATCH</th>
<th>0.0.62</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF2_LATCH">IO3:TFF2_LATCH</th>
<th>0.0.75</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF_REV_ENABLE">IO3:TFF_REV_ENABLE</th>
<th>0.1.61</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF_SR_ENABLE">IO3:TFF_SR_ENABLE</th>
<th>0.1.62</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TFF_SR_SYNC">IO3:TFF_SR_SYNC</th>
<th>0.0.68</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI-IO0:OMUX">IO0:OMUX</th>
<th>0.3.12</th>
<th>0.3.3</th>
<th>0.3.10</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:OMUX">IO1:OMUX</th>
<th>0.3.32</th>
<th>0.3.23</th>
<th>0.3.30</th>
<th>0.3.25</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:OMUX">IO2:OMUX</th>
<th>0.3.52</th>
<th>0.3.43</th>
<th>0.3.50</th>
<th>0.3.45</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:OMUX">IO3:OMUX</th>
<th>0.3.72</th>
<th>0.3.63</th>
<th>0.3.70</th>
<th>0.3.65</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI-IO0:TMUX">IO0:TMUX</th>
<th>0.0.14</th>
<th>0.0.8</th>
<th>0.0.15</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TMUX">IO1:TMUX</th>
<th>0.0.33</th>
<th>0.0.27</th>
<th>0.0.36</th>
<th>0.0.25</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TMUX">IO2:TMUX</th>
<th>0.0.53</th>
<th>0.0.47</th>
<th>0.0.55</th>
<th>0.0.45</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TMUX">IO3:TMUX</th>
<th>0.0.72</th>
<th>0.0.65</th>
<th>0.0.74</th>
<th>0.0.61</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX</th>
<th>0.0.23</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX</th>
<th>0.0.43</th>
</tr>
<tr><th id="tile-virtex2-IOI-IO3:TSBYPASS_MUX">IO3:TSBYPASS_MUX</th>
<th>0.0.63</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-ioiclk_b"><a class="header" href="#tile-ioiclk_b">Tile IOI.CLK_B</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0-1"><a class="header" href="#bel-io0-1">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_B bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE0</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK1</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK0</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC20</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC15</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G0.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G0.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK0</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G0.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC17</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS10</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS20</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-1"><a class="header" href="#bel-io1-1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_B bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE1</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK1</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK0</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC21</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G1.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G1.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK0</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G1.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC12</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS11</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS21</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-1"><a class="header" href="#bel-io2-1">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_B bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-io3-1"><a class="header" href="#bel-io3-1">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_B bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-brefclk_int"><a class="header" href="#bel-brefclk_int">Bel BREFCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_B bel BREFCLK_INT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BREFCLK</td><td>output</td><td>OUT.FAN2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_B bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.CLK0</td><td>IO0.OTCLK2, IO1.OTCLK2</td></tr>
<tr><td>IMUX.CLK1</td><td>IO0.OTCLK1, IO1.OTCLK1</td></tr>
<tr><td>IMUX.IOI.ICLK0</td><td>IO0.ICLK2, IO1.ICLK2</td></tr>
<tr><td>IMUX.IOI.ICLK1</td><td>IO0.ICLK1, IO1.ICLK1</td></tr>
<tr><td>IMUX.SR0</td><td>IO1.SR</td></tr>
<tr><td>IMUX.SR2</td><td>IO0.SR</td></tr>
<tr><td>IMUX.CE0</td><td>IO1.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>IO0.OCE</td></tr>
<tr><td>IMUX.G0.DATA5</td><td>IO0.REV</td></tr>
<tr><td>IMUX.G0.DATA6</td><td>IO0.O2</td></tr>
<tr><td>IMUX.G0.DATA7</td><td>IO0.O1</td></tr>
<tr><td>IMUX.G1.DATA5</td><td>IO1.REV</td></tr>
<tr><td>IMUX.G1.DATA6</td><td>IO1.O2</td></tr>
<tr><td>IMUX.G1.DATA7</td><td>IO1.O1</td></tr>
<tr><td>IMUX.IOI.TS10</td><td>IO0.T1</td></tr>
<tr><td>IMUX.IOI.TS11</td><td>IO1.T1</td></tr>
<tr><td>IMUX.IOI.TS20</td><td>IO0.T2</td></tr>
<tr><td>IMUX.IOI.TS21</td><td>IO1.T2</td></tr>
<tr><td>IMUX.IOI.ICE0</td><td>IO0.ICE</td></tr>
<tr><td>IMUX.IOI.ICE1</td><td>IO1.ICE</td></tr>
<tr><td>IMUX.IOI.TCE0</td><td>IO0.TCE</td></tr>
<tr><td>IMUX.IOI.TCE1</td><td>IO1.TCE</td></tr>
<tr><td>OUT.FAN0</td><td>IO0.I</td></tr>
<tr><td>OUT.FAN1</td><td>IO1.I</td></tr>
<tr><td>OUT.FAN2</td><td>BREFCLK_INT.BREFCLK</td></tr>
<tr><td>OUT.SEC9</td><td>IO1.IQ2</td></tr>
<tr><td>OUT.SEC12</td><td>IO1.T</td></tr>
<tr><td>OUT.SEC15</td><td>IO0.IQ2</td></tr>
<tr><td>OUT.SEC17</td><td>IO0.T</td></tr>
<tr><td>OUT.SEC20</td><td>IO0.IQ1</td></tr>
<tr><td>OUT.SEC21</td><td>IO1.IQ1</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_B bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF2_SRVAL">~IO1:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.39">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.OTCLK1">~IO1:INV.OTCLK1</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF2_SRVAL">~IO1:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF2_SRVAL">~IO1:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF2_LATCH">IO1:TFF2_LATCH</a>
</td>
<td title="0.1.37">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF_INIT">~IO1:TFF_INIT</a>
</td>
<td title="0.2.37">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF_INIT">~IO1:OFF_INIT</a>
</td>
<td title="0.3.37">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.T2">IO1:INV.T2</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TMUX">IO1:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td title="0.0.35">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF_LATCH">IO1:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.35">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.T1">IO1:INV.T1</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF1_LATCH">IO0:TFF1_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.34">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF2_LATCH">IO1:OFF2_LATCH</a>
</td>
</tr>
<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TMUX">IO1:TMUX[3]</a>
</td>
<td title="0.1.33">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF2_INIT">~IO1:IFF2_INIT</a>
</td>
<td title="0.2.33">
<a href="#tile-virtex2-IOI.CLK_B-IO1:READBACK_I">IO1:READBACK_I</a>
</td>
<td title="0.3.33">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.O2">IO1:INV.O2</a>
</td>
</tr>
<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.32">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OMUX">IO1:OMUX[3]</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.31">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.O1">IO1:INV.O1</a>
</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.30">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OMUX">IO1:OMUX[1]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.29">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF1_INIT">~IO1:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.29">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.OTCLK2">~IO1:INV.OTCLK2</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.28">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.ICLK1">~IO1:INV.ICLK1</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TMUX">IO1:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.27">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF1_LATCH">IO1:OFF1_LATCH</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-virtex2-IOI.CLK_B-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.ICE">~IO1:INV.ICE</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TMUX">IO1:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.25">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OMUX">IO1:OMUX[0]</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-virtex2-IOI.CLK_B-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</a>
</td>
<td title="0.1.24">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</a>
</td>
<td title="0.2.24">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</a>
</td>
<td title="0.3.24">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.TCE">~IO1:INV.TCE</a>
</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX[0]</a>
</td>
<td title="0.1.23">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</a>
</td>
<td title="0.2.23">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</a>
</td>
<td title="0.3.23">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OMUX">IO1:OMUX[2]</a>
</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF1_SRVAL">~IO1:TFF1_SRVAL</a>
</td>
<td title="0.1.22">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.22">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.REV">~IO1:INV.REV</a>
</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF1_SRVAL">~IO1:IFF1_SRVAL</a>
</td>
<td title="0.1.21">
<a href="#tile-virtex2-IOI.CLK_B-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.21">
<a href="#tile-virtex2-IOI.CLK_B-IO1:OFF1_SRVAL">~IO1:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF2_SRVAL">~IO0:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.20">
<a href="#tile-virtex2-IOI.CLK_B-IO1:INV.ICLK2">~IO1:INV.ICLK2</a>
</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF2_SRVAL">~IO0:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.19">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.OTCLK1">~IO0:INV.OTCLK1</a>
</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-virtex2-IOI.CLK_B-IO1:TFF1_LATCH">IO1:TFF1_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.18">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF2_SRVAL">~IO0:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF2_LATCH">IO0:TFF2_LATCH</a>
</td>
<td title="0.1.17">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF_INIT">~IO0:TFF_INIT</a>
</td>
<td title="0.2.17">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF_INIT">~IO0:OFF_INIT</a>
</td>
<td title="0.3.17">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.T2">IO0:INV.T2</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF_LATCH">IO0:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TMUX">IO0:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.T1">IO0:INV.T1</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TMUX">IO0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.14">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF2_LATCH">IO0:OFF2_LATCH</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</a>
</td>
<td title="0.1.13">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF2_INIT">~IO0:IFF2_INIT</a>
</td>
<td title="0.2.13">
<a href="#tile-virtex2-IOI.CLK_B-IO0:READBACK_I">IO0:READBACK_I</a>
</td>
<td title="0.3.13">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.O2">IO0:INV.O2</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.12">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OMUX">IO0:OMUX[3]</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.11">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.O1">IO0:INV.O1</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.10">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OMUX">IO0:OMUX[1]</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.9">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF1_INIT">~IO0:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.9">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.OTCLK2">~IO0:INV.OTCLK2</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TMUX">IO0:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.8">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.ICLK1">~IO0:INV.ICLK1</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TMUX">IO0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.7">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF1_LATCH">IO0:OFF1_LATCH</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-virtex2-IOI.CLK_B-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.6">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.ICE">~IO0:INV.ICE</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF1_SRVAL">~IO0:TFF1_SRVAL</a>
</td>
<td title="0.1.5">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</a>
</td>
<td title="0.2.5">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</a>
</td>
<td title="0.3.5">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OMUX">IO0:OMUX[0]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.0.4">
<a href="#tile-virtex2-IOI.CLK_B-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</a>
</td>
<td title="0.1.4">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</a>
</td>
<td title="0.2.4">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</a>
</td>
<td title="0.3.4">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.TCE">~IO0:INV.TCE</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-virtex2-IOI.CLK_B-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OMUX">IO0:OMUX[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF1_SRVAL">~IO0:IFF1_SRVAL</a>
</td>
<td title="0.1.2">
<a href="#tile-virtex2-IOI.CLK_B-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.REV">~IO0:INV.REV</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-virtex2-IOI.CLK_B-IO0:OFF1_SRVAL">~IO0:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.0">
<a href="#tile-virtex2-IOI.CLK_B-IO0:INV.ICLK2">~IO0:INV.ICLK2</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF1_INIT">IO0:IFF1_INIT</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF1_SRVAL">IO0:IFF1_SRVAL</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF2_INIT">IO0:IFF2_INIT</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF2_SRVAL">IO0:IFF2_SRVAL</th>
<th>0.0.20</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.ICE">IO0:INV.ICE</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.ICLK1">IO0:INV.ICLK1</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.ICLK2">IO0:INV.ICLK2</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.OTCLK1">IO0:INV.OTCLK1</th>
<th>0.3.19</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.OTCLK2">IO0:INV.OTCLK2</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.REV">IO0:INV.REV</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.TCE">IO0:INV.TCE</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF1_SRVAL">IO0:OFF1_SRVAL</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF2_SRVAL">IO0:OFF2_SRVAL</th>
<th>0.3.18</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF_INIT">IO0:OFF_INIT</th>
<th>0.2.17</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF1_SRVAL">IO0:TFF1_SRVAL</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF2_SRVAL">IO0:TFF2_SRVAL</th>
<th>0.0.19</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF_INIT">IO0:TFF_INIT</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF1_INIT">IO1:IFF1_INIT</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF1_SRVAL">IO1:IFF1_SRVAL</th>
<th>0.0.21</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF2_INIT">IO1:IFF2_INIT</th>
<th>0.1.33</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF2_SRVAL">IO1:IFF2_SRVAL</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.ICE">IO1:INV.ICE</th>
<th>0.3.26</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.ICLK1">IO1:INV.ICLK1</th>
<th>0.3.28</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.ICLK2">IO1:INV.ICLK2</th>
<th>0.3.20</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.OTCLK1">IO1:INV.OTCLK1</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.OTCLK2">IO1:INV.OTCLK2</th>
<th>0.3.29</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.REV">IO1:INV.REV</th>
<th>0.3.22</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.TCE">IO1:INV.TCE</th>
<th>0.3.24</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF1_SRVAL">IO1:OFF1_SRVAL</th>
<th>0.3.21</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF2_SRVAL">IO1:OFF2_SRVAL</th>
<th>0.3.38</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF_INIT">IO1:OFF_INIT</th>
<th>0.2.37</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF1_SRVAL">IO1:TFF1_SRVAL</th>
<th>0.0.22</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF2_SRVAL">IO1:TFF2_SRVAL</th>
<th>0.0.38</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF_INIT">IO1:TFF_INIT</th>
<th>0.1.37</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF_LATCH">IO0:IFF_LATCH</th>
<th>0.0.16</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</th>
<th>0.0.13</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.O1">IO0:INV.O1</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.O2">IO0:INV.O2</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.T1">IO0:INV.T1</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:INV.T2">IO0:INV.T2</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF1_LATCH">IO0:OFF1_LATCH</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF2_LATCH">IO0:OFF2_LATCH</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:READBACK_I">IO0:READBACK_I</th>
<th>0.2.13</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF1_LATCH">IO0:TFF1_LATCH</th>
<th>0.0.34</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF2_LATCH">IO0:TFF2_LATCH</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</th>
<th>0.0.31</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF_LATCH">IO1:IFF_LATCH</th>
<th>0.0.35</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</th>
<th>0.0.32</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</th>
<th>0.0.29</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.O1">IO1:INV.O1</th>
<th>0.3.31</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.O2">IO1:INV.O2</th>
<th>0.3.33</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.T1">IO1:INV.T1</th>
<th>0.3.35</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:INV.T2">IO1:INV.T2</th>
<th>0.3.37</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</th>
<th>0.0.24</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</th>
<th>0.0.26</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF1_LATCH">IO1:OFF1_LATCH</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF2_LATCH">IO1:OFF2_LATCH</th>
<th>0.3.34</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</th>
<th>0.2.24</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</th>
<th>0.0.28</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:READBACK_I">IO1:READBACK_I</th>
<th>0.2.33</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF1_LATCH">IO1:TFF1_LATCH</th>
<th>0.0.18</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF2_LATCH">IO1:TFF2_LATCH</th>
<th>0.0.37</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</th>
<th>0.1.23</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</th>
<th>0.1.24</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</th>
<th>0.0.30</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:OMUX">IO0:OMUX</th>
<th>0.3.12</th>
<th>0.3.3</th>
<th>0.3.10</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:OMUX">IO1:OMUX</th>
<th>0.3.32</th>
<th>0.3.23</th>
<th>0.3.30</th>
<th>0.3.25</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TMUX">IO0:TMUX</th>
<th>0.0.14</th>
<th>0.0.8</th>
<th>0.0.15</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TMUX">IO1:TMUX</th>
<th>0.0.33</th>
<th>0.0.27</th>
<th>0.0.36</th>
<th>0.0.25</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_B-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_B-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX</th>
<th>0.0.23</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-ioiclk_t"><a class="header" href="#tile-ioiclk_t">Tile IOI.CLK_T</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0-2"><a class="header" href="#bel-io0-2">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_T bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-io1-2"><a class="header" href="#bel-io1-2">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_T bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-io2-2"><a class="header" href="#bel-io2-2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_T bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN2</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE2</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK3</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK2</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC22</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC18</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G2.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G2.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE3</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK2</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G2.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC13</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS12</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS22</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-2"><a class="header" href="#bel-io3-2">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_T bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN3</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.IOI.ICE3</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOI.ICLK3</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOI.ICLK2</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC23</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC10</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.G3.DATA7</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.G3.DATA6</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.CLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.CLK2</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.G3.DATA5</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR3</td></tr>
<tr><td>T</td><td>output</td><td>OUT.SEC14</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.IOI.TS13</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.IOI.TS23</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.IOI.TCE3</td></tr>
</tbody>
</table></div>
<h3 id="bel-brefclk_int-1"><a class="header" href="#bel-brefclk_int-1">Bel BREFCLK_INT</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_T bel BREFCLK_INT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BREFCLK</td><td>output</td><td>OUT.FAN0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_T bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.CLK2</td><td>IO2.OTCLK2, IO3.OTCLK2</td></tr>
<tr><td>IMUX.CLK3</td><td>IO2.OTCLK1, IO3.OTCLK1</td></tr>
<tr><td>IMUX.IOI.ICLK2</td><td>IO2.ICLK2, IO3.ICLK2</td></tr>
<tr><td>IMUX.IOI.ICLK3</td><td>IO2.ICLK1, IO3.ICLK1</td></tr>
<tr><td>IMUX.SR1</td><td>IO2.SR</td></tr>
<tr><td>IMUX.SR3</td><td>IO3.SR</td></tr>
<tr><td>IMUX.CE2</td><td>IO3.OCE</td></tr>
<tr><td>IMUX.CE3</td><td>IO2.OCE</td></tr>
<tr><td>IMUX.G2.DATA5</td><td>IO2.REV</td></tr>
<tr><td>IMUX.G2.DATA6</td><td>IO2.O2</td></tr>
<tr><td>IMUX.G2.DATA7</td><td>IO2.O1</td></tr>
<tr><td>IMUX.G3.DATA5</td><td>IO3.REV</td></tr>
<tr><td>IMUX.G3.DATA6</td><td>IO3.O2</td></tr>
<tr><td>IMUX.G3.DATA7</td><td>IO3.O1</td></tr>
<tr><td>IMUX.IOI.TS12</td><td>IO2.T1</td></tr>
<tr><td>IMUX.IOI.TS13</td><td>IO3.T1</td></tr>
<tr><td>IMUX.IOI.TS22</td><td>IO2.T2</td></tr>
<tr><td>IMUX.IOI.TS23</td><td>IO3.T2</td></tr>
<tr><td>IMUX.IOI.ICE2</td><td>IO2.ICE</td></tr>
<tr><td>IMUX.IOI.ICE3</td><td>IO3.ICE</td></tr>
<tr><td>IMUX.IOI.TCE2</td><td>IO2.TCE</td></tr>
<tr><td>IMUX.IOI.TCE3</td><td>IO3.TCE</td></tr>
<tr><td>OUT.FAN0</td><td>BREFCLK_INT.BREFCLK</td></tr>
<tr><td>OUT.FAN2</td><td>IO2.I</td></tr>
<tr><td>OUT.FAN3</td><td>IO3.I</td></tr>
<tr><td>OUT.SEC10</td><td>IO3.IQ2</td></tr>
<tr><td>OUT.SEC13</td><td>IO2.T</td></tr>
<tr><td>OUT.SEC14</td><td>IO3.T</td></tr>
<tr><td>OUT.SEC18</td><td>IO2.IQ2</td></tr>
<tr><td>OUT.SEC22</td><td>IO2.IQ1</td></tr>
<tr><td>OUT.SEC23</td><td>IO3.IQ1</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex2 IOI.CLK_T bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.79">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.OTCLK1">~IO3:INV.OTCLK1</a>
</td>
</tr>
<tr><td>78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.78">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF2_SRVAL">~IO3:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>77</td>
<td title="0.0.77">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF2_SRVAL">~IO3:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.77">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.T2">IO3:INV.T2</a>
</td>
</tr>
<tr><td>76</td>
<td title="0.0.76">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF2_SRVAL">~IO3:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>75</td>
<td title="0.0.75">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF2_LATCH">IO3:TFF2_LATCH</a>
</td>
<td title="0.1.75">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF_INIT">~IO3:TFF_INIT</a>
</td>
<td title="0.2.75">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF_INIT">~IO3:OFF_INIT</a>
</td>
<td title="0.3.75">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.T1">IO3:INV.T1</a>
</td>
</tr>
<tr><td>74</td>
<td title="0.0.74">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TMUX">IO3:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.74">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF2_LATCH">IO3:OFF2_LATCH</a>
</td>
</tr>
<tr><td>73</td>
<td title="0.0.73">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF_LATCH">IO3:IFF_LATCH</a>
</td>
<td title="0.1.73">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF2_INIT">~IO3:IFF2_INIT</a>
</td>
<td title="0.2.73">
<a href="#tile-virtex2-IOI.CLK_T-IO3:READBACK_I">IO3:READBACK_I</a>
</td>
<td title="0.3.73">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.O2">IO3:INV.O2</a>
</td>
</tr>
<tr><td>72</td>
<td title="0.0.72">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TMUX">IO3:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.72">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OMUX">IO3:OMUX[3]</a>
</td>
</tr>
<tr><td>71</td>
<td title="0.0.71">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF_DELAY_ENABLE">IO3:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.71">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.O1">IO3:INV.O1</a>
</td>
</tr>
<tr><td>70</td>
<td title="0.0.70">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF_SR_SYNC">IO3:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.70">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OMUX">IO3:OMUX[1]</a>
</td>
</tr>
<tr><td>69</td>
<td title="0.0.69">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF_TSBYPASS_ENABLE">IO3:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.69">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF1_INIT">~IO3:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.69">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.OTCLK2">~IO3:INV.OTCLK2</a>
</td>
</tr>
<tr><td>68</td>
<td title="0.0.68">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF_SR_SYNC">IO3:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.68">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.ICLK1">~IO3:INV.ICLK1</a>
</td>
</tr>
<tr><td>67</td>
<td title="0.0.67">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF_SR_SYNC">IO3:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.67">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF1_LATCH">IO3:OFF1_LATCH</a>
</td>
</tr>
<tr><td>66</td>
<td title="0.0.66">
<a href="#tile-virtex2-IOI.CLK_T-IO3:I_TSBYPASS_ENABLE">IO3:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.66">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.ICE">~IO3:INV.ICE</a>
</td>
</tr>
<tr><td>65</td>
<td title="0.0.65">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TMUX">IO3:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.65">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OMUX">IO3:OMUX[0]</a>
</td>
</tr>
<tr><td>64</td>
<td title="0.0.64">
<a href="#tile-virtex2-IOI.CLK_T-IO3:I_DELAY_ENABLE">IO3:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.64">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.TCE">~IO3:INV.TCE</a>
</td>
</tr>
<tr><td>63</td>
<td title="0.0.63">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TSBYPASS_MUX">IO3:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.63">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OMUX">IO3:OMUX[2]</a>
</td>
</tr>
<tr><td>62</td>
<td title="0.0.62">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF1_LATCH">IO3:TFF1_LATCH</a>
</td>
<td title="0.1.62">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF_SR_ENABLE">IO3:TFF_SR_ENABLE</a>
</td>
<td title="0.2.62">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF_SR_ENABLE">IO3:OFF_SR_ENABLE</a>
</td>
<td title="0.3.62">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.REV">~IO3:INV.REV</a>
</td>
</tr>
<tr><td>61</td>
<td title="0.0.61">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TMUX">IO3:TMUX[0]</a>
</td>
<td title="0.1.61">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF_REV_ENABLE">IO3:TFF_REV_ENABLE</a>
</td>
<td title="0.2.61">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF_REV_ENABLE">IO3:OFF_REV_ENABLE</a>
</td>
<td title="0.3.61">
<a href="#tile-virtex2-IOI.CLK_T-IO3:OFF1_SRVAL">~IO3:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>60</td>
<td title="0.0.60">
<a href="#tile-virtex2-IOI.CLK_T-IO3:TFF1_SRVAL">~IO3:TFF1_SRVAL</a>
</td>
<td title="0.1.60">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF_REV_ENABLE">IO3:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.60">
<a href="#tile-virtex2-IOI.CLK_T-IO3:INV.ICLK2">~IO3:INV.ICLK2</a>
</td>
</tr>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF1_SRVAL">~IO3:IFF1_SRVAL</a>
</td>
<td title="0.1.59">
<a href="#tile-virtex2-IOI.CLK_T-IO3:IFF_SR_ENABLE">IO3:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.59">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.OTCLK1">~IO2:INV.OTCLK1</a>
</td>
</tr>
<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF2_SRVAL">~IO2:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.58">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF2_SRVAL">~IO2:OFF2_SRVAL</a>
</td>
</tr>
<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF2_SRVAL">~IO2:TFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.57">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.T2">IO2:INV.T2</a>
</td>
</tr>
<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF2_LATCH">IO2:TFF2_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TMUX">IO2:TMUX[1]</a>
</td>
<td title="0.1.55">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF_INIT">~IO2:TFF_INIT</a>
</td>
<td title="0.2.55">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF_INIT">~IO2:OFF_INIT</a>
</td>
<td title="0.3.55">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.T1">IO2:INV.T1</a>
</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF_LATCH">IO2:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.54">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF2_LATCH">IO2:OFF2_LATCH</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TMUX">IO2:TMUX[3]</a>
</td>
<td title="0.1.53">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF2_INIT">~IO2:IFF2_INIT</a>
</td>
<td title="0.2.53">
<a href="#tile-virtex2-IOI.CLK_T-IO2:READBACK_I">IO2:READBACK_I</a>
</td>
<td title="0.3.53">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.O2">IO2:INV.O2</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.52">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OMUX">IO2:OMUX[3]</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.51">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.O1">IO2:INV.O1</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.50">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OMUX">IO2:OMUX[1]</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.1.49">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF1_INIT">~IO2:IFF1_INIT</a>
</td>
<td>-</td>
<td title="0.3.49">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.OTCLK2">~IO2:INV.OTCLK2</a>
</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.48">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.ICLK1">~IO2:INV.ICLK1</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TMUX">IO2:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.47">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF1_LATCH">IO2:OFF1_LATCH</a>
</td>
</tr>
<tr><td>46</td>
<td title="0.0.46">
<a href="#tile-virtex2-IOI.CLK_T-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.46">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.ICE">~IO2:INV.ICE</a>
</td>
</tr>
<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TMUX">IO2:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.45">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OMUX">IO2:OMUX[0]</a>
</td>
</tr>
<tr><td>44</td>
<td title="0.0.44">
<a href="#tile-virtex2-IOI.CLK_T-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.44">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.TCE">~IO2:INV.TCE</a>
</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX[0]</a>
</td>
<td title="0.1.43">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</a>
</td>
<td title="0.2.43">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</a>
</td>
<td title="0.3.43">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OMUX">IO2:OMUX[2]</a>
</td>
</tr>
<tr><td>42</td>
<td title="0.0.42">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF1_SRVAL">~IO2:TFF1_SRVAL</a>
</td>
<td title="0.1.42">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</a>
</td>
<td title="0.2.42">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</a>
</td>
<td title="0.3.42">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.REV">~IO2:INV.REV</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-virtex2-IOI.CLK_T-IO2:TFF1_LATCH">IO2:TFF1_LATCH</a>
</td>
<td title="0.1.41">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.41">
<a href="#tile-virtex2-IOI.CLK_T-IO2:OFF1_SRVAL">~IO2:OFF1_SRVAL</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF1_SRVAL">~IO2:IFF1_SRVAL</a>
</td>
<td title="0.1.40">
<a href="#tile-virtex2-IOI.CLK_T-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="0.3.40">
<a href="#tile-virtex2-IOI.CLK_T-IO2:INV.ICLK2">~IO2:INV.ICLK2</a>
</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF1_INIT">IO2:IFF1_INIT</th>
<th>0.1.49</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF1_SRVAL">IO2:IFF1_SRVAL</th>
<th>0.0.40</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF2_INIT">IO2:IFF2_INIT</th>
<th>0.1.53</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF2_SRVAL">IO2:IFF2_SRVAL</th>
<th>0.0.58</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.ICE">IO2:INV.ICE</th>
<th>0.3.46</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.ICLK1">IO2:INV.ICLK1</th>
<th>0.3.48</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.ICLK2">IO2:INV.ICLK2</th>
<th>0.3.40</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.OTCLK1">IO2:INV.OTCLK1</th>
<th>0.3.59</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.OTCLK2">IO2:INV.OTCLK2</th>
<th>0.3.49</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.REV">IO2:INV.REV</th>
<th>0.3.42</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.TCE">IO2:INV.TCE</th>
<th>0.3.44</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF1_SRVAL">IO2:OFF1_SRVAL</th>
<th>0.3.41</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF2_SRVAL">IO2:OFF2_SRVAL</th>
<th>0.3.58</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF_INIT">IO2:OFF_INIT</th>
<th>0.2.55</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF1_SRVAL">IO2:TFF1_SRVAL</th>
<th>0.0.42</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF2_SRVAL">IO2:TFF2_SRVAL</th>
<th>0.0.57</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF_INIT">IO2:TFF_INIT</th>
<th>0.1.55</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF1_INIT">IO3:IFF1_INIT</th>
<th>0.1.69</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF1_SRVAL">IO3:IFF1_SRVAL</th>
<th>0.0.59</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF2_INIT">IO3:IFF2_INIT</th>
<th>0.1.73</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF2_SRVAL">IO3:IFF2_SRVAL</th>
<th>0.0.77</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.ICE">IO3:INV.ICE</th>
<th>0.3.66</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.ICLK1">IO3:INV.ICLK1</th>
<th>0.3.68</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.ICLK2">IO3:INV.ICLK2</th>
<th>0.3.60</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.OTCLK1">IO3:INV.OTCLK1</th>
<th>0.3.79</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.OTCLK2">IO3:INV.OTCLK2</th>
<th>0.3.69</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.REV">IO3:INV.REV</th>
<th>0.3.62</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.TCE">IO3:INV.TCE</th>
<th>0.3.64</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF1_SRVAL">IO3:OFF1_SRVAL</th>
<th>0.3.61</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF2_SRVAL">IO3:OFF2_SRVAL</th>
<th>0.3.78</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF_INIT">IO3:OFF_INIT</th>
<th>0.2.75</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF1_SRVAL">IO3:TFF1_SRVAL</th>
<th>0.0.60</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF2_SRVAL">IO3:TFF2_SRVAL</th>
<th>0.0.76</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF_INIT">IO3:TFF_INIT</th>
<th>0.1.75</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF_LATCH">IO2:IFF_LATCH</th>
<th>0.0.54</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</th>
<th>0.1.41</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</th>
<th>0.1.40</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</th>
<th>0.0.52</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</th>
<th>0.0.49</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.O1">IO2:INV.O1</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.O2">IO2:INV.O2</th>
<th>0.3.53</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.T1">IO2:INV.T1</th>
<th>0.3.55</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:INV.T2">IO2:INV.T2</th>
<th>0.3.57</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</th>
<th>0.0.44</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</th>
<th>0.0.46</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF1_LATCH">IO2:OFF1_LATCH</th>
<th>0.3.47</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF2_LATCH">IO2:OFF2_LATCH</th>
<th>0.3.54</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</th>
<th>0.2.42</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</th>
<th>0.2.43</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</th>
<th>0.0.48</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:READBACK_I">IO2:READBACK_I</th>
<th>0.2.53</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF1_LATCH">IO2:TFF1_LATCH</th>
<th>0.0.41</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF2_LATCH">IO2:TFF2_LATCH</th>
<th>0.0.56</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</th>
<th>0.1.42</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</th>
<th>0.1.43</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</th>
<th>0.0.50</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF_DELAY_ENABLE">IO3:IFF_DELAY_ENABLE</th>
<th>0.0.71</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF_LATCH">IO3:IFF_LATCH</th>
<th>0.0.73</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF_REV_ENABLE">IO3:IFF_REV_ENABLE</th>
<th>0.1.60</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF_SR_ENABLE">IO3:IFF_SR_ENABLE</th>
<th>0.1.59</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF_SR_SYNC">IO3:IFF_SR_SYNC</th>
<th>0.0.70</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:IFF_TSBYPASS_ENABLE">IO3:IFF_TSBYPASS_ENABLE</th>
<th>0.0.69</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.O1">IO3:INV.O1</th>
<th>0.3.71</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.O2">IO3:INV.O2</th>
<th>0.3.73</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.T1">IO3:INV.T1</th>
<th>0.3.75</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:INV.T2">IO3:INV.T2</th>
<th>0.3.77</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:I_DELAY_ENABLE">IO3:I_DELAY_ENABLE</th>
<th>0.0.64</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:I_TSBYPASS_ENABLE">IO3:I_TSBYPASS_ENABLE</th>
<th>0.0.66</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF1_LATCH">IO3:OFF1_LATCH</th>
<th>0.3.67</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF2_LATCH">IO3:OFF2_LATCH</th>
<th>0.3.74</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF_REV_ENABLE">IO3:OFF_REV_ENABLE</th>
<th>0.2.61</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF_SR_ENABLE">IO3:OFF_SR_ENABLE</th>
<th>0.2.62</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OFF_SR_SYNC">IO3:OFF_SR_SYNC</th>
<th>0.0.67</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:READBACK_I">IO3:READBACK_I</th>
<th>0.2.73</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF1_LATCH">IO3:TFF1_LATCH</th>
<th>0.0.62</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF2_LATCH">IO3:TFF2_LATCH</th>
<th>0.0.75</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF_REV_ENABLE">IO3:TFF_REV_ENABLE</th>
<th>0.1.61</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF_SR_ENABLE">IO3:TFF_SR_ENABLE</th>
<th>0.1.62</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TFF_SR_SYNC">IO3:TFF_SR_SYNC</th>
<th>0.0.68</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:OMUX">IO2:OMUX</th>
<th>0.3.52</th>
<th>0.3.43</th>
<th>0.3.50</th>
<th>0.3.45</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:OMUX">IO3:OMUX</th>
<th>0.3.72</th>
<th>0.3.63</th>
<th>0.3.70</th>
<th>0.3.65</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TMUX">IO2:TMUX</th>
<th>0.0.53</th>
<th>0.0.47</th>
<th>0.0.55</th>
<th>0.0.45</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TMUX">IO3:TMUX</th>
<th>0.0.72</th>
<th>0.0.65</th>
<th>0.0.74</th>
<th>0.0.61</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex2-IOI.CLK_T-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX</th>
<th>0.0.43</th>
</tr>
<tr><th id="tile-virtex2-IOI.CLK_T-IO3:TSBYPASS_MUX">IO3:TSBYPASS_MUX</th>
<th>0.0.63</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex2/io/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../virtex2/io/iob-v2.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex2/io/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../virtex2/io/iob-v2.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
