# 4. Predicate Load/Store

> **Category:** UB ↔ Predicate Register data movement
> **Pipeline:** PIPE_V (Vector Core)

Predicate registers (`!pto.mask<G>`) are 256-bit registers that enable per-lane conditional execution. These ops move predicate values between UB and predicate registers.

In concrete examples, `G` should be chosen to match the consumer family. The
examples below use `b32` when the loaded/stored mask is paired with `f32`
vector compares or selects.

---

## Predicate Loads

### `pto.plds`

- **syntax:** `%result = pto.plds %source[%offset] {dist = "DIST"} : !pto.ptr<T, ub> -> !pto.mask<G>`
- **semantics:** Load predicate register with scalar offset.

**Distribution modes:** `NORM`, `US`, `DS`

**Example:**
```mlir
%mask = pto.plds %ub[%c0] {dist = "NORM"} : !pto.ptr<T, ub> -> !pto.mask<G>
```

---

### `pto.pld`

- **syntax:** `%result = pto.pld %source[%offset], "DIST" : !pto.ptr<T, ub>, index -> !pto.mask<G>`
- **semantics:** Load predicate register with areg offset.

---

### `pto.pldi`

- **syntax:** `%result = pto.pldi %source, %offset, "DIST" : !pto.ptr<T, ub>, i32 -> !pto.mask<G>`
- **semantics:** Load predicate register with immediate offset.

---

## Predicate Stores

### `pto.psts`

- **syntax:** `pto.psts %value, %dest[%offset] : !pto.mask<G>, !pto.ptr<T, ub>`
- **semantics:** Store predicate register with scalar offset.

**Example:**
```mlir
pto.psts %mask, %ub[%c0] : !pto.mask<G>, !pto.ptr<T, ub>
```

---

### `pto.pst`

- **syntax:** `pto.pst %value, %dest[%offset], "DIST" : !pto.mask<G>, !pto.ptr<T, ub>, index`
- **semantics:** Store predicate register with areg offset.

**Distribution modes:** `NORM`, `PK`

---

### `pto.psti`

- **syntax:** `pto.psti %value, %dest, %offset, "DIST" : !pto.mask<G>, !pto.ptr<T, ub>, i32`
- **semantics:** Store predicate register with immediate offset.

---

### `pto.pstu`

- **syntax:** `%align_out, %base_out = pto.pstu %align_in, %value, %base : !pto.align, !pto.mask<G>, !pto.ptr<T, ub> -> !pto.align, !pto.ptr<T, ub>`
- **semantics:** Predicate unaligned store with align state update.

---

## Typical Usage Pattern

```mlir
// Generate comparison mask
%mask = pto.vcmp %v0, %v1, %seed, "lt" : !pto.vreg<64xf32>, !pto.vreg<64xf32>, !pto.mask<b32> -> !pto.mask<b32>

// Store mask to UB for later use
pto.psts %mask, %ub_mask[%c0] : !pto.mask<b32>, !pto.ptr<T, ub>

// ... later in another kernel ...

// Load mask from UB
%saved_mask = pto.plds %ub_mask[%c0] {dist = "NORM"} : !pto.ptr<T, ub> -> !pto.mask<b32>

// Use for predicated select
%result = pto.vsel %v_true, %v_false, %saved_mask : !pto.vreg<64xf32>, !pto.vreg<64xf32>, !pto.mask<b32> -> !pto.vreg<64xf32>
```
