LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all; 

ENTITY REG3 IS

PORT ( CLK, EN_REG: IN std_logic;
       D: IN std_logic_vector(1 downto 0);
       Q: OUT std_logic_vector(2 downto 0));
END REG3;

ARCHITECTURE behav OF REG3 IS
 
BEGIN 

PROCESS(CLK)

BEGIN 

		IF (CLK'EVENT AND CLK = '1') THEN 
		IF (EN_REG ='1') THEN
		Q<= '0' & D;
		
		END IF;
		END IF;
		END PROCESS;
		
END behav;