// Seed: 2713672762
module module_0;
  supply0 id_1;
  wire id_4;
  assign id_3 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_2 = 1'b0;
  final $display;
  assign module_1.id_3 = 0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd35,
    parameter id_7 = 32'd29
) (
    input  wire  id_0
    , id_3,
    output logic id_1
);
  for (id_4 = id_3; id_3 | id_0; id_1 = id_4) begin : LABEL_0
    always @(1 or posedge (1)) begin : LABEL_0
      disable id_5;
      fork
        id_4 <= id_3;
        id_3 = id_3;
      join
    end
  end
  assign id_3#(.id_3(1)) = 1;
  defparam id_6.id_7 = 1'h0;
  module_0 modCall_1 ();
endmodule
