Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 29 14:35:49 2021
| Host         : DESKTOP-6VD7SQA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stepper_motor_top_pwm_control_sets_placed.rpt
| Design       : stepper_motor_top_pwm
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             170 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+---------------+---------------------------------------+------------------+----------------+
|                          Clock Signal                          | Enable Signal |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+---------------+---------------------------------------+------------------+----------------+
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |               |                                       |                1 |              2 |
|  i_reg_rep[9]_i_2_n_0                                          |               | i_spwm/p_0_in_0                       |                1 |              2 |
|  i_reg_rep[9]_i_2_n_0                                          |               | i_spwm/pwm_b_n_i_1_n_0                |                1 |              2 |
|  i_reg_rep[9]_i_2_n_0                                          |               | i_spwm/pwm_b_p_i_1_n_0                |                1 |              2 |
|  i_reg_rep[9]_i_2_n_0                                          |               | i_spwm/i[9]                           |                1 |              2 |
|  i_reg_rep[9]_i_2_n_0                                          |               | i_spwm/counter_reg[15]                |                2 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |               | i_spwm/clear                          |                2 |             22 |
|  i_reg_rep[9]_i_2_n_0                                          |               |                                       |               22 |             60 |
|  i_reg_rep[9]_i_2_n_0                                          |               | i_spwm/i0_inferred__0/i__carry__1_n_1 |               20 |            128 |
+----------------------------------------------------------------+---------------+---------------------------------------+------------------+----------------+


