library verilog;
use verilog.vl_types.all;
entity zbt_image_writer is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        image_data      : in     vl_logic_vector(7 downto 0);
        new_input       : in     vl_logic;
        new_output      : out    vl_logic;
        image_data_zbt  : out    vl_logic_vector(35 downto 0)
    );
end zbt_image_writer;
