# ICS55 PDK ä½¿ç”¨æŒ‡å—

æœ¬æŒ‡å—ä»‹ç»å¦‚ä½•ä½¿ç”¨ ICS55 PDK è¿›è¡Œé€»è¾‘ç»¼åˆå’Œåç«¯ä»¿çœŸã€‚

## ğŸ“‹ ç›®å½•

- [PDK ç®€ä»‹](#pdk-ç®€ä»‹)
- [å®‰è£… PDK](#å®‰è£…-pdk)
- [é€»è¾‘ç»¼åˆ](#é€»è¾‘ç»¼åˆ)
- [åç«¯ä»¿çœŸ](#åç«¯ä»¿çœŸ)
- [æ•…éšœæ’é™¤](#æ•…éšœæ’é™¤)

## PDK ç®€ä»‹

**ICS55 PDK** æ˜¯ä¸€ä¸ªå¼€æºçš„å·¥è‰ºè®¾è®¡å¥—ä»¶ï¼ˆProcess Design Kitï¼‰ï¼Œæä¾›äº†æ ‡å‡†å•å…ƒåº“å’Œç›¸å…³çš„è®¾è®¡æ–‡ä»¶ã€‚

### ä¸»è¦ç‰¹æ€§

- **å·¥è‰ºèŠ‚ç‚¹**: 55nm
- **æ ‡å‡†å•å…ƒåº“**: åŒ…å«åŸºæœ¬é€»è¾‘é—¨ã€è§¦å‘å™¨ç­‰
- **æ–‡ä»¶æ ¼å¼**: Liberty (.lib), Verilog (.v)
- **å¼€æº**: å¯åœ¨ GitHub ä¸Šè·å–

### PDK ç»“æ„

```
icsprout55-pdk/
â”œâ”€â”€ IP/
â”‚   â””â”€â”€ STD_cell/
â”‚       â””â”€â”€ ics55_LLSC_H7C_V1p10C100/
â”‚           â”œâ”€â”€ ics55_LLSC_H7CL/        # Low æ ‡å‡†å•å…ƒåº“
â”‚           â”‚   â”œâ”€â”€ liberty/            # Liberty æ—¶åºåº“
â”‚           â”‚   â”‚   â”œâ”€â”€ *_typ_tt_1p2_25_nldm.lib  # å…¸å‹è§’åº¦
â”‚           â”‚   â”‚   â”œâ”€â”€ *_ff_*.lib      # å¿«é€Ÿè§’åº¦
â”‚           â”‚   â”‚   â””â”€â”€ *_ss_*.lib      # æ…¢é€Ÿè§’åº¦
â”‚           â”‚   â””â”€â”€ verilog/            # Verilog è¡Œä¸ºæ¨¡å‹
â”‚           â”‚       â””â”€â”€ ics55_LLSC_H7CL.v
â”‚           â”œâ”€â”€ ics55_LLSC_H7CH/        # High æ ‡å‡†å•å…ƒåº“
â”‚           â””â”€â”€ ics55_LLSC_H7CR/        # Regular æ ‡å‡†å•å…ƒåº“
â”œâ”€â”€ prtech/                             # å·¥è‰ºæŠ€æœ¯æ–‡ä»¶
â””â”€â”€ README.md
```

**æ ‡å‡†å•å…ƒåº“è¯´æ˜:**
- **H7CL (Low)**: ä½åŠŸè€—å•å…ƒï¼Œé©±åŠ¨èƒ½åŠ›è¾ƒå¼±
- **H7CH (High)**: é«˜æ€§èƒ½å•å…ƒï¼Œé©±åŠ¨èƒ½åŠ›å¼º
- **H7CR (Regular)**: å¸¸è§„å•å…ƒï¼Œå¹³è¡¡æ€§èƒ½å’ŒåŠŸè€—

## å®‰è£… PDK

### æ–¹æ³• 1: ä½¿ç”¨æä¾›çš„è„šæœ¬ï¼ˆæ¨èï¼‰

```bash
cd chisel/synthesis/pdk
python get_ics55_pdk.py
```

è„šæœ¬ä¼šè‡ªåŠ¨ä» GitHub å…‹éš† PDK ä»“åº“ï¼š
```python
#!/bin/python

import os

os.system('git clone --recursive git@github.com:IDE-Platform/icsprout55-pdk.git')
```

### æ–¹æ³• 2: æ‰‹åŠ¨å…‹éš†

```bash
cd chisel/synthesis/pdk
git clone --recursive git@github.com:IDE-Platform/icsprout55-pdk.git
```

### éªŒè¯å®‰è£…

æ£€æŸ¥ PDK æ–‡ä»¶æ˜¯å¦å­˜åœ¨ï¼š

```bash
ls -la pdk/icsprout55-pdk/lib/ics55_stdcell_typ.lib
ls -la pdk/icsprout55-pdk/verilog/ics55_stdcell.v
```

## é€»è¾‘ç»¼åˆ

### å‰ææ¡ä»¶

1. **RTL è®¾è®¡**: ç¡®ä¿å·²ç”Ÿæˆ Chisel RTL
   ```bash
   cd chisel
   make verilog
   ```

2. **Yosys**: ç¡®ä¿å·²å®‰è£… Yosys ç»¼åˆå·¥å…·
   ```bash
   /opt/tools/oss-cad/oss-cad-suite/bin/yosys --version
   ```

3. **ICS55 PDK**: ç¡®ä¿å·²å®‰è£… PDKï¼ˆè§ä¸ŠèŠ‚ï¼‰

### è¿è¡Œç»¼åˆ

ä½¿ç”¨æä¾›çš„ç»¼åˆè„šæœ¬ï¼š

```bash
cd chisel/synthesis
./run_ics55_synthesis.sh
```

### ç»¼åˆæµç¨‹

è„šæœ¬ä¼šæ‰§è¡Œä»¥ä¸‹æ­¥éª¤ï¼š

1. **æ£€æŸ¥æ–‡ä»¶**: éªŒè¯ RTL å’Œ PDK æ–‡ä»¶å­˜åœ¨
2. **è¯»å– RTL**: ä½¿ç”¨ Slang æ’ä»¶è¯»å– SystemVerilog
3. **ç»¼åˆ**: æ‰§è¡Œé€»è¾‘ç»¼åˆ
4. **æ˜ å°„**: æ˜ å°„åˆ° ICS55 æ ‡å‡†å•å…ƒ
5. **ä¼˜åŒ–**: ABC ä¼˜åŒ–
6. **è¾“å‡º**: ç”Ÿæˆç½‘è¡¨æ–‡ä»¶

### è¾“å‡ºæ–‡ä»¶

ç»¼åˆæˆåŠŸåä¼šç”Ÿæˆï¼š

```
netlist/
â”œâ”€â”€ SimpleEdgeAiSoC_ics55.v      # ç»¼åˆç½‘è¡¨
â”œâ”€â”€ ics55_stdcell.v              # æ ‡å‡†å•å…ƒæ¨¡å‹ï¼ˆå¤åˆ¶ï¼‰
â”œâ”€â”€ synthesis_ics55.log          # ç»¼åˆæ—¥å¿—
â””â”€â”€ synthesis_stats_ics55.txt    # ç»Ÿè®¡ä¿¡æ¯
```

### æŸ¥çœ‹ç»¼åˆç»“æœ

```bash
# æŸ¥çœ‹ç½‘è¡¨
cat netlist/SimpleEdgeAiSoC_ics55.v

# æŸ¥çœ‹ç»Ÿè®¡
cat netlist/synthesis_stats_ics55.txt

# æŸ¥çœ‹æ—¥å¿—
cat netlist/synthesis_ics55.log
```

### ç»¼åˆç»Ÿè®¡ç¤ºä¾‹

```
=== SimpleEdgeAiSoC ===

   Number of wires:               XXXX
   Number of wire bits:           XXXX
   Number of public wires:        XXXX
   Number of public wire bits:    XXXX
   Number of memories:            X
   Number of memory bits:         XXXX
   Number of processes:           X
   Number of cells:               XXXX
     ICS55_AND2X1                 XXX
     ICS55_NAND2X1                XXX
     ICS55_OR2X1                  XXX
     ICS55_NOR2X1                 XXX
     ICS55_DFFX1                  XXX
     ...
```

## åç«¯ä»¿çœŸ

### ä½¿ç”¨ Icarus Verilog ä»¿çœŸ

ç»¼åˆå®Œæˆåï¼Œå¯ä»¥ä½¿ç”¨ Icarus Verilog è¿›è¡Œåç«¯ä»¿çœŸï¼š

```bash
python run_post_syn_sim.py --simulator iverilog --netlist ics55
```

### ä»¿çœŸæµç¨‹

1. **ç¼–è¯‘**: ç¼–è¯‘ç½‘è¡¨å’Œæ ‡å‡†å•å…ƒåº“
2. **ä»¿çœŸ**: è¿è¡Œæµ‹è¯•å¹³å°
3. **éªŒè¯**: æ£€æŸ¥åŠŸèƒ½æ­£ç¡®æ€§

### æŸ¥çœ‹ä»¿çœŸç»“æœ

ä»¿çœŸè¾“å‡ºä¼šæ˜¾ç¤ºï¼š
- æµ‹è¯•è¿›åº¦
- åŠŸèƒ½éªŒè¯ç»“æœ
- é”™è¯¯ä¿¡æ¯ï¼ˆå¦‚æœæœ‰ï¼‰

### æ³¢å½¢æŸ¥çœ‹

å¦‚æœç”Ÿæˆäº†æ³¢å½¢æ–‡ä»¶ï¼š

```bash
# ä½¿ç”¨ GTKWave
gtkwave waves/post_syn.vcd

# æˆ–åœ¨ä»¿çœŸè„šæœ¬ä¸­æ·»åŠ æ³¢å½¢ç”Ÿæˆ
python run_post_syn_sim.py --simulator iverilog --netlist ics55 --wave
```

## ä¸å…¶ä»– PDK å¯¹æ¯”

### IHP SG13G2 vs ICS55

| ç‰¹æ€§ | IHP SG13G2 | ICS55 |
|------|------------|-------|
| å·¥è‰ºèŠ‚ç‚¹ | 130nm | 55nm |
| å¼€æº | âœ“ | âœ“ |
| æ ‡å‡†å•å…ƒ | å®Œæ•´ | å®Œæ•´ |
| æ–‡æ¡£ | è¯¦ç»† | åŸºæœ¬ |
| ç¤¾åŒºæ”¯æŒ | æ´»è·ƒ | å‘å±•ä¸­ |

### ç»¼åˆå‘½ä»¤å¯¹æ¯”

```bash
# IHP PDK
./run_ihp_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ihp

# ICS55 PDK
./run_ics55_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ics55

# é€šç”¨ç»¼åˆ
./run_generic_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist generic
```

## æ•…éšœæ’é™¤

### é—®é¢˜ 1: PDK æœªæ‰¾åˆ°

**é”™è¯¯ä¿¡æ¯:**
```
é”™è¯¯: æœªæ‰¾åˆ° ICS55 PDK
è¯·è¿è¡Œ: python pdk/get_ics55_pdk.py
```

**è§£å†³æ–¹æ³•:**
```bash
cd chisel/synthesis/pdk
python get_ics55_pdk.py
```

### é—®é¢˜ 2: Liberty æ–‡ä»¶ä¸å­˜åœ¨

**é”™è¯¯ä¿¡æ¯:**
```
é”™è¯¯: æœªæ‰¾åˆ° ICS55 PDK Liberty æ–‡ä»¶
```

**è§£å†³æ–¹æ³•:**
1. æ£€æŸ¥ PDK ç›®å½•ç»“æ„ï¼š
   ```bash
   ls -la pdk/icsprout55-pdk/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/
   ```
2. ç¡®è®¤ Liberty æ–‡ä»¶å­˜åœ¨ï¼š
   ```bash
   ls -la pdk/icsprout55-pdk/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_typ_tt_1p2_25_nldm.lib
   ```
3. å¦‚æœè·¯å¾„ä¸åŒï¼Œä¿®æ”¹ `run_ics55_synthesis.sh` ä¸­çš„ `LIBERTY_FILE` å˜é‡

### é—®é¢˜ 3: Verilog æ¨¡å‹ä¸å­˜åœ¨

**é”™è¯¯ä¿¡æ¯:**
```
é”™è¯¯: æœªæ‰¾åˆ° ICS55 PDK Verilog æ¨¡å‹
```

**è§£å†³æ–¹æ³•:**
1. æ£€æŸ¥ PDK ç›®å½•ç»“æ„ï¼š
   ```bash
   ls -la pdk/icsprout55-pdk/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/verilog/
   ```
2. ç¡®è®¤ Verilog æ–‡ä»¶å­˜åœ¨ï¼š
   ```bash
   ls -la pdk/icsprout55-pdk/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/verilog/ics55_LLSC_H7CL.v
   ```
3. å¦‚æœè·¯å¾„ä¸åŒï¼Œä¿®æ”¹ `run_ics55_synthesis.sh` ä¸­çš„ `VERILOG_MODEL` å˜é‡

### é—®é¢˜ 4: RTL æ–‡ä»¶æœªç”Ÿæˆ

**é”™è¯¯ä¿¡æ¯:**
```
é”™è¯¯: æœªæ‰¾åˆ° RTL æ–‡ä»¶: ../generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv
```

**è§£å†³æ–¹æ³•:**
```bash
cd chisel
make verilog
```

### é—®é¢˜ 5: Yosys æœªå®‰è£…

**é”™è¯¯ä¿¡æ¯:**
```
/opt/tools/oss-cad/oss-cad-suite/bin/yosys: No such file or directory
```

**è§£å†³æ–¹æ³•:**
1. å®‰è£… OSS CAD Suite
2. æˆ–ä¿®æ”¹è„šæœ¬ä¸­çš„ `YOSYS_BIN` è·¯å¾„æŒ‡å‘ä½ çš„ Yosys å®‰è£…ä½ç½®

### é—®é¢˜ 6: ç»¼åˆå¤±è´¥

**è§£å†³æ–¹æ³•:**
1. æŸ¥çœ‹ç»¼åˆæ—¥å¿—ï¼š
   ```bash
   cat netlist/synthesis_ics55.log
   ```
2. æ£€æŸ¥ RTL è¯­æ³•
3. ç¡®è®¤ PDK æ–‡ä»¶å®Œæ•´æ€§
4. å°è¯•ä½¿ç”¨é€šç”¨ç»¼åˆéªŒè¯ RTLï¼š
   ```bash
   ./run_generic_synthesis.sh
   ```

### é—®é¢˜ 7: ä»¿çœŸå¤±è´¥

**è§£å†³æ–¹æ³•:**
1. ç¡®è®¤ç½‘è¡¨æ–‡ä»¶å­˜åœ¨ï¼š
   ```bash
   ls -la netlist/SimpleEdgeAiSoC_ics55.v
   ```
2. ç¡®è®¤æ ‡å‡†å•å…ƒåº“å­˜åœ¨ï¼š
   ```bash
   ls -la netlist/ics55_stdcell.v
   ```
3. æ£€æŸ¥æµ‹è¯•å¹³å°ï¼š
   ```bash
   ls -la testbench/post_syn_tb.sv
   ```

## é«˜çº§ç”¨æ³•

### è‡ªå®šä¹‰ç»¼åˆå‚æ•°

ç¼–è¾‘ `run_ics55_synthesis.sh`ï¼Œä¿®æ”¹ Yosys è„šæœ¬ï¼š

```bash
# æ·»åŠ æ›´å¤šä¼˜åŒ–
abc -liberty $LIBERTY_FILE -D 1000

# ä¿ç•™å±‚æ¬¡ç»“æ„
hierarchy -top SimpleEdgeAiSoC -keep

# è¾“å‡ºæ›´è¯¦ç»†çš„ç»Ÿè®¡
stat -liberty $LIBERTY_FILE -width
```

### å¤šè§’åº¦ç»¼åˆ

ä¸ºä¸åŒçš„å·¥è‰ºè§’åº¦ï¼ˆcornerï¼‰ç»¼åˆï¼š

```bash
# å…¸å‹è§’åº¦ï¼ˆtypical, tt, 1.2V, 25Â°Cï¼‰
LIBERTY_FILE="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_typ_tt_1p2_25_nldm.lib"

# å¿«é€Ÿè§’åº¦ï¼ˆfast, ff, 1.32V, -40Â°Cï¼‰
LIBERTY_FILE="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_ff_rcbest_1p32_m40_nldm.lib"

# æ…¢é€Ÿè§’åº¦ï¼ˆslow, ss, 1.08V, 125Â°Cï¼‰
LIBERTY_FILE="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_ss_rcworst_1p08_125_nldm.lib"
```

### ä½¿ç”¨ä¸åŒçš„æ ‡å‡†å•å…ƒåº“

```bash
# Low åº“ï¼ˆä½åŠŸè€—ï¼‰
LIBERTY_FILE="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_typ_tt_1p2_25_nldm.lib"
VERILOG_MODEL="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/verilog/ics55_LLSC_H7CL.v"

# High åº“ï¼ˆé«˜æ€§èƒ½ï¼‰
LIBERTY_FILE="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CH/liberty/ics55_LLSC_H7CH_typ_tt_1p2_25_nldm.lib"
VERILOG_MODEL="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CH/verilog/ics55_LLSC_H7CH.v"

# Regular åº“ï¼ˆå¹³è¡¡ï¼‰
LIBERTY_FILE="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CR/liberty/ics55_LLSC_H7CR_typ_tt_1p2_25_nldm.lib"
VERILOG_MODEL="$PDK_ROOT/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CR/verilog/ics55_LLSC_H7CR.v"
```

### æ—¶åºçº¦æŸ

æ·»åŠ æ—¶åºçº¦æŸæ–‡ä»¶ï¼ˆSDCï¼‰ï¼š

```tcl
# constraints.sdc
create_clock -period 10 [get_ports clock]
set_input_delay -clock clock 2 [all_inputs]
set_output_delay -clock clock 2 [all_outputs]
```

åœ¨ç»¼åˆè„šæœ¬ä¸­ä½¿ç”¨ï¼š
```bash
read_sdc constraints.sdc
```

## å‚è€ƒèµ„æ–™

### ICS55 PDK
- GitHub ä»“åº“: https://github.com/IDE-Platform/icsprout55-pdk
- æ–‡æ¡£: æŸ¥çœ‹ PDK ä»“åº“ä¸­çš„ doc/ ç›®å½•

### Yosys
- å®˜æ–¹ç½‘ç«™: https://yosyshq.net/yosys/
- æ–‡æ¡£: https://yosyshq.readthedocs.io/

### Icarus Verilog
- å®˜æ–¹ç½‘ç«™: http://iverilog.icarus.com/
- æ–‡æ¡£: http://iverilog.wikia.com/

## å¿«é€Ÿå‚è€ƒ

### å®Œæ•´æµç¨‹

```bash
# 1. å®‰è£… PDK
cd chisel/synthesis/pdk
python get_ics55_pdk.py

# 2. ç”Ÿæˆ RTL
cd ../..
make verilog

# 3. é€»è¾‘ç»¼åˆ
cd synthesis
./run_ics55_synthesis.sh

# 4. åç«¯ä»¿çœŸ
python run_post_syn_sim.py --simulator iverilog --netlist ics55

# 5. æŸ¥çœ‹ç»“æœ
cat netlist/synthesis_stats_ics55.txt
```

### å¸¸ç”¨å‘½ä»¤

```bash
# æŸ¥çœ‹ PDK ä¿¡æ¯
ls -la pdk/icsprout55-pdk/

# æŸ¥çœ‹ç½‘è¡¨
cat netlist/SimpleEdgeAiSoC_ics55.v

# æŸ¥çœ‹ç»¼åˆç»Ÿè®¡
cat netlist/synthesis_stats_ics55.txt

# æŸ¥çœ‹ç»¼åˆæ—¥å¿—
cat netlist/synthesis_ics55.log

# é‡æ–°ç»¼åˆ
./run_ics55_synthesis.sh

# é‡æ–°ä»¿çœŸ
python run_post_syn_sim.py --simulator iverilog --netlist ics55
```

---

**æ³¨æ„**: æœ¬æŒ‡å—å‡è®¾ä½¿ç”¨æ ‡å‡†çš„ ICS55 PDK ç›®å½•ç»“æ„ã€‚å¦‚æœä½ çš„ PDK ç»“æ„ä¸åŒï¼Œè¯·ç›¸åº”è°ƒæ•´è„šæœ¬ä¸­çš„è·¯å¾„ã€‚
