// Seed: 290491040
module module_0 (
    input wor  id_0,
    input wire id_1
);
  wor id_3;
  assign id_3 = -1;
  assign module_1.id_20 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri module_1,
    input supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    input wor id_6,
    input wand id_7,
    input wire id_8,
    output wand id_9,
    output tri0 id_10,
    input tri id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14
    , id_25,
    output tri0 id_15,
    input wand id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output tri0 id_20,
    input tri1 id_21,
    output wor id_22,
    input tri0 id_23
);
  assign #id_26 id_20 = -1;
  module_0 modCall_1 (
      id_21,
      id_1
  );
  logic id_27;
  ;
  assign id_20 = -1'h0;
  logic id_28;
endmodule
