Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 09 12:40:52 2016
| Host         : RM132B4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Fourier_Func_Gen_timing_summary_routed.rpt -rpx Fourier_Func_Gen_timing_summary_routed.rpx
| Design       : Fourier_Func_Gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: DAC_Clk_Gen/Toggle_reg/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Display_Clk_Gen/Toggle_reg/C (HIGH)

 There are 1138 register/latch pins with no clock driven by root clock pin: Initial_Theta_Clock_Gen/Toggle_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.658        0.000                      0                  349        0.116        0.000                      0                  349        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.658        0.000                      0                  349        0.116        0.000                      0                  349        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.503ns (43.464%)  route 3.256ns (56.536%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.003    10.842    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.443    14.784    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[4]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    Initial_Theta_Clock_Gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.503ns (43.464%)  route 3.256ns (56.536%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.003    10.842    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.443    14.784    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[5]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    Initial_Theta_Clock_Gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.503ns (43.464%)  route 3.256ns (56.536%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.003    10.842    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.443    14.784    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    Initial_Theta_Clock_Gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.503ns (43.464%)  route 3.256ns (56.536%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.003    10.842    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.443    14.784    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y39         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[7]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    Initial_Theta_Clock_Gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.503ns (44.600%)  route 3.109ns (55.400%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.856    10.695    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.445    14.786    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    Initial_Theta_Clock_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.503ns (44.600%)  route 3.109ns (55.400%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.856    10.695    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.445    14.786    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    Initial_Theta_Clock_Gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.503ns (44.600%)  route 3.109ns (55.400%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.856    10.695    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.445    14.786    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    Initial_Theta_Clock_Gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.503ns (44.600%)  route 3.109ns (55.400%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.856    10.695    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.445    14.786    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y45         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    Initial_Theta_Clock_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.503ns (44.534%)  route 3.117ns (55.466%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.864    10.704    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.442    14.783    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[0]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    14.524    Initial_Theta_Clock_Gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.503ns (44.534%)  route 3.117ns (55.466%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.562     5.083    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.554     6.155    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.811 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.811    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.925    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.039    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.153    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.267    Initial_Theta_Clock_Gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.381    Initial_Theta_Clock_Gen/counter_reg[0]_i_18_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.495    Initial_Theta_Clock_Gen/counter_reg[0]_i_19_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.717 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_20/O[0]
                         net (fo=1, routed)           1.119     8.836    Initial_Theta_Clock_Gen/plusOp[29]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.299     9.135 r  Initial_Theta_Clock_Gen/counter[0]_i_8/O
                         net (fo=1, routed)           0.580     9.715    Initial_Theta_Clock_Gen/counter[0]_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.864    10.704    Initial_Theta_Clock_Gen/clear
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.442    14.783    Initial_Theta_Clock_Gen/CLK
    SLICE_X30Y38         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    14.524    Initial_Theta_Clock_Gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_7
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_5
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.972    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_6
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X28Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    DAC_Clk_Gen/counter_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.972    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_4
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.832     1.959    DAC_Clk_Gen/CLK
    SLICE_X28Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    DAC_Clk_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.248ns (47.025%)  route 0.279ns (52.975%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.441    Store_Amplitude/CLK
    SLICE_X33Y33         FDCE                                         r  Store_Amplitude/s_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  Store_Amplitude/s_reg3_reg[2]/Q
                         net (fo=7, routed)           0.279     1.862    Store_Amplitude/s_Reg3[2]
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  Store_Amplitude/current_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.907    Store_Amplitude/current_reg[2]_i_2_n_0
    SLICE_X45Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     1.969 r  Store_Amplitude/current_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.969    Store_Amplitude/current_reg_reg[2]_i_1_n_0
    SLICE_X45Y33         FDRE                                         r  Store_Amplitude/current_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.827     1.954    Store_Amplitude/CLK
    SLICE_X45Y33         FDRE                                         r  Store_Amplitude/current_reg_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.105     1.810    Store_Amplitude/current_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg6_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.283ns (52.319%)  route 0.258ns (47.681%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.560     1.443    Store_Amplitude/CLK
    SLICE_X34Y38         FDCE                                         r  Store_Amplitude/s_reg6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  Store_Amplitude/s_reg6_reg[8]/Q
                         net (fo=7, routed)           0.258     1.865    Store_Amplitude/s_Reg6[8]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  Store_Amplitude/current_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     1.910    Store_Amplitude/current_reg[8]_i_3_n_0
    SLICE_X45Y36         MUXF7 (Prop_muxf7_I1_O)      0.074     1.984 r  Store_Amplitude/current_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.984    Store_Amplitude/current_reg_reg[8]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  Store_Amplitude/current_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.829     1.956    Store_Amplitude/CLK
    SLICE_X45Y36         FDRE                                         r  Store_Amplitude/current_reg_reg[8]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.105     1.812    Store_Amplitude/current_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Store_Amplitude/L_Prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/L_Press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.559     1.442    Store_Amplitude/CLK
    SLICE_X54Y18         FDRE                                         r  Store_Amplitude/L_Prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  Store_Amplitude/L_Prev_reg/Q
                         net (fo=1, routed)           0.059     1.649    Store_Amplitude/L_Prev
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.098     1.747 r  Store_Amplitude/L_Press_i_1/O
                         net (fo=1, routed)           0.000     1.747    Store_Amplitude/L_Press_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  Store_Amplitude/L_Press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.828     1.955    Store_Amplitude/CLK
    SLICE_X54Y18         FDRE                                         r  Store_Amplitude/L_Press_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.120     1.562    Store_Amplitude/L_Press_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Store_Amplitude/M_Prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/M_Press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.555     1.438    Store_Amplitude/CLK
    SLICE_X44Y29         FDRE                                         r  Store_Amplitude/M_Prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.128     1.566 f  Store_Amplitude/M_Prev_reg/Q
                         net (fo=1, routed)           0.062     1.628    Store_Amplitude/M_Prev
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.099     1.727 r  Store_Amplitude/M_Press_i_1/O
                         net (fo=1, routed)           0.000     1.727    Store_Amplitude/M_Press_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  Store_Amplitude/M_Press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.823     1.950    Store_Amplitude/CLK
    SLICE_X44Y29         FDRE                                         r  Store_Amplitude/M_Press_reg/C
                         clock pessimism             -0.512     1.438    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.091     1.529    Store_Amplitude/M_Press_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Store_Amplitude/s_reg5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/current_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.250ns (41.594%)  route 0.351ns (58.406%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.558     1.441    Store_Amplitude/CLK
    SLICE_X32Y33         FDCE                                         r  Store_Amplitude/s_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  Store_Amplitude/s_reg5_reg[0]/Q
                         net (fo=7, routed)           0.351     1.933    Store_Amplitude/s_Reg5[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.978 r  Store_Amplitude/current_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.978    Store_Amplitude/current_reg[0]_i_3_n_0
    SLICE_X42Y33         MUXF7 (Prop_muxf7_I1_O)      0.064     2.042 r  Store_Amplitude/current_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.042    Store_Amplitude/current_reg_reg[0]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  Store_Amplitude/current_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.826     1.953    Store_Amplitude/CLK
    SLICE_X42Y33         FDRE                                         r  Store_Amplitude/current_reg_reg[0]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.134     1.838    Store_Amplitude/current_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Store_Amplitude/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Store_Amplitude/FSM_sequential_PS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.561     1.444    Store_Amplitude/CLK
    SLICE_X55Y33         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Store_Amplitude/FSM_sequential_PS_reg[0]/Q
                         net (fo=47, routed)          0.155     1.740    Store_Amplitude/PS_0[0]
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  Store_Amplitude/FSM_sequential_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    Store_Amplitude/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X54Y33         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.830     1.957    Store_Amplitude/CLK
    SLICE_X54Y33         FDCE                                         r  Store_Amplitude/FSM_sequential_PS_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X54Y33         FDCE (Hold_fdce_C_D)         0.120     1.577    Store_Amplitude/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   Initial_Theta_Clock_Gen/counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y38   Initial_Theta_Clock_Gen/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   Initial_Theta_Clock_Gen/counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   Initial_Theta_Clock_Gen/counter_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y38   Initial_Theta_Clock_Gen/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   Initial_Theta_Clock_Gen/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   Initial_Theta_Clock_Gen/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   Initial_Theta_Clock_Gen/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   Initial_Theta_Clock_Gen/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   Initial_Theta_Clock_Gen/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   Initial_Theta_Clock_Gen/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   Initial_Theta_Clock_Gen/counter_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   Store_Amplitude/s_reg0_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   Store_Amplitude/s_reg0_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   Store_Amplitude/s_reg0_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   Store_Amplitude/s_reg0_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   Store_Amplitude/s_reg0_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   Store_Amplitude/s_reg0_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   Store_Amplitude/s_reg0_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   Store_Amplitude/State_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y32   Store_Amplitude/State_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   Store_Amplitude/current_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   Store_Amplitude/current_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   Store_Amplitude/current_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y33   Store_Amplitude/current_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y33   Store_Amplitude/current_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y33   Store_Amplitude/current_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   Store_Amplitude/current_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   Store_Amplitude/current_reg_reg[4]/C



