Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab3/clock_TB_isim_beh.exe -prj Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab3/clock_TB_beh.prj work.clock_TB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab3/clock.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab3/clock_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock
Compiling module clock_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab3/clock_TB_isim_beh.exe
Fuse Memory Usage: 28600 KB
Fuse CPU Usage: 265 ms
