// Seed: 3637463825
`define pp_0 0
`define pp_1 0
module module_0 ();
  reg   id_1;
  logic id_2;
  always begin
    id_1 <= 1;
  end
  logic id_3, id_4 = id_3;
endmodule
