#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jun 25 12:38:28 2017
# Process ID: 8012
# Current directory: C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9436 C:\Users\Gustavo Linhares\Desktop\PED-Coeficientes\projeto_fish.xpr
# Log file: C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/vivado.log
# Journal file: C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.xpr}
INFO: [Project 1-313] Project file moved from 'D:/UNB/PED/Final/PED-Polinomios' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
set_property top Demux9x1 [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.srcs/sources_1/new/Pol_Grau.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pol_Grau
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.srcs/sources_1/new/MUX3x7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX3x7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.srcs/sources_1/new/MaquinaEstados.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MaquinaEstados
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.srcs/sources_1/new/E0_Modo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity E0_Modo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56abbe35f343487ca8bc204a0061ea2e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MaquinaEstados [maquinaestados_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX3x7 [mux3x7_default]
Compiling architecture behavioral of entity xil_defaultlib.E0_Modo [e0_modo_default]
Compiling architecture behavioral of entity xil_defaultlib.Pol_Grau [pol_grau_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Gustavo -notrace
couldn't read file "C:/Users/Gustavo": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 25 12:39:21 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 804.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 804.402 ; gain = 0.000
set_property top Demux9x1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav/Main_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Demux9x1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Demux9x1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.srcs/sources_1/new/Demux5x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Demux9x1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56abbe35f343487ca8bc204a0061ea2e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Demux9x1_behav xil_defaultlib.Demux9x1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.demux9x1
Built simulation snapshot Demux9x1_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Gustavo -notrace
couldn't read file "C:/Users/Gustavo": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 25 12:40:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gustavo Linhares/Desktop/PED-Coeficientes/projeto_fish.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Demux9x1_behav -key {Behavioral:sim_1:Functional:Demux9x1} -tclbatch {Demux9x1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source Demux9x1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Demux9x1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 820.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 12:40:30 2017...
