// Seed: 1433751338
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri0 id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    output wand id_8,
    output wand id_9,
    output wire id_10
);
  logic id_12, id_13;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input  wor  id_3,
    output wand id_4,
    input  tri0 id_5,
    output wire id_6,
    output wand id_7
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_1,
      id_6,
      id_3,
      id_5,
      id_6,
      id_6,
      id_6,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
