\hypertarget{group__stm32f722xx}{}\section{Stm32f722xx}
\label{group__stm32f722xx}\index{Stm32f722xx@{Stm32f722xx}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s}{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}}
\item 
\mbox{\hyperlink{group___peripheral__registers__structures}{Peripheral\+\_\+registers\+\_\+structures}}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__stm32f722xx_ga8eb40c0d30a09a0ae388e56b21d8f22c}{\+\_\+\+\_\+\+C\+M7\+\_\+\+R\+EV}}~0x0100U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M7 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__stm32f722xx_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}}~4
\item 
\#define \mbox{\hyperlink{group__stm32f722xx_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group__stm32f722xx_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__stm32f722xx_ga3580fa1aeb7c2ed580904f8f70f8a919}{\+\_\+\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__stm32f722xx_ga11d3ac679daeb58d0cec0a4e6ca59010}{\+\_\+\+\_\+\+D\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__stm32f722xx_ga8eb40c0d30a09a0ae388e56b21d8f22c}\label{group__stm32f722xx_ga8eb40c0d30a09a0ae388e56b21d8f22c}} 
\index{Stm32f722xx@{Stm32f722xx}!\_\_CM7\_REV@{\_\_CM7\_REV}}
\index{\_\_CM7\_REV@{\_\_CM7\_REV}!Stm32f722xx@{Stm32f722xx}}
\subsubsection{\texorpdfstring{\_\_CM7\_REV}{\_\_CM7\_REV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+C\+M7\+\_\+\+R\+EV~0x0100U}



Configuration of the Cortex-\/\+M7 Processor and Core Peripherals. 

Cortex-\/\+M7 revision r1p0 \mbox{\Hypertarget{group__stm32f722xx_ga11d3ac679daeb58d0cec0a4e6ca59010}\label{group__stm32f722xx_ga11d3ac679daeb58d0cec0a4e6ca59010}} 
\index{Stm32f722xx@{Stm32f722xx}!\_\_DCACHE\_PRESENT@{\_\_DCACHE\_PRESENT}}
\index{\_\_DCACHE\_PRESENT@{\_\_DCACHE\_PRESENT}!Stm32f722xx@{Stm32f722xx}}
\subsubsection{\texorpdfstring{\_\_DCACHE\_PRESENT}{\_\_DCACHE\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+D\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT~1}

C\+M7 data cache present Cortex-\/\+M7 processor and core peripherals \mbox{\Hypertarget{group__stm32f722xx_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group__stm32f722xx_gac1ba8a48ca926bddc88be9bfd7d42641}} 
\index{Stm32f722xx@{Stm32f722xx}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Stm32f722xx@{Stm32f722xx}}
\subsubsection{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}

F\+PU present \mbox{\Hypertarget{group__stm32f722xx_ga3580fa1aeb7c2ed580904f8f70f8a919}\label{group__stm32f722xx_ga3580fa1aeb7c2ed580904f8f70f8a919}} 
\index{Stm32f722xx@{Stm32f722xx}!\_\_ICACHE\_PRESENT@{\_\_ICACHE\_PRESENT}}
\index{\_\_ICACHE\_PRESENT@{\_\_ICACHE\_PRESENT}!Stm32f722xx@{Stm32f722xx}}
\subsubsection{\texorpdfstring{\_\_ICACHE\_PRESENT}{\_\_ICACHE\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT~1}

C\+M7 instruction cache present \mbox{\Hypertarget{group__stm32f722xx_ga4127d1b31aaf336fab3d7329d117f448}\label{group__stm32f722xx_ga4127d1b31aaf336fab3d7329d117f448}} 
\index{Stm32f722xx@{Stm32f722xx}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Stm32f722xx@{Stm32f722xx}}
\subsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}

C\+M7 provides an M\+PU \mbox{\Hypertarget{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}\label{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}} 
\index{Stm32f722xx@{Stm32f722xx}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Stm32f722xx@{Stm32f722xx}}
\subsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS~4}

C\+M7 uses 4 Bits for the Priority Levels \mbox{\Hypertarget{group__stm32f722xx_gab58771b4ec03f9bdddc84770f7c95c68}\label{group__stm32f722xx_gab58771b4ec03f9bdddc84770f7c95c68}} 
\index{Stm32f722xx@{Stm32f722xx}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Stm32f722xx@{Stm32f722xx}}
\subsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used 