Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  2 17:34:51 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file e1_Count_consec_ones_timing_summary_routed.rpt -pb e1_Count_consec_ones_timing_summary_routed.pb -rpx e1_Count_consec_ones_timing_summary_routed.rpx -warn_on_violation
| Design       : e1_Count_consec_ones
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_CS_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_CS_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.134        0.000                      0                  398        0.178        0.000                      0                  398        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.134        0.000                      0                  398        0.178        0.000                      0                  398        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 new_max_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_max_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.438ns (31.754%)  route 3.091ns (68.246%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  new_max_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  new_max_reg[22]/Q
                         net (fo=4, routed)           1.156     6.949    new_max[22]
    SLICE_X83Y74         LUT4 (Prop_lut4_I0_O)        0.295     7.244 r  max[31]_i_17/O
                         net (fo=1, routed)           0.000     7.244    max[31]_i_17_n_0
    SLICE_X83Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.645 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.654    max_reg[31]_i_3_n_0
    SLICE_X83Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  max_reg[31]_i_2/CO[3]
                         net (fo=32, routed)          1.179     8.947    n_max1
    SLICE_X87Y73         LUT5 (Prop_lut5_I3_O)        0.150     9.097 r  max[11]_i_1/O
                         net (fo=2, routed)           0.746     9.843    max[11]_i_1_n_0
    SLICE_X87Y67         FDRE                                         r  s_max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X87Y67         FDRE                                         r  s_max_reg[11]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X87Y67         FDRE (Setup_fdre_C_D)       -0.289    14.977    s_max_reg[11]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 new_max_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.438ns (32.294%)  route 3.015ns (67.706%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  new_max_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  new_max_reg[22]/Q
                         net (fo=4, routed)           1.156     6.949    new_max[22]
    SLICE_X83Y74         LUT4 (Prop_lut4_I0_O)        0.295     7.244 r  max[31]_i_17/O
                         net (fo=1, routed)           0.000     7.244    max[31]_i_17_n_0
    SLICE_X83Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.645 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.654    max_reg[31]_i_3_n_0
    SLICE_X83Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  max_reg[31]_i_2/CO[3]
                         net (fo=32, routed)          1.179     8.947    n_max1
    SLICE_X87Y73         LUT5 (Prop_lut5_I3_O)        0.150     9.097 r  max[11]_i_1/O
                         net (fo=2, routed)           0.671     9.768    max[11]_i_1_n_0
    SLICE_X86Y73         FDRE                                         r  max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  max_reg[11]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y73         FDRE (Setup_fdre_C_D)       -0.311    14.948    max_reg[11]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 idx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.602ns (36.694%)  route 2.764ns (63.306%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  idx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  idx_reg[23]/Q
                         net (fo=3, routed)           1.027     6.797    idx[23]
    SLICE_X84Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  FSM_sequential_CS[1]_i_30/O
                         net (fo=1, routed)           0.000     6.921    FSM_sequential_CS[1]_i_30_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.463    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.620 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.837     8.457    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.332     8.789 r  idx[31]_i_2/O
                         net (fo=32, routed)          0.891     9.681    idx[31]_i_2_n_0
    SLICE_X87Y71         FDRE                                         r  idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.600    15.023    clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  idx_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X87Y71         FDRE (Setup_fdre_C_CE)      -0.205    15.041    idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 idx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.602ns (36.871%)  route 2.743ns (63.130%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  idx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  idx_reg[23]/Q
                         net (fo=3, routed)           1.027     6.797    idx[23]
    SLICE_X84Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  FSM_sequential_CS[1]_i_30/O
                         net (fo=1, routed)           0.000     6.921    FSM_sequential_CS[1]_i_30_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.463    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.620 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.837     8.457    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.332     8.789 r  idx[31]_i_2/O
                         net (fo=32, routed)          0.870     9.660    idx[31]_i_2_n_0
    SLICE_X85Y71         FDRE                                         r  idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X85Y71         FDRE                                         r  idx_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X85Y71         FDRE (Setup_fdre_C_CE)      -0.205    15.039    idx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 idx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.602ns (36.871%)  route 2.743ns (63.130%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  idx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  idx_reg[23]/Q
                         net (fo=3, routed)           1.027     6.797    idx[23]
    SLICE_X84Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  FSM_sequential_CS[1]_i_30/O
                         net (fo=1, routed)           0.000     6.921    FSM_sequential_CS[1]_i_30_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.463    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.620 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.837     8.457    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.332     8.789 r  idx[31]_i_2/O
                         net (fo=32, routed)          0.870     9.660    idx[31]_i_2_n_0
    SLICE_X85Y71         FDRE                                         r  idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X85Y71         FDRE                                         r  idx_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X85Y71         FDRE (Setup_fdre_C_CE)      -0.205    15.039    idx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 idx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.602ns (36.871%)  route 2.743ns (63.130%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  idx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  idx_reg[23]/Q
                         net (fo=3, routed)           1.027     6.797    idx[23]
    SLICE_X84Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  FSM_sequential_CS[1]_i_30/O
                         net (fo=1, routed)           0.000     6.921    FSM_sequential_CS[1]_i_30_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.463    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.620 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.837     8.457    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.332     8.789 r  idx[31]_i_2/O
                         net (fo=32, routed)          0.870     9.660    idx[31]_i_2_n_0
    SLICE_X85Y71         FDRE                                         r  idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X85Y71         FDRE                                         r  idx_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X85Y71         FDRE (Setup_fdre_C_CE)      -0.205    15.039    idx_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 idx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.602ns (36.871%)  route 2.743ns (63.130%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  idx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  idx_reg[23]/Q
                         net (fo=3, routed)           1.027     6.797    idx[23]
    SLICE_X84Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  FSM_sequential_CS[1]_i_30/O
                         net (fo=1, routed)           0.000     6.921    FSM_sequential_CS[1]_i_30_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.463    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.620 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.837     8.457    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.332     8.789 r  idx[31]_i_2/O
                         net (fo=32, routed)          0.870     9.660    idx[31]_i_2_n_0
    SLICE_X85Y71         FDRE                                         r  idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X85Y71         FDRE                                         r  idx_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X85Y71         FDRE (Setup_fdre_C_CE)      -0.205    15.039    idx_reg[4]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 new_max_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.412ns (32.109%)  route 2.986ns (67.891%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  new_max_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  new_max_reg[22]/Q
                         net (fo=4, routed)           1.156     6.949    new_max[22]
    SLICE_X83Y74         LUT4 (Prop_lut4_I0_O)        0.295     7.244 r  max[31]_i_17/O
                         net (fo=1, routed)           0.000     7.244    max[31]_i_17_n_0
    SLICE_X83Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.645 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.654    max_reg[31]_i_3_n_0
    SLICE_X83Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  max_reg[31]_i_2/CO[3]
                         net (fo=32, routed)          1.193     8.961    n_max1
    SLICE_X83Y71         LUT5 (Prop_lut5_I3_O)        0.124     9.085 r  max[7]_i_1/O
                         net (fo=2, routed)           0.627     9.712    max[7]_i_1_n_0
    SLICE_X86Y69         FDRE                                         r  s_max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.601    15.024    clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  s_max_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y69         FDRE (Setup_fdre_C_D)       -0.081    15.182    s_max_reg[7]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 idx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.602ns (38.097%)  route 2.603ns (61.903%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  idx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  idx_reg[23]/Q
                         net (fo=3, routed)           1.027     6.797    idx[23]
    SLICE_X84Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  FSM_sequential_CS[1]_i_30/O
                         net (fo=1, routed)           0.000     6.921    FSM_sequential_CS[1]_i_30_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.463    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.620 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.837     8.457    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.332     8.789 r  idx[31]_i_2/O
                         net (fo=32, routed)          0.731     9.520    idx[31]_i_2_n_0
    SLICE_X85Y72         FDRE                                         r  idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.596    15.019    clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  idx_reg[5]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X85Y72         FDRE (Setup_fdre_C_CE)      -0.205    15.037    idx_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 idx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.602ns (38.097%)  route 2.603ns (61.903%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  idx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  idx_reg[23]/Q
                         net (fo=3, routed)           1.027     6.797    idx[23]
    SLICE_X84Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  FSM_sequential_CS[1]_i_30/O
                         net (fo=1, routed)           0.000     6.921    FSM_sequential_CS[1]_i_30_n_0
    SLICE_X84Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.463    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.620 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.837     8.457    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X88Y75         LUT4 (Prop_lut4_I1_O)        0.332     8.789 r  idx[31]_i_2/O
                         net (fo=32, routed)          0.731     9.520    idx[31]_i_2_n_0
    SLICE_X85Y72         FDRE                                         r  idx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.596    15.019    clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  idx_reg[6]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X85Y72         FDRE (Setup_fdre_C_CE)      -0.205    15.037    idx_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.516    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  send_to_disp/conv/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  send_to_disp/conv/BCD1_c_reg[1]/Q
                         net (fo=8, routed)           0.109     1.766    send_to_disp/conv/BCD1_c[1]
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.048     1.814 r  send_to_disp/conv/BCD2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    send_to_disp/conv/BCD2[0]_i_1_n_0
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.032    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD2_reg[0]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.107     1.636    send_to_disp/conv/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD0_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.517    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  send_to_disp/conv/BCD0_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  send_to_disp/conv/BCD0_c_reg[3]/Q
                         net (fo=8, routed)           0.109     1.767    send_to_disp/conv/BCD0_c[3]
    SLICE_X83Y80         LUT4 (Prop_lut4_I0_O)        0.048     1.815 r  send_to_disp/conv/BCD1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    send_to_disp/conv/BCD1[0]_i_1_n_0
    SLICE_X83Y80         FDRE                                         r  send_to_disp/conv/BCD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.868     2.033    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y80         FDRE                                         r  send_to_disp/conv/BCD1_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.107     1.637    send_to_disp/conv/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.516    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  send_to_disp/conv/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  send_to_disp/conv/BCD1_c_reg[1]/Q
                         net (fo=8, routed)           0.110     1.767    send_to_disp/conv/BCD1_c[1]
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.049     1.816 r  send_to_disp/conv/BCD1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    send_to_disp/conv/BCD1[3]_i_1_n_0
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.032    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD1_reg[3]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.107     1.636    send_to_disp/conv/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.592     1.511    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y80         FDRE                                         r  send_to_disp/conv/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  send_to_disp/conv/BCD4_c_reg[2]/Q
                         net (fo=6, routed)           0.083     1.759    send_to_disp/conv/BCD4_c_reg_n_0_[2]
    SLICE_X79Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  send_to_disp/conv/BCD4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    send_to_disp/conv/BCD4[1]_i_1_n_0
    SLICE_X79Y80         FDRE                                         r  send_to_disp/conv/BCD4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     2.027    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y80         FDRE                                         r  send_to_disp/conv/BCD4_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X79Y80         FDRE (Hold_fdre_C_D)         0.092     1.616    send_to_disp/conv/BCD4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD2_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.190ns (61.640%)  route 0.118ns (38.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.516    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  send_to_disp/conv/BCD2_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  send_to_disp/conv/BCD2_c_reg[3]/Q
                         net (fo=8, routed)           0.118     1.776    send_to_disp/conv/BCD2_c[3]
    SLICE_X83Y79         LUT4 (Prop_lut4_I3_O)        0.049     1.825 r  send_to_disp/conv/BCD2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    send_to_disp/conv/BCD2[3]_i_1_n_0
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.032    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD2_reg[3]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.107     1.636    send_to_disp/conv/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD2_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.192ns (61.887%)  route 0.118ns (38.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.516    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  send_to_disp/conv/BCD2_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  send_to_disp/conv/BCD2_c_reg[3]/Q
                         net (fo=8, routed)           0.118     1.776    send_to_disp/conv/BCD2_c[3]
    SLICE_X83Y79         LUT4 (Prop_lut4_I0_O)        0.051     1.827 r  send_to_disp/conv/BCD3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    send_to_disp/conv/BCD3[0]_i_1_n_0
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.032    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD3_reg[0]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.107     1.636    send_to_disp/conv/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.516    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  send_to_disp/conv/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  send_to_disp/conv/BCD1_c_reg[1]/Q
                         net (fo=8, routed)           0.109     1.766    send_to_disp/conv/BCD1_c[1]
    SLICE_X83Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  send_to_disp/conv/BCD1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    send_to_disp/conv/BCD1[1]_i_1_n_0
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.032    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD1_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.091     1.620    send_to_disp/conv/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD0_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.517    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y80         FDRE                                         r  send_to_disp/conv/BCD0_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  send_to_disp/conv/BCD0_c_reg[3]/Q
                         net (fo=8, routed)           0.109     1.767    send_to_disp/conv/BCD0_c[3]
    SLICE_X83Y80         LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  send_to_disp/conv/BCD0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    send_to_disp/conv/BCD0[1]_i_1_n_0
    SLICE_X83Y80         FDRE                                         r  send_to_disp/conv/BCD0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.868     2.033    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y80         FDRE                                         r  send_to_disp/conv/BCD0_reg[1]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.091     1.621    send_to_disp/conv/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.516    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  send_to_disp/conv/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  send_to_disp/conv/BCD1_c_reg[1]/Q
                         net (fo=8, routed)           0.110     1.767    send_to_disp/conv/BCD1_c[1]
    SLICE_X83Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  send_to_disp/conv/BCD1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    send_to_disp/conv/BCD1[2]_i_1_n_0
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.032    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X83Y79         FDRE                                         r  send_to_disp/conv/BCD1_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X83Y79         FDRE (Hold_fdre_C_D)         0.092     1.621    send_to_disp/conv/BCD1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 send_to_disp/conv/int_rg_c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/int_rg_c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.597     1.516    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  send_to_disp/conv/int_rg_c_reg[12]/Q
                         net (fo=1, routed)           0.144     1.802    send_to_disp/conv/int_rg_c[12]
    SLICE_X88Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  send_to_disp/conv/int_rg_c[13]_i_1/O
                         net (fo=1, routed)           0.000     1.847    send_to_disp/conv/int_rg_c[13]_i_1_n_0
    SLICE_X88Y78         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.867     2.032    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[13]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.120     1.649    send_to_disp/conv/int_rg_c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    idx_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    idx_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    idx_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y74    idx_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y75    idx_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y75    idx_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y75    idx_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y71    idx_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y75    idx_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    new_max_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    new_max_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    new_max_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    new_max_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    new_max_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    new_max_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    new_max_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    s_max_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y80    send_to_disp/conv/BCD0_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y80    send_to_disp/conv/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    s_max_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y80    send_to_disp/conv/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y80    send_to_disp/conv/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    send_to_disp/conv/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    send_to_disp/conv/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    send_to_disp/conv/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    send_to_disp/conv/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    send_to_disp/conv/BCD2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y79    send_to_disp/conv/BCD3_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    send_to_disp/conv/BCD3_reg[0]/C



