// Seed: 1551462467
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wor id_9,
    input wire id_10,
    output wand id_11,
    input tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri id_16,
    input tri1 id_17,
    input wire id_18,
    input wand id_19,
    output tri id_20
    , id_25,
    output tri id_21,
    inout wire id_22,
    input uwire id_23
);
  assign id_0 = id_3;
  id_26(
      id_15, 1'b0
  ); module_0(
      id_25, id_25
  );
  wor id_27 = 1;
endmodule
