# ðŸ“˜ 25 Days of Verilog â€“ Screenshot Documentation

Welcome to my **25-day Verilog challenge**! This repository documents my RTL design learning through daily **screenshots** of Verilog code, testbenches, and simulation waveforms.

Though this repo does **not contain actual `.v` source code**, it visually showcases my progress in **digital electronics**, **RTL modeling**, and **verification concepts** using Verilog HDL.

---

## ðŸ”§ Tools & Technologies

- **Verilog HDL (RTL + Testbench)**
- **Simulation Tools**: ModelSim / QuestaSim / Vivado / EDA Playground
- **Waveform Visualization**: EDA Waveform Viewer
- **Screenshots**: Code, testbench, output results, and waveforms

---

## ðŸ—“ï¸ 25-Day Screenshot Log

| Day | Project Title                         | Key Concept                                |
|-----|----------------------------------------|---------------------------------------------|
| 1   | Full Adder                             | 1-bit full adder logic and simulation       |
| 2   | Ripple Carry Adder                     | Multi-bit addition using chained adders     |
| 3   | 32:1 Multiplexer                       | Large mux using hierarchical design         |
| 4   | Up Counter                             | 4-bit synchronous up counter                |
| 5   | Shift Right Register                   | Sequential right shift implementation       |
| 6   | JK Flip-Flop                           | Classic JK FF with toggling behavior        |
| 7   | Universal Shift Register               | Load, shift left/right, and hold states     |
| 8   | Arithmetic Logic Unit (ALU)            | ALU supporting multiple opcodes             |
| 9   | 1:16 Decoder Using 1:2 Decoder         | Hierarchical decoding technique             |
| 10  | Vending Machine FSM                    | FSM-based controller for coin logic         |
| 11  | Binary to Gray Code Converter          | Binary â†’ Gray encoding logic                |
| 12  | D Flip-Flop                            | Basic edge-triggered FF                     |
| 13  | 8:3 Encoder                            | Encodes 8-bit input to 3-bit output         |
| 14  | T Flip-Flop                            | Toggle FF using D/JK logic                  |
| 15  | SR Latch using NOR                     | Asynchronous latch design                   |
| 16  | Priority Encoder                       | Encodes input with priority rules           |
| 17  | Full Subtractor                        | Bitwise subtraction with borrow             |
| 18  | Ring Counter                           | Rotating single â€˜1â€™ output counter          |
| 19  | Johnson Counter                        | Inverted ring counter with unique states    |
| 20  | Welcome to My Profile (Display)        | Creative waveform/LED display logic         |
| 21  | 16:1 Demux                             | One input routed to 16 outputs              |
| 22  | 4-Bit Comparator                       | Compares 2 numbers: greater, equal, less    |
| 23  | Frequency Divider by 6                 | Clock divider using mod-6 counter           |
| 24  | Binary Analyzer                        | Checks MSB, LSB, even/odd, parity, etc.     |
| 25  | Thermostat (FSM)                       | FSM simulating thermostat behavior          |

---

## ðŸ–¼ï¸ Whatâ€™s Inside?

Each day's folder contains **screenshots** of:

- âœ… RTL Code (Verilog)
- âœ… Testbench setup
- âœ… Output console or waveform result

ðŸ“ Use these visuals to understand how each design was structured, simulated, and debugged. These serve as visual notes for learning and revision.

---

## ðŸ“Œ How to Use This Repository

1. Browse the folders by `Day-XX` naming.
2. Open `.png` or `.jpg` files to view:
   - The Verilog design
   - The testbench logic
   - Output simulation results
3. Refer for learning concepts or interview prep!

---

## ðŸŽ¯ Why Screenshots?

- Acts as a quick reference for interview revision.
- Documents simulation results without needing tools.
- Great for students or beginners who want to **visualize Verilog designs**.

---

## ðŸ’¬ Let's Connect

Want to collaborate, learn Verilog, or explore RTL design?

- [LinkedIn](https://linkedin.com/in/nakkajayavardhan) 
- ðŸ“§ vardhanjaya988@gmail.com
- â­ Star the repo if you find it helpful!

---

> **Note:** If you want source code for any specific project, feel free to message me. I'm happy to share `.v` files and explain the logic!

