#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul  9 06:02:28 2025
# Process ID: 133330
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.078 ; gain = 113.023 ; free physical = 354557 ; free virtual = 436068
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 133342
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2873.566 ; gain = 441.652 ; free physical = 350815 ; free virtual = 433813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_80_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_80_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_80_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_8_1_5_Pipeline_FillFlatArr' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_8_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe_sequential_init' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_8_1_5_Pipeline_FillFlatArr' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_8_1_5_Pipeline_FillFlatArr.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out80/flatten-p5-c1-out80/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3276.191 ; gain = 844.277 ; free physical = 353180 ; free virtual = 434698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3276.191 ; gain = 844.277 ; free physical = 351736 ; free virtual = 433255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3296.117 ; gain = 864.203 ; free physical = 351793 ; free virtual = 433311
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3930.609 ; gain = 1498.695 ; free physical = 349693 ; free virtual = 431219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 220   
+---XORs : 
	   2 Input      1 Bit         XORs := 300   
+---Registers : 
	               12 Bit    Registers := 19    
	               10 Bit    Registers := 700   
	                4 Bit    Registers := 65    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 110   
	                1 Bit    Registers := 438   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 137   
	   2 Input   10 Bit        Muxes := 1546  
	   3 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 122   
	   5 Input    9 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 182   
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 113   
	   2 Input    1 Bit        Muxes := 818   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:37 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 335592 ; free virtual = 418429
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 335303 ; free virtual = 418354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:43 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 337924 ; free virtual = 419514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 336114 ; free virtual = 417704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 336074 ; free virtual = 417664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 334831 ; free virtual = 417368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 334593 ; free virtual = 417360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 334264 ; free virtual = 417337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 334256 ; free virtual = 417328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   214|
|3     |LUT1   |   173|
|4     |LUT2   |   250|
|5     |LUT3   |  1758|
|6     |LUT4   |  3287|
|7     |LUT5   |  2289|
|8     |LUT6   |  5347|
|9     |MUXF7  |    13|
|10    |FDRE   |  7634|
|11    |FDSE   |   344|
|12    |IBUF   |   804|
|13    |OBUF   |   883|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                                        |Module                                                                     |Cells |
+------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                             |                                                                           | 22997|
|2     |  Block_entry28_proc_U0                                                         |hls_dummy_Block_entry28_proc                                               |   800|
|3     |  flatten_out_10_U                                                              |hls_dummy_fifo_w10_d2_S                                                    |    49|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_234                                       |    40|
|5     |  flatten_out_11_U                                                              |hls_dummy_fifo_w10_d2_S_0                                                  |    49|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_233                                       |    40|
|7     |  flatten_out_12_U                                                              |hls_dummy_fifo_w10_d2_S_1                                                  |    50|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_232                                       |    40|
|9     |  flatten_out_13_U                                                              |hls_dummy_fifo_w10_d2_S_2                                                  |    49|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_231                                       |    40|
|11    |  flatten_out_14_U                                                              |hls_dummy_fifo_w10_d2_S_3                                                  |    52|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_230                                       |    40|
|13    |  flatten_out_15_U                                                              |hls_dummy_fifo_w10_d2_S_4                                                  |    50|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_229                                       |    40|
|15    |  flatten_out_16_U                                                              |hls_dummy_fifo_w10_d2_S_5                                                  |    49|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_228                                       |    40|
|17    |  flatten_out_17_U                                                              |hls_dummy_fifo_w10_d2_S_6                                                  |    49|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_227                                       |    40|
|19    |  flatten_out_18_U                                                              |hls_dummy_fifo_w10_d2_S_7                                                  |    49|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_226                                       |    40|
|21    |  flatten_out_19_U                                                              |hls_dummy_fifo_w10_d2_S_8                                                  |    50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_225                                       |    40|
|23    |  flatten_out_1_U                                                               |hls_dummy_fifo_w10_d2_S_9                                                  |    49|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_224                                       |    40|
|25    |  flatten_out_20_U                                                              |hls_dummy_fifo_w10_d2_S_10                                                 |    49|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_223                                       |    40|
|27    |  flatten_out_21_U                                                              |hls_dummy_fifo_w10_d2_S_11                                                 |    50|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_222                                       |    40|
|29    |  flatten_out_22_U                                                              |hls_dummy_fifo_w10_d2_S_12                                                 |    49|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_221                                       |    40|
|31    |  flatten_out_23_U                                                              |hls_dummy_fifo_w10_d2_S_13                                                 |    51|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_220                                       |    40|
|33    |  flatten_out_24_U                                                              |hls_dummy_fifo_w10_d2_S_14                                                 |    49|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_219                                       |    40|
|35    |  flatten_out_25_U                                                              |hls_dummy_fifo_w10_d2_S_15                                                 |    49|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_218                                       |    40|
|37    |  flatten_out_26_U                                                              |hls_dummy_fifo_w10_d2_S_16                                                 |    49|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_217                                       |    40|
|39    |  flatten_out_27_U                                                              |hls_dummy_fifo_w10_d2_S_17                                                 |    49|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_216                                       |    40|
|41    |  flatten_out_28_U                                                              |hls_dummy_fifo_w10_d2_S_18                                                 |    50|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_215                                       |    40|
|43    |  flatten_out_29_U                                                              |hls_dummy_fifo_w10_d2_S_19                                                 |    51|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_214                                       |    40|
|45    |  flatten_out_2_U                                                               |hls_dummy_fifo_w10_d2_S_20                                                 |    49|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_213                                       |    40|
|47    |  flatten_out_30_U                                                              |hls_dummy_fifo_w10_d2_S_21                                                 |    49|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_212                                       |    40|
|49    |  flatten_out_31_U                                                              |hls_dummy_fifo_w10_d2_S_22                                                 |    50|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_211                                       |    40|
|51    |  flatten_out_32_U                                                              |hls_dummy_fifo_w10_d2_S_23                                                 |    49|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_210                                       |    40|
|53    |  flatten_out_33_U                                                              |hls_dummy_fifo_w10_d2_S_24                                                 |    50|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_209                                       |    40|
|55    |  flatten_out_34_U                                                              |hls_dummy_fifo_w10_d2_S_25                                                 |    49|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_208                                       |    40|
|57    |  flatten_out_35_U                                                              |hls_dummy_fifo_w10_d2_S_26                                                 |    49|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_207                                       |    40|
|59    |  flatten_out_36_U                                                              |hls_dummy_fifo_w10_d2_S_27                                                 |    50|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_206                                       |    40|
|61    |  flatten_out_37_U                                                              |hls_dummy_fifo_w10_d2_S_28                                                 |    49|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_205                                       |    40|
|63    |  flatten_out_38_U                                                              |hls_dummy_fifo_w10_d2_S_29                                                 |    49|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_204                                       |    40|
|65    |  flatten_out_39_U                                                              |hls_dummy_fifo_w10_d2_S_30                                                 |    52|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_203                                       |    40|
|67    |  flatten_out_3_U                                                               |hls_dummy_fifo_w10_d2_S_31                                                 |    49|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_202                                       |    40|
|69    |  flatten_out_40_U                                                              |hls_dummy_fifo_w10_d2_S_32                                                 |    49|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_201                                       |    40|
|71    |  flatten_out_41_U                                                              |hls_dummy_fifo_w10_d2_S_33                                                 |    49|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_200                                       |    40|
|73    |  flatten_out_42_U                                                              |hls_dummy_fifo_w10_d2_S_34                                                 |    49|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_199                                       |    40|
|75    |  flatten_out_43_U                                                              |hls_dummy_fifo_w10_d2_S_35                                                 |    51|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_198                                       |    40|
|77    |  flatten_out_44_U                                                              |hls_dummy_fifo_w10_d2_S_36                                                 |    50|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_197                                       |    40|
|79    |  flatten_out_45_U                                                              |hls_dummy_fifo_w10_d2_S_37                                                 |    49|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_196                                       |    40|
|81    |  flatten_out_46_U                                                              |hls_dummy_fifo_w10_d2_S_38                                                 |    49|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_195                                       |    40|
|83    |  flatten_out_47_U                                                              |hls_dummy_fifo_w10_d2_S_39                                                 |    50|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_194                                       |    40|
|85    |  flatten_out_48_U                                                              |hls_dummy_fifo_w10_d2_S_40                                                 |    50|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_193                                       |    40|
|87    |  flatten_out_49_U                                                              |hls_dummy_fifo_w10_d2_S_41                                                 |    49|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_192                                       |    40|
|89    |  flatten_out_4_U                                                               |hls_dummy_fifo_w10_d2_S_42                                                 |    49|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_191                                       |    40|
|91    |  flatten_out_50_U                                                              |hls_dummy_fifo_w10_d2_S_43                                                 |    50|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_190                                       |    40|
|93    |  flatten_out_51_U                                                              |hls_dummy_fifo_w10_d2_S_44                                                 |    49|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_189                                       |    40|
|95    |  flatten_out_52_U                                                              |hls_dummy_fifo_w10_d2_S_45                                                 |    49|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_188                                       |    40|
|97    |  flatten_out_53_U                                                              |hls_dummy_fifo_w10_d2_S_46                                                 |    49|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_187                                       |    40|
|99    |  flatten_out_54_U                                                              |hls_dummy_fifo_w10_d2_S_47                                                 |    49|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_186                                       |    40|
|101   |  flatten_out_55_U                                                              |hls_dummy_fifo_w10_d2_S_48                                                 |    51|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_185                                       |    40|
|103   |  flatten_out_56_U                                                              |hls_dummy_fifo_w10_d2_S_49                                                 |    49|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_184                                       |    40|
|105   |  flatten_out_57_U                                                              |hls_dummy_fifo_w10_d2_S_50                                                 |    49|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_183                                       |    40|
|107   |  flatten_out_58_U                                                              |hls_dummy_fifo_w10_d2_S_51                                                 |    51|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_182                                       |    40|
|109   |  flatten_out_59_U                                                              |hls_dummy_fifo_w10_d2_S_52                                                 |    49|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_181                                       |    40|
|111   |  flatten_out_5_U                                                               |hls_dummy_fifo_w10_d2_S_53                                                 |    49|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_180                                       |    40|
|113   |  flatten_out_60_U                                                              |hls_dummy_fifo_w10_d2_S_54                                                 |    50|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_179                                       |    40|
|115   |  flatten_out_61_U                                                              |hls_dummy_fifo_w10_d2_S_55                                                 |    49|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_178                                       |    40|
|117   |  flatten_out_62_U                                                              |hls_dummy_fifo_w10_d2_S_56                                                 |    50|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_177                                       |    40|
|119   |  flatten_out_63_U                                                              |hls_dummy_fifo_w10_d2_S_57                                                 |    50|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_176                                       |    40|
|121   |  flatten_out_64_U                                                              |hls_dummy_fifo_w10_d2_S_58                                                 |    49|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_175                                       |    40|
|123   |  flatten_out_65_U                                                              |hls_dummy_fifo_w10_d2_S_59                                                 |    50|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_174                                       |    40|
|125   |  flatten_out_66_U                                                              |hls_dummy_fifo_w10_d2_S_60                                                 |    49|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_173                                       |    40|
|127   |  flatten_out_67_U                                                              |hls_dummy_fifo_w10_d2_S_61                                                 |    49|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_172                                       |    40|
|129   |  flatten_out_68_U                                                              |hls_dummy_fifo_w10_d2_S_62                                                 |    50|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_171                                       |    40|
|131   |  flatten_out_69_U                                                              |hls_dummy_fifo_w10_d2_S_63                                                 |    49|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_170                                       |    40|
|133   |  flatten_out_6_U                                                               |hls_dummy_fifo_w10_d2_S_64                                                 |    49|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_169                                       |    40|
|135   |  flatten_out_70_U                                                              |hls_dummy_fifo_w10_d2_S_65                                                 |    49|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_168                                       |    40|
|137   |  flatten_out_71_U                                                              |hls_dummy_fifo_w10_d2_S_66                                                 |    50|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_167                                       |    40|
|139   |  flatten_out_72_U                                                              |hls_dummy_fifo_w10_d2_S_67                                                 |    51|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_166                                       |    40|
|141   |  flatten_out_73_U                                                              |hls_dummy_fifo_w10_d2_S_68                                                 |    49|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_165                                       |    40|
|143   |  flatten_out_74_U                                                              |hls_dummy_fifo_w10_d2_S_69                                                 |    49|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_164                                       |    40|
|145   |  flatten_out_75_U                                                              |hls_dummy_fifo_w10_d2_S_70                                                 |    50|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_163                                       |    40|
|147   |  flatten_out_76_U                                                              |hls_dummy_fifo_w10_d2_S_71                                                 |    49|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_162                                       |    40|
|149   |  flatten_out_77_U                                                              |hls_dummy_fifo_w10_d2_S_72                                                 |    50|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_161                                       |    40|
|151   |  flatten_out_78_U                                                              |hls_dummy_fifo_w10_d2_S_73                                                 |    49|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_160                                       |    40|
|153   |  flatten_out_79_U                                                              |hls_dummy_fifo_w10_d2_S_74                                                 |    50|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_159                                       |    40|
|155   |  flatten_out_7_U                                                               |hls_dummy_fifo_w10_d2_S_75                                                 |    52|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_158                                       |    40|
|157   |  flatten_out_8_U                                                               |hls_dummy_fifo_w10_d2_S_76                                                 |    49|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_157                                       |    40|
|159   |  flatten_out_9_U                                                               |hls_dummy_fifo_w10_d2_S_77                                                 |    49|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_156                                       |    40|
|161   |  flatten_out_U                                                                 |hls_dummy_fifo_w10_d2_S_78                                                 |    49|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_155                                       |    40|
|163   |  sparse_arr_feat_conv1_out_1_U                                                 |hls_dummy_fifo_w10_d2_S_79                                                 |   130|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_154                                       |   120|
|165   |  sparse_arr_feat_conv1_out_2_U                                                 |hls_dummy_fifo_w10_d2_S_80                                                 |   815|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_153                                       |   784|
|167   |  sparse_arr_feat_conv1_out_3_U                                                 |hls_dummy_fifo_w10_d2_S_81                                                 |    41|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_152                                       |    32|
|169   |  sparse_arr_feat_conv1_out_4_U                                                 |hls_dummy_fifo_w10_d2_S_82                                                 |    47|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_151                                       |    37|
|171   |  sparse_arr_feat_conv1_out_U                                                   |hls_dummy_fifo_w10_d2_S_83                                                 |    40|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_150                                       |    30|
|173   |  sparse_arr_feat_reduce_out_1_U                                                |hls_dummy_fifo_w10_d2_S_84                                                 |   389|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_149                                       |   380|
|175   |  sparse_arr_feat_reduce_out_2_U                                                |hls_dummy_fifo_w10_d2_S_85                                                 |   389|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_148                                       |   380|
|177   |  sparse_arr_feat_reduce_out_3_U                                                |hls_dummy_fifo_w10_d2_S_86                                                 |   396|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_147                                       |   386|
|179   |  sparse_arr_feat_reduce_out_4_U                                                |hls_dummy_fifo_w10_d2_S_87                                                 |   410|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg_146                                       |   398|
|181   |  sparse_arr_feat_reduce_out_U                                                  |hls_dummy_fifo_w10_d2_S_88                                                 |   453|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                          |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |   443|
|183   |  sparse_arr_hash_reduce_out_1_c13_channel_U                                    |hls_dummy_fifo_w4_d2_S                                                     |    47|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_145                                        |    38|
|185   |  sparse_arr_hash_reduce_out_1_c_U                                              |hls_dummy_fifo_w4_d2_S_89                                                  |    22|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_144                                        |    13|
|187   |  sparse_arr_hash_reduce_out_2_c14_channel_U                                    |hls_dummy_fifo_w4_d2_S_90                                                  |    46|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_143                                        |    37|
|189   |  sparse_arr_hash_reduce_out_2_c_U                                              |hls_dummy_fifo_w4_d2_S_91                                                  |    22|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_142                                        |    13|
|191   |  sparse_arr_hash_reduce_out_3_c15_channel_U                                    |hls_dummy_fifo_w4_d2_S_92                                                  |    57|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_141                                        |    47|
|193   |  sparse_arr_hash_reduce_out_3_c_U                                              |hls_dummy_fifo_w4_d2_S_93                                                  |    23|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_140                                        |    13|
|195   |  sparse_arr_hash_reduce_out_4_c16_channel_U                                    |hls_dummy_fifo_w4_d2_S_94                                                  |    38|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_139                                        |    28|
|197   |  sparse_arr_hash_reduce_out_4_c_U                                              |hls_dummy_fifo_w4_d2_S_95                                                  |    24|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_138                                        |    13|
|199   |  sparse_arr_hash_reduce_out_5_c17_channel_U                                    |hls_dummy_fifo_w4_d2_S_96                                                  |    42|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_137                                        |    33|
|201   |  sparse_arr_hash_reduce_out_5_c_U                                              |hls_dummy_fifo_w4_d2_S_97                                                  |    22|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_136                                        |    13|
|203   |  sparse_arr_hash_reduce_out_6_c18_channel_U                                    |hls_dummy_fifo_w4_d2_S_98                                                  |    29|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_135                                        |    17|
|205   |  sparse_arr_hash_reduce_out_6_c_U                                              |hls_dummy_fifo_w4_d2_S_99                                                  |    22|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_134                                        |    13|
|207   |  sparse_arr_hash_reduce_out_7_c19_channel_U                                    |hls_dummy_fifo_w4_d2_S_100                                                 |    53|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_133                                        |    43|
|209   |  sparse_arr_hash_reduce_out_7_c_U                                              |hls_dummy_fifo_w4_d2_S_101                                                 |    23|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_132                                        |    13|
|211   |  sparse_arr_hash_reduce_out_8_c20_channel_U                                    |hls_dummy_fifo_w4_d2_S_102                                                 |    49|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_131                                        |    39|
|213   |  sparse_arr_hash_reduce_out_8_c_U                                              |hls_dummy_fifo_w4_d2_S_103                                                 |    22|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_130                                        |    13|
|215   |  sparse_arr_hash_reduce_out_9_c21_channel_U                                    |hls_dummy_fifo_w4_d2_S_104                                                 |    63|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_129                                        |    54|
|217   |  sparse_arr_hash_reduce_out_9_c_U                                              |hls_dummy_fifo_w4_d2_S_105                                                 |    22|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_128                                        |    13|
|219   |  sparse_arr_hash_reduce_out_c12_channel_U                                      |hls_dummy_fifo_w4_d2_S_106                                                 |    39|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg_127                                        |    30|
|221   |  sparse_arr_hash_reduce_out_c_U                                                |hls_dummy_fifo_w4_d2_S_107                                                 |    22|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                           |hls_dummy_fifo_w4_d2_S_ShiftReg                                            |    13|
|223   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_U0              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s  |  1569|
|224   |    mul_10s_10s_18_1_1_U10                                                      |hls_dummy_mul_10s_10s_18_1_1                                               |   110|
|225   |    mul_10s_10s_18_1_1_U11                                                      |hls_dummy_mul_10s_10s_18_1_1_108                                           |    95|
|226   |    mul_10s_10s_18_1_1_U12                                                      |hls_dummy_mul_10s_10s_18_1_1_109                                           |    95|
|227   |    mul_10s_10s_18_1_1_U13                                                      |hls_dummy_mul_10s_10s_18_1_1_110                                           |   100|
|228   |    mul_10s_10s_18_1_1_U14                                                      |hls_dummy_mul_10s_10s_18_1_1_111                                           |    52|
|229   |    mul_10s_10s_18_1_1_U15                                                      |hls_dummy_mul_10s_10s_18_1_1_112                                           |    42|
|230   |    mul_10s_10s_18_1_1_U16                                                      |hls_dummy_mul_10s_10s_18_1_1_113                                           |    42|
|231   |    mul_10s_10s_18_1_1_U17                                                      |hls_dummy_mul_10s_10s_18_1_1_114                                           |    42|
|232   |    mul_10s_10s_18_1_1_U18                                                      |hls_dummy_mul_10s_10s_18_1_1_115                                           |    52|
|233   |    mul_10s_10s_18_1_1_U19                                                      |hls_dummy_mul_10s_10s_18_1_1_116                                           |    42|
|234   |    mul_10s_10s_18_1_1_U20                                                      |hls_dummy_mul_10s_10s_18_1_1_117                                           |    42|
|235   |    mul_10s_10s_18_1_1_U21                                                      |hls_dummy_mul_10s_10s_18_1_1_118                                           |    42|
|236   |    mul_10s_10s_18_1_1_U22                                                      |hls_dummy_mul_10s_10s_18_1_1_119                                           |    52|
|237   |    mul_10s_10s_18_1_1_U23                                                      |hls_dummy_mul_10s_10s_18_1_1_120                                           |    42|
|238   |    mul_10s_10s_18_1_1_U24                                                      |hls_dummy_mul_10s_10s_18_1_1_121                                           |    42|
|239   |    mul_10s_10s_18_1_1_U25                                                      |hls_dummy_mul_10s_10s_18_1_1_122                                           |    42|
|240   |    mul_10s_10s_18_1_1_U26                                                      |hls_dummy_mul_10s_10s_18_1_1_123                                           |    52|
|241   |    mul_10s_10s_18_1_1_U27                                                      |hls_dummy_mul_10s_10s_18_1_1_124                                           |    42|
|242   |    mul_10s_10s_18_1_1_U28                                                      |hls_dummy_mul_10s_10s_18_1_1_125                                           |    42|
|243   |    mul_10s_10s_18_1_1_U29                                                      |hls_dummy_mul_10s_10s_18_1_1_126                                           |    42|
|244   |  sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_U0                     |hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_s         |  7733|
|245   |    grp_sparse_flatten_ap_fixed_ap_uint_10_10_8_1_5_Pipeline_FillFlatArr_fu_786 |hls_dummy_sparse_flatten_ap_fixed_ap_uint_10_10_8_1_5_Pipeline_FillFlatArr |  6671|
|246   |      flow_control_loop_pipe_sequential_init_U                                  |hls_dummy_flow_control_loop_pipe_sequential_init                           |    11|
|247   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_4_U0              |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_8_1_5_4    |  3348|
+------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.969 ; gain = 1856.055 ; free physical = 334254 ; free virtual = 417326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:01:58 . Memory (MB): peak = 4291.879 ; gain = 1859.965 ; free physical = 346591 ; free virtual = 429668
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:58 . Memory (MB): peak = 4291.879 ; gain = 1859.965 ; free physical = 346587 ; free virtual = 429664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4291.879 ; gain = 0.000 ; free physical = 349679 ; free virtual = 431269
INFO: [Netlist 29-17] Analyzing 1032 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4356.773 ; gain = 0.000 ; free physical = 349747 ; free virtual = 431337
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: d0a185e5
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:07 . Memory (MB): peak = 4356.773 ; gain = 1948.695 ; free physical = 349672 ; free virtual = 431262
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16169.356; main = 3494.583; forked = 12804.882
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21293.809; main = 4356.777; forked = 17005.836
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4420.805 ; gain = 64.031 ; free physical = 349746 ; free virtual = 431336

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ec86323b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4460.383 ; gain = 39.578 ; free physical = 349276 ; free virtual = 430866

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 21 inverters resulting in an inversion of 82 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 163580743

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346202 ; free virtual = 429279
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12b49ebee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346316 ; free virtual = 429391
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 13 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a3e9f5d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346317 ; free virtual = 429391
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 4d2402af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346310 ; free virtual = 429383
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: f7d9d838

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346309 ; free virtual = 429383
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              24  |                                              0  |
|  Constant propagation         |               5  |              13  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 109d29bc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346309 ; free virtual = 429382

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 109d29bc0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346309 ; free virtual = 429382

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 109d29bc0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346309 ; free virtual = 429382

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346308 ; free virtual = 429381
Ending Netlist Obfuscation Task | Checksum: 109d29bc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4568.336 ; gain = 0.000 ; free physical = 346308 ; free virtual = 429381
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4568.336 ; gain = 211.562 ; free physical = 346308 ; free virtual = 429381
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 06:04:57 2025...
