

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 22 23:53:30 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_364  |sqrt_fixed_32_32_s  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   8|      -|      -|    -|
|Expression       |        -|   -|      0|    410|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   0|   1133|   2425|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     65|    -|
|Register         |        -|   -|    164|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|   1297|   2900|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  10|      3|     16|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |control_s_axi_U                |control_s_axi       |        0|   0|  560|   680|    0|
    |mul_9s_9s_18_1_1_U2            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U3            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U4            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U5            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U6            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U7            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U8            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |mul_9s_9s_18_1_1_U9            |mul_9s_9s_18_1_1    |        0|   0|    0|    51|    0|
    |grp_sqrt_fixed_32_32_s_fu_364  |sqrt_fixed_32_32_s  |        0|   0|  573|  1337|    0|
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |Total                          |                    |        0|   0| 1133|  2425|    0|
    +-------------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_muladd_9s_9s_18s_18_4_1_U10  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U11  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U12  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U13  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U14  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U15  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U16  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U17  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_12_fu_757_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln16_13_fu_767_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln16_2_fu_703_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln16_5_fu_719_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln16_6_fu_729_p2   |         +|   0|  0|  27|          20|          20|
    |add_ln16_9_fu_741_p2   |         +|   0|  0|  26|          19|          19|
    |res_2_fu_779_p2        |         +|   0|  0|  28|          21|          21|
    |sub_ln16_10_fu_537_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_11_fu_551_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_12_fu_569_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_13_fu_583_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_14_fu_597_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_15_fu_615_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_1_fu_391_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_2_fu_405_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_3_fu_423_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_4_fu_437_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_5_fu_455_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_6_fu_469_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_7_fu_487_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_8_fu_505_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_9_fu_519_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_fu_377_p2     |         -|   0|  0|  14|           9|           9|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 410|         281|         281|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         16|    1|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         16|    1|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln16_13_reg_998  |  20|   0|   20|          0|
    |add_ln16_6_reg_993   |  20|   0|   20|          0|
    |ap_CS_fsm            |  15|   0|   15|          0|
    |p_Val2_s_reg_1009    |  16|   0|   16|          0|
    |res_2_reg_1003       |  21|   0|   21|          0|
    |sub_ln16_10_reg_920  |   9|   0|    9|          0|
    |sub_ln16_12_reg_931  |   9|   0|    9|          0|
    |sub_ln16_13_reg_936  |   9|   0|    9|          0|
    |sub_ln16_1_reg_870   |   9|   0|    9|          0|
    |sub_ln16_3_reg_881   |   9|   0|    9|          0|
    |sub_ln16_5_reg_892   |   9|   0|    9|          0|
    |sub_ln16_8_reg_909   |   9|   0|    9|          0|
    |sub_ln16_reg_865     |   9|   0|    9|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 164|   0|  164|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    9|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    9|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%x_16_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_16" [src/EucHW_RC.cpp:16]   --->   Operation 16 'read' 'x_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %x_16_read" [src/EucHW_RC.cpp:16]   --->   Operation 17 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%x_0_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_0" [src/EucHW_RC.cpp:16]   --->   Operation 18 'read' 'x_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %x_0_read" [src/EucHW_RC.cpp:16]   --->   Operation 19 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%sub_ln16 = sub i9 %zext_ln16, i9 %zext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 20 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%x_17_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_17" [src/EucHW_RC.cpp:16]   --->   Operation 21 'read' 'x_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %x_17_read" [src/EucHW_RC.cpp:16]   --->   Operation 22 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%x_1_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_1" [src/EucHW_RC.cpp:16]   --->   Operation 23 'read' 'x_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %x_1_read" [src/EucHW_RC.cpp:16]   --->   Operation 24 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%sub_ln16_1 = sub i9 %zext_ln16_2, i9 %zext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 25 'sub' 'sub_ln16_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%x_18_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_18" [src/EucHW_RC.cpp:16]   --->   Operation 26 'read' 'x_18_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %x_18_read" [src/EucHW_RC.cpp:16]   --->   Operation 27 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%x_2_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_2" [src/EucHW_RC.cpp:16]   --->   Operation 28 'read' 'x_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i8 %x_2_read" [src/EucHW_RC.cpp:16]   --->   Operation 29 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%sub_ln16_2 = sub i9 %zext_ln16_4, i9 %zext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 30 'sub' 'sub_ln16_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i9 %sub_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 31 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 32 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%x_19_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_19" [src/EucHW_RC.cpp:16]   --->   Operation 33 'read' 'x_19_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %x_19_read" [src/EucHW_RC.cpp:16]   --->   Operation 34 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%x_3_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_3" [src/EucHW_RC.cpp:16]   --->   Operation 35 'read' 'x_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %x_3_read" [src/EucHW_RC.cpp:16]   --->   Operation 36 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln16_3 = sub i9 %zext_ln16_6, i9 %zext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 37 'sub' 'sub_ln16_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%x_20_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_20" [src/EucHW_RC.cpp:16]   --->   Operation 38 'read' 'x_20_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i8 %x_20_read" [src/EucHW_RC.cpp:16]   --->   Operation 39 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%x_4_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_4" [src/EucHW_RC.cpp:16]   --->   Operation 40 'read' 'x_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i8 %x_4_read" [src/EucHW_RC.cpp:16]   --->   Operation 41 'zext' 'zext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%sub_ln16_4 = sub i9 %zext_ln16_8, i9 %zext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 42 'sub' 'sub_ln16_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i9 %sub_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 43 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 44 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%x_21_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_21" [src/EucHW_RC.cpp:16]   --->   Operation 45 'read' 'x_21_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i8 %x_21_read" [src/EucHW_RC.cpp:16]   --->   Operation 46 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%x_5_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_5" [src/EucHW_RC.cpp:16]   --->   Operation 47 'read' 'x_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i8 %x_5_read" [src/EucHW_RC.cpp:16]   --->   Operation 48 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "%sub_ln16_5 = sub i9 %zext_ln16_10, i9 %zext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 49 'sub' 'sub_ln16_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%x_22_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_22" [src/EucHW_RC.cpp:16]   --->   Operation 50 'read' 'x_22_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i8 %x_22_read" [src/EucHW_RC.cpp:16]   --->   Operation 51 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%x_6_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_6" [src/EucHW_RC.cpp:16]   --->   Operation 52 'read' 'x_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i8 %x_6_read" [src/EucHW_RC.cpp:16]   --->   Operation 53 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.91ns)   --->   "%sub_ln16_6 = sub i9 %zext_ln16_12, i9 %zext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 54 'sub' 'sub_ln16_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln16_6 = sext i9 %sub_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 55 'sext' 'sext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 56 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%x_23_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_23" [src/EucHW_RC.cpp:16]   --->   Operation 57 'read' 'x_23_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i8 %x_23_read" [src/EucHW_RC.cpp:16]   --->   Operation 58 'zext' 'zext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%x_7_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_7" [src/EucHW_RC.cpp:16]   --->   Operation 59 'read' 'x_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln16_15 = zext i8 %x_7_read" [src/EucHW_RC.cpp:16]   --->   Operation 60 'zext' 'zext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.91ns)   --->   "%sub_ln16_7 = sub i9 %zext_ln16_14, i9 %zext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 61 'sub' 'sub_ln16_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln16_7 = sext i9 %sub_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 62 'sext' 'sext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 63 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%x_24_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_24" [src/EucHW_RC.cpp:16]   --->   Operation 64 'read' 'x_24_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i8 %x_24_read" [src/EucHW_RC.cpp:16]   --->   Operation 65 'zext' 'zext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%x_8_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_8" [src/EucHW_RC.cpp:16]   --->   Operation 66 'read' 'x_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln16_17 = zext i8 %x_8_read" [src/EucHW_RC.cpp:16]   --->   Operation 67 'zext' 'zext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.91ns)   --->   "%sub_ln16_8 = sub i9 %zext_ln16_16, i9 %zext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 68 'sub' 'sub_ln16_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%x_25_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_25" [src/EucHW_RC.cpp:16]   --->   Operation 69 'read' 'x_25_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i8 %x_25_read" [src/EucHW_RC.cpp:16]   --->   Operation 70 'zext' 'zext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%x_9_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_9" [src/EucHW_RC.cpp:16]   --->   Operation 71 'read' 'x_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i8 %x_9_read" [src/EucHW_RC.cpp:16]   --->   Operation 72 'zext' 'zext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.91ns)   --->   "%sub_ln16_9 = sub i9 %zext_ln16_18, i9 %zext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 73 'sub' 'sub_ln16_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i9 %sub_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 74 'sext' 'sext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 75 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%x_26_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_26" [src/EucHW_RC.cpp:16]   --->   Operation 76 'read' 'x_26_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i8 %x_26_read" [src/EucHW_RC.cpp:16]   --->   Operation 77 'zext' 'zext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%x_10_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_10" [src/EucHW_RC.cpp:16]   --->   Operation 78 'read' 'x_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i8 %x_10_read" [src/EucHW_RC.cpp:16]   --->   Operation 79 'zext' 'zext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.91ns)   --->   "%sub_ln16_10 = sub i9 %zext_ln16_20, i9 %zext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 80 'sub' 'sub_ln16_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%x_27_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_27" [src/EucHW_RC.cpp:16]   --->   Operation 81 'read' 'x_27_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i8 %x_27_read" [src/EucHW_RC.cpp:16]   --->   Operation 82 'zext' 'zext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%x_11_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_11" [src/EucHW_RC.cpp:16]   --->   Operation 83 'read' 'x_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln16_23 = zext i8 %x_11_read" [src/EucHW_RC.cpp:16]   --->   Operation 84 'zext' 'zext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.91ns)   --->   "%sub_ln16_11 = sub i9 %zext_ln16_22, i9 %zext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 85 'sub' 'sub_ln16_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln16_11 = sext i9 %sub_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 86 'sext' 'sext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 87 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%x_28_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_28" [src/EucHW_RC.cpp:16]   --->   Operation 88 'read' 'x_28_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i8 %x_28_read" [src/EucHW_RC.cpp:16]   --->   Operation 89 'zext' 'zext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%x_12_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_12" [src/EucHW_RC.cpp:16]   --->   Operation 90 'read' 'x_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln16_25 = zext i8 %x_12_read" [src/EucHW_RC.cpp:16]   --->   Operation 91 'zext' 'zext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.91ns)   --->   "%sub_ln16_12 = sub i9 %zext_ln16_24, i9 %zext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 92 'sub' 'sub_ln16_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%x_29_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_29" [src/EucHW_RC.cpp:16]   --->   Operation 93 'read' 'x_29_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i8 %x_29_read" [src/EucHW_RC.cpp:16]   --->   Operation 94 'zext' 'zext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%x_13_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_13" [src/EucHW_RC.cpp:16]   --->   Operation 95 'read' 'x_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i8 %x_13_read" [src/EucHW_RC.cpp:16]   --->   Operation 96 'zext' 'zext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.91ns)   --->   "%sub_ln16_13 = sub i9 %zext_ln16_26, i9 %zext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 97 'sub' 'sub_ln16_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%x_30_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_30" [src/EucHW_RC.cpp:16]   --->   Operation 98 'read' 'x_30_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i8 %x_30_read" [src/EucHW_RC.cpp:16]   --->   Operation 99 'zext' 'zext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%x_14_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_14" [src/EucHW_RC.cpp:16]   --->   Operation 100 'read' 'x_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i8 %x_14_read" [src/EucHW_RC.cpp:16]   --->   Operation 101 'zext' 'zext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.91ns)   --->   "%sub_ln16_14 = sub i9 %zext_ln16_28, i9 %zext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 102 'sub' 'sub_ln16_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln16_14 = sext i9 %sub_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 103 'sext' 'sext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 104 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%x_31_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_31" [src/EucHW_RC.cpp:16]   --->   Operation 105 'read' 'x_31_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i8 %x_31_read" [src/EucHW_RC.cpp:16]   --->   Operation 106 'zext' 'zext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%x_15_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_15" [src/EucHW_RC.cpp:16]   --->   Operation 107 'read' 'x_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i8 %x_15_read" [src/EucHW_RC.cpp:16]   --->   Operation 108 'zext' 'zext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.91ns)   --->   "%sub_ln16_15 = sub i9 %zext_ln16_30, i9 %zext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 109 'sub' 'sub_ln16_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln16_15 = sext i9 %sub_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 110 'sext' 'sext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 111 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 112 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 113 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 114 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 115 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 116 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 117 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [2/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 118 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 119 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.45>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i9 %sub_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 120 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (4.35ns)   --->   "%res = mul i18 %sext_ln16, i18 %sext_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 121 'mul' 'res' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i9 %sub_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 122 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (4.35ns)   --->   "%mul_ln16 = mul i18 %sext_ln16_1, i18 %sext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 123 'mul' 'mul_ln16' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 124 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i9 %sub_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 125 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (4.35ns)   --->   "%mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 126 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 127 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln16_5 = sext i9 %sub_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 128 'sext' 'sext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (4.35ns)   --->   "%mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 129 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 130 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 131 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln16_8 = sext i9 %sub_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 132 'sext' 'sext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (4.35ns)   --->   "%mul_ln16_7 = mul i18 %sext_ln16_8, i18 %sext_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 133 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 134 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln16_10 = sext i9 %sub_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 135 'sext' 'sext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (4.35ns)   --->   "%mul_ln16_9 = mul i18 %sext_ln16_10, i18 %sext_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 136 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 137 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln16_12 = sext i9 %sub_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 138 'sext' 'sext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (4.35ns)   --->   "%mul_ln16_11 = mul i18 %sext_ln16_12, i18 %sext_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 139 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln16_13 = sext i9 %sub_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 140 'sext' 'sext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (4.35ns)   --->   "%mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 141 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 142 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 143 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i18 %mul_ln16_12, i18 %mul_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 144 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i18 %mul_ln16_11, i18 %mul_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 145 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i18 %mul_ln16_7, i18 %mul_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 146 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i18 %mul_ln16_9, i18 %mul_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 147 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i18 %mul_ln16, i18 %mul_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 148 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i18 %res, i18 %mul_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 149 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i18 %mul_ln16_2, i18 %mul_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 150 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i18 %mul_ln16_4, i18 %mul_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 151 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 152 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i18 %mul_ln16_12, i18 %mul_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 152 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln16_16 = sext i18 %add_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 153 'sext' 'sext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i18 %mul_ln16_11, i18 %mul_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 154 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln16_17 = sext i18 %add_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 155 'sext' 'sext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.13ns)   --->   "%add_ln16_2 = add i19 %sext_ln16_17, i19 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 156 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln16_18 = sext i19 %add_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 157 'sext' 'sext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i18 %mul_ln16_7, i18 %mul_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 158 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln16_19 = sext i18 %add_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 159 'sext' 'sext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i18 %mul_ln16_9, i18 %mul_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 160 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln16_20 = sext i18 %add_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 161 'sext' 'sext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (2.13ns)   --->   "%add_ln16_5 = add i19 %sext_ln16_20, i19 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 162 'add' 'add_ln16_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln16_21 = sext i19 %add_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 163 'sext' 'sext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (2.16ns)   --->   "%add_ln16_6 = add i20 %sext_ln16_21, i20 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 164 'add' 'add_ln16_6' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i18 %mul_ln16, i18 %mul_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 165 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln16_23 = sext i18 %add_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 166 'sext' 'sext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i18 %res, i18 %mul_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 167 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln16_24 = sext i18 %add_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 168 'sext' 'sext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.13ns)   --->   "%add_ln16_9 = add i19 %sext_ln16_24, i19 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 169 'add' 'add_ln16_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln16_25 = sext i19 %add_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 170 'sext' 'sext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i18 %mul_ln16_2, i18 %mul_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 171 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln16_26 = sext i18 %add_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 172 'sext' 'sext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i18 %mul_ln16_4, i18 %mul_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 173 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln16_27 = sext i18 %add_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 174 'sext' 'sext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (2.13ns)   --->   "%add_ln16_12 = add i19 %sext_ln16_27, i19 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 175 'add' 'add_ln16_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln16_28 = sext i19 %add_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 176 'sext' 'sext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (2.16ns)   --->   "%add_ln16_13 = add i20 %sext_ln16_28, i20 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 177 'add' 'add_ln16_13' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln16_22 = sext i20 %add_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 178 'sext' 'sext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln16_29 = sext i20 %add_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 179 'sext' 'sext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (2.19ns)   --->   "%res_2 = add i21 %sext_ln16_29, i21 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 180 'add' 'res_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.55>
ST_6 : Operation 181 [9/9] (5.55ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 181 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 182 [8/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 182 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.15>
ST_8 : Operation 183 [7/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 183 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.15>
ST_9 : Operation 184 [6/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 184 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.15>
ST_10 : Operation 185 [5/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 185 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.15>
ST_11 : Operation 186 [4/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 186 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 187 [3/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 187 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.15>
ST_13 : Operation 188 [2/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 188 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.54>
ST_14 : Operation 189 [1/9] (6.54ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 189 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_34"   --->   Operation 190 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_add"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_add, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_0, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_sqrt"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_sqrt, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_1, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_0"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_0, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_2, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_1"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_1, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_3, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_2"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_2, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_4, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_3"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_3, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_5, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_4"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_4, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_6, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_5"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_5, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_7, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_6"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_6, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_8, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_7"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_7, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_9, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_8"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_8, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_10, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_9"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_9, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_11, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_10"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_10, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_12, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_11"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_11, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_13, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_12"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_12, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_14, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_13"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_13, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_15, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_14"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_14, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_36, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_15"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_15, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_17, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_16"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_16, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_18, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_17"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_17, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_19, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_18"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_18, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_20, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_19"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_19, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_21, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_20"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_20, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_22, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_21"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_21, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_23, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_22"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_22, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_24, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_23"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_23, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_25, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_24"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_24, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_26, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_25"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_25, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_27, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_26"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_26, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_28, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_27"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_27, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_29, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_28"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_28, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_30, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_29"   --->   Operation 253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_29, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_31, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_30"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_30, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_32, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_31"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_31, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_33, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i21 %res_2" [src/EucHW_RC.cpp:11]   --->   Operation 260 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_add, i32 %sext_ln11" [src/EucHW_RC.cpp:18]   --->   Operation 261 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 262 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (1.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_sqrt, i32 %zext_ln840" [src/EucHW_RC.cpp:19]   --->   Operation 263 'write' 'write_ln19' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [src/EucHW_RC.cpp:20]   --->   Operation 264 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_sqrt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_16_read         (read         ) [ 0000000000000000]
zext_ln16         (zext         ) [ 0000000000000000]
x_0_read          (read         ) [ 0000000000000000]
zext_ln16_1       (zext         ) [ 0000000000000000]
sub_ln16          (sub          ) [ 0011000000000000]
x_17_read         (read         ) [ 0000000000000000]
zext_ln16_2       (zext         ) [ 0000000000000000]
x_1_read          (read         ) [ 0000000000000000]
zext_ln16_3       (zext         ) [ 0000000000000000]
sub_ln16_1        (sub          ) [ 0011000000000000]
x_18_read         (read         ) [ 0000000000000000]
zext_ln16_4       (zext         ) [ 0000000000000000]
x_2_read          (read         ) [ 0000000000000000]
zext_ln16_5       (zext         ) [ 0000000000000000]
sub_ln16_2        (sub          ) [ 0000000000000000]
sext_ln16_2       (sext         ) [ 0011000000000000]
x_19_read         (read         ) [ 0000000000000000]
zext_ln16_6       (zext         ) [ 0000000000000000]
x_3_read          (read         ) [ 0000000000000000]
zext_ln16_7       (zext         ) [ 0000000000000000]
sub_ln16_3        (sub          ) [ 0011000000000000]
x_20_read         (read         ) [ 0000000000000000]
zext_ln16_8       (zext         ) [ 0000000000000000]
x_4_read          (read         ) [ 0000000000000000]
zext_ln16_9       (zext         ) [ 0000000000000000]
sub_ln16_4        (sub          ) [ 0000000000000000]
sext_ln16_4       (sext         ) [ 0011000000000000]
x_21_read         (read         ) [ 0000000000000000]
zext_ln16_10      (zext         ) [ 0000000000000000]
x_5_read          (read         ) [ 0000000000000000]
zext_ln16_11      (zext         ) [ 0000000000000000]
sub_ln16_5        (sub          ) [ 0011000000000000]
x_22_read         (read         ) [ 0000000000000000]
zext_ln16_12      (zext         ) [ 0000000000000000]
x_6_read          (read         ) [ 0000000000000000]
zext_ln16_13      (zext         ) [ 0000000000000000]
sub_ln16_6        (sub          ) [ 0000000000000000]
sext_ln16_6       (sext         ) [ 0011000000000000]
x_23_read         (read         ) [ 0000000000000000]
zext_ln16_14      (zext         ) [ 0000000000000000]
x_7_read          (read         ) [ 0000000000000000]
zext_ln16_15      (zext         ) [ 0000000000000000]
sub_ln16_7        (sub          ) [ 0000000000000000]
sext_ln16_7       (sext         ) [ 0011000000000000]
x_24_read         (read         ) [ 0000000000000000]
zext_ln16_16      (zext         ) [ 0000000000000000]
x_8_read          (read         ) [ 0000000000000000]
zext_ln16_17      (zext         ) [ 0000000000000000]
sub_ln16_8        (sub          ) [ 0011000000000000]
x_25_read         (read         ) [ 0000000000000000]
zext_ln16_18      (zext         ) [ 0000000000000000]
x_9_read          (read         ) [ 0000000000000000]
zext_ln16_19      (zext         ) [ 0000000000000000]
sub_ln16_9        (sub          ) [ 0000000000000000]
sext_ln16_9       (sext         ) [ 0011000000000000]
x_26_read         (read         ) [ 0000000000000000]
zext_ln16_20      (zext         ) [ 0000000000000000]
x_10_read         (read         ) [ 0000000000000000]
zext_ln16_21      (zext         ) [ 0000000000000000]
sub_ln16_10       (sub          ) [ 0011000000000000]
x_27_read         (read         ) [ 0000000000000000]
zext_ln16_22      (zext         ) [ 0000000000000000]
x_11_read         (read         ) [ 0000000000000000]
zext_ln16_23      (zext         ) [ 0000000000000000]
sub_ln16_11       (sub          ) [ 0000000000000000]
sext_ln16_11      (sext         ) [ 0011000000000000]
x_28_read         (read         ) [ 0000000000000000]
zext_ln16_24      (zext         ) [ 0000000000000000]
x_12_read         (read         ) [ 0000000000000000]
zext_ln16_25      (zext         ) [ 0000000000000000]
sub_ln16_12       (sub          ) [ 0011000000000000]
x_29_read         (read         ) [ 0000000000000000]
zext_ln16_26      (zext         ) [ 0000000000000000]
x_13_read         (read         ) [ 0000000000000000]
zext_ln16_27      (zext         ) [ 0000000000000000]
sub_ln16_13       (sub          ) [ 0011000000000000]
x_30_read         (read         ) [ 0000000000000000]
zext_ln16_28      (zext         ) [ 0000000000000000]
x_14_read         (read         ) [ 0000000000000000]
zext_ln16_29      (zext         ) [ 0000000000000000]
sub_ln16_14       (sub          ) [ 0000000000000000]
sext_ln16_14      (sext         ) [ 0011000000000000]
x_31_read         (read         ) [ 0000000000000000]
zext_ln16_30      (zext         ) [ 0000000000000000]
x_15_read         (read         ) [ 0000000000000000]
zext_ln16_31      (zext         ) [ 0000000000000000]
sub_ln16_15       (sub          ) [ 0000000000000000]
sext_ln16_15      (sext         ) [ 0011000000000000]
sext_ln16         (sext         ) [ 0000000000000000]
res               (mul          ) [ 0000100000000000]
sext_ln16_1       (sext         ) [ 0000000000000000]
mul_ln16          (mul          ) [ 0000100000000000]
mul_ln16_1        (mul          ) [ 0000100000000000]
sext_ln16_3       (sext         ) [ 0000000000000000]
mul_ln16_2        (mul          ) [ 0000100000000000]
mul_ln16_3        (mul          ) [ 0000100000000000]
sext_ln16_5       (sext         ) [ 0000000000000000]
mul_ln16_4        (mul          ) [ 0000100000000000]
mul_ln16_5        (mul          ) [ 0000100000000000]
mul_ln16_6        (mul          ) [ 0000100000000000]
sext_ln16_8       (sext         ) [ 0000000000000000]
mul_ln16_7        (mul          ) [ 0000100000000000]
mul_ln16_8        (mul          ) [ 0000100000000000]
sext_ln16_10      (sext         ) [ 0000000000000000]
mul_ln16_9        (mul          ) [ 0000100000000000]
mul_ln16_10       (mul          ) [ 0000100000000000]
sext_ln16_12      (sext         ) [ 0000000000000000]
mul_ln16_11       (mul          ) [ 0000100000000000]
sext_ln16_13      (sext         ) [ 0000000000000000]
mul_ln16_12       (mul          ) [ 0000100000000000]
mul_ln16_13       (mul          ) [ 0000100000000000]
mul_ln16_14       (mul          ) [ 0000100000000000]
add_ln16          (add          ) [ 0000000000000000]
sext_ln16_16      (sext         ) [ 0000000000000000]
add_ln16_1        (add          ) [ 0000000000000000]
sext_ln16_17      (sext         ) [ 0000000000000000]
add_ln16_2        (add          ) [ 0000000000000000]
sext_ln16_18      (sext         ) [ 0000000000000000]
add_ln16_3        (add          ) [ 0000000000000000]
sext_ln16_19      (sext         ) [ 0000000000000000]
add_ln16_4        (add          ) [ 0000000000000000]
sext_ln16_20      (sext         ) [ 0000000000000000]
add_ln16_5        (add          ) [ 0000000000000000]
sext_ln16_21      (sext         ) [ 0000000000000000]
add_ln16_6        (add          ) [ 0000010000000000]
add_ln16_7        (add          ) [ 0000000000000000]
sext_ln16_23      (sext         ) [ 0000000000000000]
add_ln16_8        (add          ) [ 0000000000000000]
sext_ln16_24      (sext         ) [ 0000000000000000]
add_ln16_9        (add          ) [ 0000000000000000]
sext_ln16_25      (sext         ) [ 0000000000000000]
add_ln16_10       (add          ) [ 0000000000000000]
sext_ln16_26      (sext         ) [ 0000000000000000]
add_ln16_11       (add          ) [ 0000000000000000]
sext_ln16_27      (sext         ) [ 0000000000000000]
add_ln16_12       (add          ) [ 0000000000000000]
sext_ln16_28      (sext         ) [ 0000000000000000]
add_ln16_13       (add          ) [ 0000010000000000]
sext_ln16_22      (sext         ) [ 0000000000000000]
sext_ln16_29      (sext         ) [ 0000000000000000]
res_2             (add          ) [ 0000001111111111]
p_Val2_s          (call         ) [ 0000000000000001]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000]
sext_ln11         (sext         ) [ 0000000000000000]
write_ln18        (write        ) [ 0000000000000000]
zext_ln840        (zext         ) [ 0000000000000000]
write_ln19        (write        ) [ 0000000000000000]
ret_ln20          (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_add">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_add"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_sqrt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_sqrt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="x_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="x_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="x_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="x_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="x_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="x_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="x_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="x_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="x_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="x_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="x_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_27"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="x_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_28"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="x_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_29"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="x_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_30"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="x_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_31"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 32>"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="x_16_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_16_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_17_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_17_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_1_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_18_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_18_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_2_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_19_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_19_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_3_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_20_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_20_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="x_4_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_21_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_21_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_5_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_22_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_22_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="x_6_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="x_23_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_23_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_7_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_24_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_24_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="x_8_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x_25_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_25_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="x_9_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x_26_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_26_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="x_10_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_27_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_27_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x_11_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="x_28_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_28_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="x_12_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_12_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="x_29_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_29_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="x_13_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_13_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="x_30_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_30_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="x_14_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_14_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="x_31_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_31_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="x_15_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_15_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="write_ln18_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="21" slack="0"/>
<pin id="354" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/15 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln19_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="16" slack="0"/>
<pin id="361" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/15 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_sqrt_fixed_32_32_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="21" slack="1"/>
<pin id="367" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln16_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln16_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sub_ln16_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln16_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln16_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sub_ln16_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_1/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln16_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_4/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln16_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sub_ln16_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_2/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln16_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_2/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln16_6_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_6/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln16_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_7/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln16_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_3/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln16_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_8/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln16_9_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_9/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sub_ln16_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_4/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln16_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_4/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln16_10_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_10/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln16_11_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_11/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sub_ln16_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_5/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln16_12_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_12/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln16_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_13/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln16_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_6/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln16_6_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_6/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln16_14_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_14/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln16_15_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_15/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sub_ln16_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_7/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln16_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_7/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln16_16_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_16/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln16_17_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_17/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sub_ln16_8_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_8/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln16_18_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_18/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln16_19_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_19/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_ln16_9_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_9/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln16_9_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_9/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln16_20_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_20/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln16_21_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_21/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sub_ln16_10_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_10/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln16_22_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_22/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln16_23_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_23/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln16_11_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_11/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln16_11_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="9" slack="0"/>
<pin id="559" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_11/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln16_24_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_24/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln16_25_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_25/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln16_12_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_12/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln16_26_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_26/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln16_27_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_27/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sub_ln16_13_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_13/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln16_28_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_28/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln16_29_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_29/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sub_ln16_14_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_14/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln16_14_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_14/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln16_30_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_30/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln16_31_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_31/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sub_ln16_15_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_15/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln16_15_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_15/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln16_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="2"/>
<pin id="627" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="res_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="0" index="1" bw="9" slack="0"/>
<pin id="631" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln16_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="2"/>
<pin id="636" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="mul_ln16_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="0"/>
<pin id="639" dir="0" index="1" bw="9" slack="0"/>
<pin id="640" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln16_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="2"/>
<pin id="645" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_3/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="mul_ln16_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="9" slack="0"/>
<pin id="648" dir="0" index="1" bw="9" slack="0"/>
<pin id="649" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_2/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln16_5_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="2"/>
<pin id="654" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_5/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="mul_ln16_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="0" index="1" bw="9" slack="0"/>
<pin id="658" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_4/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln16_8_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="2"/>
<pin id="663" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_8/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="mul_ln16_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_7/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sext_ln16_10_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="2"/>
<pin id="672" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_10/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="mul_ln16_9_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="0"/>
<pin id="675" dir="0" index="1" bw="9" slack="0"/>
<pin id="676" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_9/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln16_12_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="9" slack="2"/>
<pin id="681" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_12/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="mul_ln16_11_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="0" index="1" bw="9" slack="0"/>
<pin id="685" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_11/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln16_13_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="2"/>
<pin id="690" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_13/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="mul_ln16_12_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="0"/>
<pin id="694" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_12/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln16_16_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="18" slack="0"/>
<pin id="699" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_16/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln16_17_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="18" slack="0"/>
<pin id="702" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_17/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln16_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="0"/>
<pin id="705" dir="0" index="1" bw="18" slack="0"/>
<pin id="706" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln16_18_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="19" slack="0"/>
<pin id="711" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_18/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln16_19_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="18" slack="0"/>
<pin id="715" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_19/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln16_20_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="18" slack="0"/>
<pin id="718" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_20/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln16_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="18" slack="0"/>
<pin id="721" dir="0" index="1" bw="18" slack="0"/>
<pin id="722" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_5/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln16_21_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="19" slack="0"/>
<pin id="727" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_21/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln16_6_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="19" slack="0"/>
<pin id="731" dir="0" index="1" bw="19" slack="0"/>
<pin id="732" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_6/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln16_23_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="18" slack="0"/>
<pin id="737" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_23/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln16_24_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="18" slack="0"/>
<pin id="740" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_24/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln16_9_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="18" slack="0"/>
<pin id="743" dir="0" index="1" bw="18" slack="0"/>
<pin id="744" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_9/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln16_25_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="19" slack="0"/>
<pin id="749" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_25/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln16_26_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="18" slack="0"/>
<pin id="753" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_26/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln16_27_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="18" slack="0"/>
<pin id="756" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_27/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln16_12_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="18" slack="0"/>
<pin id="759" dir="0" index="1" bw="18" slack="0"/>
<pin id="760" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_12/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln16_28_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="19" slack="0"/>
<pin id="765" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_28/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln16_13_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="19" slack="0"/>
<pin id="769" dir="0" index="1" bw="19" slack="0"/>
<pin id="770" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_13/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln16_22_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="20" slack="1"/>
<pin id="775" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_22/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln16_29_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="20" slack="1"/>
<pin id="778" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_29/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="res_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="20" slack="0"/>
<pin id="781" dir="0" index="1" bw="20" slack="0"/>
<pin id="782" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_2/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln11_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="21" slack="10"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/15 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln840_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/15 "/>
</bind>
</comp>

<comp id="793" class="1007" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="9" slack="0"/>
<pin id="795" dir="0" index="1" bw="9" slack="0"/>
<pin id="796" dir="0" index="2" bw="18" slack="0"/>
<pin id="797" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_1/1 add_ln16_7/3 "/>
</bind>
</comp>

<comp id="802" class="1007" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="9" slack="0"/>
<pin id="804" dir="0" index="1" bw="9" slack="0"/>
<pin id="805" dir="0" index="2" bw="18" slack="0"/>
<pin id="806" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_3/1 add_ln16_8/3 "/>
</bind>
</comp>

<comp id="811" class="1007" name="grp_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="0"/>
<pin id="813" dir="0" index="1" bw="9" slack="0"/>
<pin id="814" dir="0" index="2" bw="18" slack="0"/>
<pin id="815" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_5/1 add_ln16_10/3 "/>
</bind>
</comp>

<comp id="820" class="1007" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="9" slack="0"/>
<pin id="822" dir="0" index="1" bw="9" slack="0"/>
<pin id="823" dir="0" index="2" bw="18" slack="0"/>
<pin id="824" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_6/1 add_ln16_3/3 "/>
</bind>
</comp>

<comp id="829" class="1007" name="grp_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="0"/>
<pin id="831" dir="0" index="1" bw="9" slack="0"/>
<pin id="832" dir="0" index="2" bw="18" slack="0"/>
<pin id="833" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_8/1 add_ln16_4/3 "/>
</bind>
</comp>

<comp id="838" class="1007" name="grp_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="0"/>
<pin id="840" dir="0" index="1" bw="9" slack="0"/>
<pin id="841" dir="0" index="2" bw="18" slack="0"/>
<pin id="842" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_10/1 add_ln16_1/3 "/>
</bind>
</comp>

<comp id="847" class="1007" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="9" slack="0"/>
<pin id="849" dir="0" index="1" bw="9" slack="0"/>
<pin id="850" dir="0" index="2" bw="18" slack="0"/>
<pin id="851" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_13/1 add_ln16/3 "/>
</bind>
</comp>

<comp id="856" class="1007" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="9" slack="0"/>
<pin id="858" dir="0" index="1" bw="9" slack="0"/>
<pin id="859" dir="0" index="2" bw="18" slack="0"/>
<pin id="860" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16_14/1 add_ln16_11/3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="sub_ln16_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="2"/>
<pin id="867" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="870" class="1005" name="sub_ln16_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="2"/>
<pin id="872" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sext_ln16_2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="18" slack="1"/>
<pin id="877" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="sub_ln16_3_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="9" slack="2"/>
<pin id="883" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16_3 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sext_ln16_4_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="18" slack="1"/>
<pin id="888" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_4 "/>
</bind>
</comp>

<comp id="892" class="1005" name="sub_ln16_5_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="9" slack="2"/>
<pin id="894" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16_5 "/>
</bind>
</comp>

<comp id="897" class="1005" name="sext_ln16_6_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="18" slack="1"/>
<pin id="899" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_6 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sext_ln16_7_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="18" slack="1"/>
<pin id="905" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_7 "/>
</bind>
</comp>

<comp id="909" class="1005" name="sub_ln16_8_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="9" slack="2"/>
<pin id="911" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16_8 "/>
</bind>
</comp>

<comp id="914" class="1005" name="sext_ln16_9_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="18" slack="1"/>
<pin id="916" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_9 "/>
</bind>
</comp>

<comp id="920" class="1005" name="sub_ln16_10_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="9" slack="2"/>
<pin id="922" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16_10 "/>
</bind>
</comp>

<comp id="925" class="1005" name="sext_ln16_11_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="18" slack="1"/>
<pin id="927" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_11 "/>
</bind>
</comp>

<comp id="931" class="1005" name="sub_ln16_12_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="9" slack="2"/>
<pin id="933" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16_12 "/>
</bind>
</comp>

<comp id="936" class="1005" name="sub_ln16_13_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="9" slack="2"/>
<pin id="938" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln16_13 "/>
</bind>
</comp>

<comp id="941" class="1005" name="sext_ln16_14_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="18" slack="1"/>
<pin id="943" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_14 "/>
</bind>
</comp>

<comp id="947" class="1005" name="sext_ln16_15_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="18" slack="1"/>
<pin id="949" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_15 "/>
</bind>
</comp>

<comp id="953" class="1005" name="res_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="18" slack="1"/>
<pin id="955" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="958" class="1005" name="mul_ln16_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="18" slack="1"/>
<pin id="960" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="963" class="1005" name="mul_ln16_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="18" slack="1"/>
<pin id="965" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="mul_ln16_4_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="18" slack="1"/>
<pin id="970" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_4 "/>
</bind>
</comp>

<comp id="973" class="1005" name="mul_ln16_7_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="18" slack="1"/>
<pin id="975" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_7 "/>
</bind>
</comp>

<comp id="978" class="1005" name="mul_ln16_9_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="18" slack="1"/>
<pin id="980" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_9 "/>
</bind>
</comp>

<comp id="983" class="1005" name="mul_ln16_11_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="18" slack="1"/>
<pin id="985" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_11 "/>
</bind>
</comp>

<comp id="988" class="1005" name="mul_ln16_12_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="18" slack="1"/>
<pin id="990" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_12 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln16_6_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="20" slack="1"/>
<pin id="995" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_6 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln16_13_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="20" slack="1"/>
<pin id="1000" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_13 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="res_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="21" slack="1"/>
<pin id="1005" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="res_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="p_Val2_s_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="1"/>
<pin id="1011" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="68" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="68" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="68" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="68" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="156" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="0" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="156" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="2" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="158" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="164" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="369" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="170" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="176" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="383" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="182" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="188" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="194" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="200" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="415" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="206" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="212" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="429" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="218" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="224" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="447" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="230" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="236" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="461" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="242" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="248" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="479" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="254" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="260" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="266" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="272" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="511" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="278" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="284" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="290" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="296" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="543" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="302" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="308" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="561" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="314" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="320" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="575" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="326" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="332" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="589" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="338" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="344" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="607" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="659"><net_src comp="652" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="697" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="713" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="709" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="747" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="773" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="792"><net_src comp="789" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="798"><net_src comp="411" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="411" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="637" pin="2"/><net_sink comp="793" pin=2"/></net>

<net id="801"><net_src comp="793" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="807"><net_src comp="443" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="443" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="628" pin="2"/><net_sink comp="802" pin=2"/></net>

<net id="810"><net_src comp="802" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="816"><net_src comp="475" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="475" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="646" pin="2"/><net_sink comp="811" pin=2"/></net>

<net id="819"><net_src comp="811" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="825"><net_src comp="493" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="493" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="664" pin="2"/><net_sink comp="820" pin=2"/></net>

<net id="828"><net_src comp="820" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="834"><net_src comp="525" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="525" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="673" pin="2"/><net_sink comp="829" pin=2"/></net>

<net id="837"><net_src comp="829" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="843"><net_src comp="557" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="557" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="682" pin="2"/><net_sink comp="838" pin=2"/></net>

<net id="846"><net_src comp="838" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="852"><net_src comp="603" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="603" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="691" pin="2"/><net_sink comp="847" pin=2"/></net>

<net id="855"><net_src comp="847" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="861"><net_src comp="621" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="621" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="655" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="864"><net_src comp="856" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="868"><net_src comp="377" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="873"><net_src comp="391" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="878"><net_src comp="411" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="884"><net_src comp="423" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="889"><net_src comp="443" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="895"><net_src comp="455" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="900"><net_src comp="475" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="906"><net_src comp="493" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="912"><net_src comp="505" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="917"><net_src comp="525" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="923"><net_src comp="537" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="928"><net_src comp="557" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="934"><net_src comp="569" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="939"><net_src comp="583" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="944"><net_src comp="603" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="950"><net_src comp="621" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="956"><net_src comp="628" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="961"><net_src comp="637" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="966"><net_src comp="646" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="971"><net_src comp="655" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="976"><net_src comp="664" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="981"><net_src comp="673" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="986"><net_src comp="682" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="991"><net_src comp="691" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="996"><net_src comp="729" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1001"><net_src comp="767" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1006"><net_src comp="779" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1012"><net_src comp="364" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="789" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_add | {15 }
	Port: y_sqrt | {15 }
 - Input state : 
	Port: eucHW : x_0 | {1 }
	Port: eucHW : x_1 | {1 }
	Port: eucHW : x_2 | {1 }
	Port: eucHW : x_3 | {1 }
	Port: eucHW : x_4 | {1 }
	Port: eucHW : x_5 | {1 }
	Port: eucHW : x_6 | {1 }
	Port: eucHW : x_7 | {1 }
	Port: eucHW : x_8 | {1 }
	Port: eucHW : x_9 | {1 }
	Port: eucHW : x_10 | {1 }
	Port: eucHW : x_11 | {1 }
	Port: eucHW : x_12 | {1 }
	Port: eucHW : x_13 | {1 }
	Port: eucHW : x_14 | {1 }
	Port: eucHW : x_15 | {1 }
	Port: eucHW : x_16 | {1 }
	Port: eucHW : x_17 | {1 }
	Port: eucHW : x_18 | {1 }
	Port: eucHW : x_19 | {1 }
	Port: eucHW : x_20 | {1 }
	Port: eucHW : x_21 | {1 }
	Port: eucHW : x_22 | {1 }
	Port: eucHW : x_23 | {1 }
	Port: eucHW : x_24 | {1 }
	Port: eucHW : x_25 | {1 }
	Port: eucHW : x_26 | {1 }
	Port: eucHW : x_27 | {1 }
	Port: eucHW : x_28 | {1 }
	Port: eucHW : x_29 | {1 }
	Port: eucHW : x_30 | {1 }
	Port: eucHW : x_31 | {1 }
  - Chain level:
	State 1
		sub_ln16 : 1
		sub_ln16_1 : 1
		sub_ln16_2 : 1
		sext_ln16_2 : 2
		mul_ln16_1 : 3
		sub_ln16_3 : 1
		sub_ln16_4 : 1
		sext_ln16_4 : 2
		mul_ln16_3 : 3
		sub_ln16_5 : 1
		sub_ln16_6 : 1
		sext_ln16_6 : 2
		mul_ln16_5 : 3
		sub_ln16_7 : 1
		sext_ln16_7 : 2
		mul_ln16_6 : 3
		sub_ln16_8 : 1
		sub_ln16_9 : 1
		sext_ln16_9 : 2
		mul_ln16_8 : 3
		sub_ln16_10 : 1
		sub_ln16_11 : 1
		sext_ln16_11 : 2
		mul_ln16_10 : 3
		sub_ln16_12 : 1
		sub_ln16_13 : 1
		sub_ln16_14 : 1
		sext_ln16_14 : 2
		mul_ln16_13 : 3
		sub_ln16_15 : 1
		sext_ln16_15 : 2
		mul_ln16_14 : 3
	State 2
	State 3
		res : 1
		mul_ln16 : 1
		mul_ln16_2 : 1
		mul_ln16_4 : 1
		mul_ln16_7 : 1
		mul_ln16_9 : 1
		mul_ln16_11 : 1
		mul_ln16_12 : 1
		add_ln16 : 2
		add_ln16_1 : 2
		add_ln16_3 : 2
		add_ln16_4 : 2
		add_ln16_7 : 2
		add_ln16_8 : 2
		add_ln16_10 : 2
		add_ln16_11 : 2
	State 4
		sext_ln16_16 : 1
		sext_ln16_17 : 1
		add_ln16_2 : 2
		sext_ln16_18 : 3
		sext_ln16_19 : 1
		sext_ln16_20 : 1
		add_ln16_5 : 2
		sext_ln16_21 : 3
		add_ln16_6 : 4
		sext_ln16_23 : 1
		sext_ln16_24 : 1
		add_ln16_9 : 2
		sext_ln16_25 : 3
		sext_ln16_26 : 1
		sext_ln16_27 : 1
		add_ln16_12 : 2
		sext_ln16_28 : 3
		add_ln16_13 : 4
	State 5
		res_2 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		write_ln18 : 1
		write_ln19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_32_s_fu_364 |    0    |   488   |   1305  |
|----------|-------------------------------|---------|---------|---------|
|          |           res_fu_628          |    0    |    0    |    51   |
|          |        mul_ln16_fu_637        |    0    |    0    |    51   |
|          |       mul_ln16_2_fu_646       |    0    |    0    |    51   |
|    mul   |       mul_ln16_4_fu_655       |    0    |    0    |    51   |
|          |       mul_ln16_7_fu_664       |    0    |    0    |    51   |
|          |       mul_ln16_9_fu_673       |    0    |    0    |    51   |
|          |       mul_ln16_11_fu_682      |    0    |    0    |    51   |
|          |       mul_ln16_12_fu_691      |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln16_fu_377        |    0    |    0    |    15   |
|          |       sub_ln16_1_fu_391       |    0    |    0    |    15   |
|          |       sub_ln16_2_fu_405       |    0    |    0    |    15   |
|          |       sub_ln16_3_fu_423       |    0    |    0    |    15   |
|          |       sub_ln16_4_fu_437       |    0    |    0    |    15   |
|          |       sub_ln16_5_fu_455       |    0    |    0    |    15   |
|          |       sub_ln16_6_fu_469       |    0    |    0    |    15   |
|    sub   |       sub_ln16_7_fu_487       |    0    |    0    |    15   |
|          |       sub_ln16_8_fu_505       |    0    |    0    |    15   |
|          |       sub_ln16_9_fu_519       |    0    |    0    |    15   |
|          |       sub_ln16_10_fu_537      |    0    |    0    |    15   |
|          |       sub_ln16_11_fu_551      |    0    |    0    |    15   |
|          |       sub_ln16_12_fu_569      |    0    |    0    |    15   |
|          |       sub_ln16_13_fu_583      |    0    |    0    |    15   |
|          |       sub_ln16_14_fu_597      |    0    |    0    |    15   |
|          |       sub_ln16_15_fu_615      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln16_2_fu_703       |    0    |    0    |    25   |
|          |       add_ln16_5_fu_719       |    0    |    0    |    25   |
|          |       add_ln16_6_fu_729       |    0    |    0    |    26   |
|    add   |       add_ln16_9_fu_741       |    0    |    0    |    25   |
|          |       add_ln16_12_fu_757      |    0    |    0    |    25   |
|          |       add_ln16_13_fu_767      |    0    |    0    |    26   |
|          |          res_2_fu_779         |    0    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_793          |    1    |    0    |    0    |
|          |           grp_fu_802          |    1    |    0    |    0    |
|          |           grp_fu_811          |    1    |    0    |    0    |
|  muladd  |           grp_fu_820          |    1    |    0    |    0    |
|          |           grp_fu_829          |    1    |    0    |    0    |
|          |           grp_fu_838          |    1    |    0    |    0    |
|          |           grp_fu_847          |    1    |    0    |    0    |
|          |           grp_fu_856          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     x_16_read_read_fu_158     |    0    |    0    |    0    |
|          |      x_0_read_read_fu_164     |    0    |    0    |    0    |
|          |     x_17_read_read_fu_170     |    0    |    0    |    0    |
|          |      x_1_read_read_fu_176     |    0    |    0    |    0    |
|          |     x_18_read_read_fu_182     |    0    |    0    |    0    |
|          |      x_2_read_read_fu_188     |    0    |    0    |    0    |
|          |     x_19_read_read_fu_194     |    0    |    0    |    0    |
|          |      x_3_read_read_fu_200     |    0    |    0    |    0    |
|          |     x_20_read_read_fu_206     |    0    |    0    |    0    |
|          |      x_4_read_read_fu_212     |    0    |    0    |    0    |
|          |     x_21_read_read_fu_218     |    0    |    0    |    0    |
|          |      x_5_read_read_fu_224     |    0    |    0    |    0    |
|          |     x_22_read_read_fu_230     |    0    |    0    |    0    |
|          |      x_6_read_read_fu_236     |    0    |    0    |    0    |
|          |     x_23_read_read_fu_242     |    0    |    0    |    0    |
|   read   |      x_7_read_read_fu_248     |    0    |    0    |    0    |
|          |     x_24_read_read_fu_254     |    0    |    0    |    0    |
|          |      x_8_read_read_fu_260     |    0    |    0    |    0    |
|          |     x_25_read_read_fu_266     |    0    |    0    |    0    |
|          |      x_9_read_read_fu_272     |    0    |    0    |    0    |
|          |     x_26_read_read_fu_278     |    0    |    0    |    0    |
|          |     x_10_read_read_fu_284     |    0    |    0    |    0    |
|          |     x_27_read_read_fu_290     |    0    |    0    |    0    |
|          |     x_11_read_read_fu_296     |    0    |    0    |    0    |
|          |     x_28_read_read_fu_302     |    0    |    0    |    0    |
|          |     x_12_read_read_fu_308     |    0    |    0    |    0    |
|          |     x_29_read_read_fu_314     |    0    |    0    |    0    |
|          |     x_13_read_read_fu_320     |    0    |    0    |    0    |
|          |     x_30_read_read_fu_326     |    0    |    0    |    0    |
|          |     x_14_read_read_fu_332     |    0    |    0    |    0    |
|          |     x_31_read_read_fu_338     |    0    |    0    |    0    |
|          |     x_15_read_read_fu_344     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln18_write_fu_350    |    0    |    0    |    0    |
|          |    write_ln19_write_fu_357    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln16_fu_369       |    0    |    0    |    0    |
|          |       zext_ln16_1_fu_373      |    0    |    0    |    0    |
|          |       zext_ln16_2_fu_383      |    0    |    0    |    0    |
|          |       zext_ln16_3_fu_387      |    0    |    0    |    0    |
|          |       zext_ln16_4_fu_397      |    0    |    0    |    0    |
|          |       zext_ln16_5_fu_401      |    0    |    0    |    0    |
|          |       zext_ln16_6_fu_415      |    0    |    0    |    0    |
|          |       zext_ln16_7_fu_419      |    0    |    0    |    0    |
|          |       zext_ln16_8_fu_429      |    0    |    0    |    0    |
|          |       zext_ln16_9_fu_433      |    0    |    0    |    0    |
|          |      zext_ln16_10_fu_447      |    0    |    0    |    0    |
|          |      zext_ln16_11_fu_451      |    0    |    0    |    0    |
|          |      zext_ln16_12_fu_461      |    0    |    0    |    0    |
|          |      zext_ln16_13_fu_465      |    0    |    0    |    0    |
|          |      zext_ln16_14_fu_479      |    0    |    0    |    0    |
|          |      zext_ln16_15_fu_483      |    0    |    0    |    0    |
|   zext   |      zext_ln16_16_fu_497      |    0    |    0    |    0    |
|          |      zext_ln16_17_fu_501      |    0    |    0    |    0    |
|          |      zext_ln16_18_fu_511      |    0    |    0    |    0    |
|          |      zext_ln16_19_fu_515      |    0    |    0    |    0    |
|          |      zext_ln16_20_fu_529      |    0    |    0    |    0    |
|          |      zext_ln16_21_fu_533      |    0    |    0    |    0    |
|          |      zext_ln16_22_fu_543      |    0    |    0    |    0    |
|          |      zext_ln16_23_fu_547      |    0    |    0    |    0    |
|          |      zext_ln16_24_fu_561      |    0    |    0    |    0    |
|          |      zext_ln16_25_fu_565      |    0    |    0    |    0    |
|          |      zext_ln16_26_fu_575      |    0    |    0    |    0    |
|          |      zext_ln16_27_fu_579      |    0    |    0    |    0    |
|          |      zext_ln16_28_fu_589      |    0    |    0    |    0    |
|          |      zext_ln16_29_fu_593      |    0    |    0    |    0    |
|          |      zext_ln16_30_fu_607      |    0    |    0    |    0    |
|          |      zext_ln16_31_fu_611      |    0    |    0    |    0    |
|          |       zext_ln840_fu_789       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln16_2_fu_411      |    0    |    0    |    0    |
|          |       sext_ln16_4_fu_443      |    0    |    0    |    0    |
|          |       sext_ln16_6_fu_475      |    0    |    0    |    0    |
|          |       sext_ln16_7_fu_493      |    0    |    0    |    0    |
|          |       sext_ln16_9_fu_525      |    0    |    0    |    0    |
|          |      sext_ln16_11_fu_557      |    0    |    0    |    0    |
|          |      sext_ln16_14_fu_603      |    0    |    0    |    0    |
|          |      sext_ln16_15_fu_621      |    0    |    0    |    0    |
|          |        sext_ln16_fu_625       |    0    |    0    |    0    |
|          |       sext_ln16_1_fu_634      |    0    |    0    |    0    |
|          |       sext_ln16_3_fu_643      |    0    |    0    |    0    |
|          |       sext_ln16_5_fu_652      |    0    |    0    |    0    |
|          |       sext_ln16_8_fu_661      |    0    |    0    |    0    |
|          |      sext_ln16_10_fu_670      |    0    |    0    |    0    |
|          |      sext_ln16_12_fu_679      |    0    |    0    |    0    |
|   sext   |      sext_ln16_13_fu_688      |    0    |    0    |    0    |
|          |      sext_ln16_16_fu_697      |    0    |    0    |    0    |
|          |      sext_ln16_17_fu_700      |    0    |    0    |    0    |
|          |      sext_ln16_18_fu_709      |    0    |    0    |    0    |
|          |      sext_ln16_19_fu_713      |    0    |    0    |    0    |
|          |      sext_ln16_20_fu_716      |    0    |    0    |    0    |
|          |      sext_ln16_21_fu_725      |    0    |    0    |    0    |
|          |      sext_ln16_23_fu_735      |    0    |    0    |    0    |
|          |      sext_ln16_24_fu_738      |    0    |    0    |    0    |
|          |      sext_ln16_25_fu_747      |    0    |    0    |    0    |
|          |      sext_ln16_26_fu_751      |    0    |    0    |    0    |
|          |      sext_ln16_27_fu_754      |    0    |    0    |    0    |
|          |      sext_ln16_28_fu_763      |    0    |    0    |    0    |
|          |      sext_ln16_22_fu_773      |    0    |    0    |    0    |
|          |      sext_ln16_29_fu_776      |    0    |    0    |    0    |
|          |        sext_ln11_fu_785       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    8    |   488   |   2132  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln16_13_reg_998|   20   |
| add_ln16_6_reg_993 |   20   |
| mul_ln16_11_reg_983|   18   |
| mul_ln16_12_reg_988|   18   |
| mul_ln16_2_reg_963 |   18   |
| mul_ln16_4_reg_968 |   18   |
| mul_ln16_7_reg_973 |   18   |
| mul_ln16_9_reg_978 |   18   |
|  mul_ln16_reg_958  |   18   |
|  p_Val2_s_reg_1009 |   16   |
|   res_2_reg_1003   |   21   |
|     res_reg_953    |   18   |
|sext_ln16_11_reg_925|   18   |
|sext_ln16_14_reg_941|   18   |
|sext_ln16_15_reg_947|   18   |
| sext_ln16_2_reg_875|   18   |
| sext_ln16_4_reg_886|   18   |
| sext_ln16_6_reg_897|   18   |
| sext_ln16_7_reg_903|   18   |
| sext_ln16_9_reg_914|   18   |
| sub_ln16_10_reg_920|    9   |
| sub_ln16_12_reg_931|    9   |
| sub_ln16_13_reg_936|    9   |
| sub_ln16_1_reg_870 |    9   |
| sub_ln16_3_reg_881 |    9   |
| sub_ln16_5_reg_892 |    9   |
| sub_ln16_8_reg_909 |    9   |
|  sub_ln16_reg_865  |    9   |
+--------------------+--------+
|        Total       |   437  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_793 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_793 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_802 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_802 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_811 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_811 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_820 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_820 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_829 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_829 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_838 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_838 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_847 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_847 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fu_856 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_856 |  p1  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   360  || 26.3624 ||   184   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   488  |  2132  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   184  |
|  Register |    -   |    -   |   437  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   26   |   925  |  2316  |
+-----------+--------+--------+--------+--------+
