# Altera


> Nios II is a 32-bit embedded-processor architecture designed specifically for the Altera family of FPGAs. Nios II incorporates many enhancements over the original Nios architecture, making it more suitable for a wider range of embedded computing applications, from DSP to system-control. [Wikipedia](https://en.wikipedia.org/wiki/Nios_II)

- [My First NIOS II Software](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/tt/tt_my_first_nios_sw.pdf)
- [](https://www.altera.com/products/fpga/max-series/max-10/overview.html)