--===========================================================================
-- VHDL file generated by Clarity Designer    10/12/2024    18:06:21     
-- Filename  : csi2_output_inst.vhd                                                
-- IP package: CSI-2/DSI D-PHY Transmitter 1.4                           
-- Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
--===========================================================================

component csi2_output
port (

  -- Common Interface Ports
  ref_clk_i        : in std_logic;      -- refclk clock for D-PHY PLL
  reset_n_i        : in std_logic;      -- (active low) asynchronous reset
  pd_dphy_i        : in std_logic;      -- DPHY PD signal

  byte_data_i      : in std_logic_vector (63 downto 0);     -- Byte data
  byte_data_en_i   : in std_logic;     -- Byte data enable

  --CSI Interface Ports
  sp_en_i          : in std_logic;      -- short packet enable
  lp_en_i          : in std_logic;      -- long packet enable
  ld_pyld_o        : out std_logic;     -- load payload
  frame_max_i      : in std_logic_vector (7 downto 0),   -- Maximum number of frame counter

  -- DSI Interface Ports

  -- Packet settings
  vc_i             : in std_logic_vector (1 downto 0);      -- Virtual channel
  dt_i             : in std_logic_vector (5 downto 0);      -- Data type
  wc_i             : in std_logic_vector (15 downto 0);      -- Word count

  -- Debug Signals available if  is defined
  tinit_done_o     : out std_logic;     -- Tinit done
  pll_lock_o       : out std_logic;     -- PLL clock lock signal
  pix2byte_rstn_o  : out std_logic;     -- Pixel2byte FIFO reset

  clk_hs_en_i      : in std_logic;     -- Handshaking of Rx/Tx
  d_hs_en_i        : in std_logic;
  d_hs_rdy_o       : out std_logic;
  c2d_ready_o      : out std_logic;

  -- DPHY output ports
  d_p_io           : inout std_logic;
  d_p_io           : inout std_logic;

  d0_p_io           : inout std_logic;
  d0_n_io           : inout std_logic;     
  d1_p_o            : out std_logic;     
  d1_n_o            : out std_logic;    
  clk_p_o          : inout std_logic;   -- DPHY output clock
  clk_n_o          : inout std_logic;   -- DPHY output clock
  
  byte_clk_o       : out std_logic;
);
end component;

csi2_output_inst : csi2_output
  port map (
  ref_clk_i        => ref_clk_i,
  reset_n_i        => reset_n_i,
  pd_dphy_i        => pd_dphy_i,
  byte_data_i      => byte_data_i,
  byte_data_en_i   => byte_data_en_i,
  sp_en_i          => sp_en_i,
  lp_en_i          => lp_en_i,
  ld_pyld_o        => ld_pyld_o,
  frame_max_i      => frame_max_i,
  vc_i             => vc_i,
  dt_i             => dt_i,
  wc_i             => wc_i,
  tinit_done_o     => tinit_done_o,
  pll_lock_o       => pll_lock_o,
  pix2byte_rstn_o  => pix2byte_rstn_o,
  d_p_io           => d_p_io,
  d_p_io           => d_p_io,
  c_p_o            => c_p_o,
  c_n_o            => c_n_o,
  byte_clk_o       => byte_clk_o,
  clk_hs_en_i      => clk_hs_en_i,
  d_hs_en_i        => d_hs_en_i,
  d_hs_rdy_o       => d_hs_rdy_o,
  c2d_ready_o      => c2d_ready_o
);


