{'q': {'CDeps': [[[], ['reset'], ['slowena'], [], ['q']],
                 [[], ['reset'], ['slowena'], [], ['q']],
                 [[], ['reset']]],
       'CLines': [[None, '14:C', '18:C', None, '20:C'],
                  [None, '14:C', '18:C', None, '20:C'],
                  [None, '14:C']],
       'Clocked': True,
       'DDeps': [['q'], [], []],
       'DLines': ['23:D', '21:D', '16:D'],
       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f03a37fd6d0>,
                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f03a378e4d0>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03a3796750>]}}
