================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Mar 26 18:41:51 CEST 2023
    * Version:         2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:         add
    * Solution:        add_solution (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  50 ns
    * C-Synthesis target clock:    50 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              0
FF:               0
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was not available
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 50.000      |
| Post-Route | NA          |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================

================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was not available
+-------+--------+----------------+---------------+--------------+------------+----------------+----------------+--------------+
| Path  |  Slack | Startpoint Pin | Endpoint Pin  | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |        |                |               |              |            |                |          Delay |        Delay |
+-------+--------+----------------+---------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 49.027 | ap_ctrl_start  | ap_ctrl_done  |            0 |          0 |          0.973 |          0.000 |        0.973 |
| Path2 | 49.027 | ap_ctrl_start  | ap_ctrl_ready |            0 |          0 |          0.973 |          0.000 |        0.973 |
| Path3 | 49.027 | ap_ctrl_start  | res_ap_vld    |            0 |          0 |          0.973 |          0.000 |        0.973 |
+-------+--------+----------------+---------------+--------------+------------+----------------+----------------+--------------+

    +-------------+----------------+
    | Path1 Cells | Primitive Type |
    +-------------+----------------+
    +-------------+----------------+

    +-------------+----------------+
    | Path2 Cells | Primitive Type |
    +-------------+----------------+
    +-------------+----------------+

    +-------------+----------------+
    | Path3 Cells | Primitive Type |
    +-------------+----------------+
    +-------------+----------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/add_top_design_analysis_synth.rpt          |
| timing                   | impl/verilog/report/add_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/add_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/add_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/add_top_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


