Loading plugins phase: Elapsed time ==> 0s.255ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj -d CY8C4247LQI-BL483 -s C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.382ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.095ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  robot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj -dcpsoc3 robot.v -verilog
======================================================================

======================================================================
Compiling:  robot.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj -dcpsoc3 robot.v -verilog
======================================================================

======================================================================
Compiling:  robot.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj -dcpsoc3 -verilog robot.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Mar 16 13:09:19 2016


======================================================================
Compiling:  robot.v
Program  :   vpp
Options  :    -yv2 -q10 robot.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Mar 16 13:09:19 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'robot.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  robot.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj -dcpsoc3 -verilog robot.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Mar 16 13:09:19 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\codegentemp\robot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\codegentemp\robot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  robot.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj -dcpsoc3 -verilog robot.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Mar 16 13:09:20 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\codegentemp\robot.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\codegentemp\robot.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2199
	\BLE:Net_55\
	\tachPwm:PWMUDB:km_run\
	\tachPwm:PWMUDB:ctrl_cmpmode2_2\
	\tachPwm:PWMUDB:ctrl_cmpmode2_1\
	\tachPwm:PWMUDB:ctrl_cmpmode2_0\
	\tachPwm:PWMUDB:ctrl_cmpmode1_2\
	\tachPwm:PWMUDB:ctrl_cmpmode1_1\
	\tachPwm:PWMUDB:ctrl_cmpmode1_0\
	\tachPwm:PWMUDB:capt_rising\
	\tachPwm:PWMUDB:capt_falling\
	\tachPwm:PWMUDB:trig_rise\
	\tachPwm:PWMUDB:trig_fall\
	\tachPwm:PWMUDB:sc_kill\
	\tachPwm:PWMUDB:min_kill\
	\tachPwm:PWMUDB:db_tc\
	\tachPwm:PWMUDB:dith_sel\
	\tachPwm:PWMUDB:compare2\
	Net_2716
	Net_2724
	Net_2717
	Net_2718
	\tachPwm:PWMUDB:MODULE_1:b_31\
	\tachPwm:PWMUDB:MODULE_1:b_30\
	\tachPwm:PWMUDB:MODULE_1:b_29\
	\tachPwm:PWMUDB:MODULE_1:b_28\
	\tachPwm:PWMUDB:MODULE_1:b_27\
	\tachPwm:PWMUDB:MODULE_1:b_26\
	\tachPwm:PWMUDB:MODULE_1:b_25\
	\tachPwm:PWMUDB:MODULE_1:b_24\
	\tachPwm:PWMUDB:MODULE_1:b_23\
	\tachPwm:PWMUDB:MODULE_1:b_22\
	\tachPwm:PWMUDB:MODULE_1:b_21\
	\tachPwm:PWMUDB:MODULE_1:b_20\
	\tachPwm:PWMUDB:MODULE_1:b_19\
	\tachPwm:PWMUDB:MODULE_1:b_18\
	\tachPwm:PWMUDB:MODULE_1:b_17\
	\tachPwm:PWMUDB:MODULE_1:b_16\
	\tachPwm:PWMUDB:MODULE_1:b_15\
	\tachPwm:PWMUDB:MODULE_1:b_14\
	\tachPwm:PWMUDB:MODULE_1:b_13\
	\tachPwm:PWMUDB:MODULE_1:b_12\
	\tachPwm:PWMUDB:MODULE_1:b_11\
	\tachPwm:PWMUDB:MODULE_1:b_10\
	\tachPwm:PWMUDB:MODULE_1:b_9\
	\tachPwm:PWMUDB:MODULE_1:b_8\
	\tachPwm:PWMUDB:MODULE_1:b_7\
	\tachPwm:PWMUDB:MODULE_1:b_6\
	\tachPwm:PWMUDB:MODULE_1:b_5\
	\tachPwm:PWMUDB:MODULE_1:b_4\
	\tachPwm:PWMUDB:MODULE_1:b_3\
	\tachPwm:PWMUDB:MODULE_1:b_2\
	\tachPwm:PWMUDB:MODULE_1:b_1\
	\tachPwm:PWMUDB:MODULE_1:b_0\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_31\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_30\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_29\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_28\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_27\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_26\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_25\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:a_24\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_31\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_30\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_29\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_28\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_27\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_26\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_25\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_24\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_23\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_22\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_21\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_20\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_19\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_18\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_17\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_16\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_15\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_14\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_13\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_12\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_11\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_10\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_9\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_8\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_7\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_6\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_5\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_4\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_3\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_2\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_1\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:b_0\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_31\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_30\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_29\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_28\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_27\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_26\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_25\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_24\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_23\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_22\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_21\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_20\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_19\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_18\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_17\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_16\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_15\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_14\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_13\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_12\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_11\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_10\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_9\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_8\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_7\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_6\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_5\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_4\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_3\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:s_2\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\tachPwm:Net_139\
	\tachPwm:Net_138\
	\tachPwm:Net_183\
	\tachPwm:Net_181\
	\ledpwm:PWMUDB:km_run\
	\ledpwm:PWMUDB:ctrl_cmpmode2_2\
	\ledpwm:PWMUDB:ctrl_cmpmode2_1\
	\ledpwm:PWMUDB:ctrl_cmpmode2_0\
	\ledpwm:PWMUDB:ctrl_cmpmode1_2\
	\ledpwm:PWMUDB:ctrl_cmpmode1_1\
	\ledpwm:PWMUDB:ctrl_cmpmode1_0\
	\ledpwm:PWMUDB:capt_rising\
	\ledpwm:PWMUDB:capt_falling\
	\ledpwm:PWMUDB:trig_rise\
	\ledpwm:PWMUDB:trig_fall\
	\ledpwm:PWMUDB:sc_kill\
	\ledpwm:PWMUDB:min_kill\
	\ledpwm:PWMUDB:db_tc\
	\ledpwm:PWMUDB:dith_sel\
	\ledpwm:PWMUDB:compare2\
	Net_2727
	Net_2728
	Net_2729
	\ledpwm:PWMUDB:MODULE_2:b_31\
	\ledpwm:PWMUDB:MODULE_2:b_30\
	\ledpwm:PWMUDB:MODULE_2:b_29\
	\ledpwm:PWMUDB:MODULE_2:b_28\
	\ledpwm:PWMUDB:MODULE_2:b_27\
	\ledpwm:PWMUDB:MODULE_2:b_26\
	\ledpwm:PWMUDB:MODULE_2:b_25\
	\ledpwm:PWMUDB:MODULE_2:b_24\
	\ledpwm:PWMUDB:MODULE_2:b_23\
	\ledpwm:PWMUDB:MODULE_2:b_22\
	\ledpwm:PWMUDB:MODULE_2:b_21\
	\ledpwm:PWMUDB:MODULE_2:b_20\
	\ledpwm:PWMUDB:MODULE_2:b_19\
	\ledpwm:PWMUDB:MODULE_2:b_18\
	\ledpwm:PWMUDB:MODULE_2:b_17\
	\ledpwm:PWMUDB:MODULE_2:b_16\
	\ledpwm:PWMUDB:MODULE_2:b_15\
	\ledpwm:PWMUDB:MODULE_2:b_14\
	\ledpwm:PWMUDB:MODULE_2:b_13\
	\ledpwm:PWMUDB:MODULE_2:b_12\
	\ledpwm:PWMUDB:MODULE_2:b_11\
	\ledpwm:PWMUDB:MODULE_2:b_10\
	\ledpwm:PWMUDB:MODULE_2:b_9\
	\ledpwm:PWMUDB:MODULE_2:b_8\
	\ledpwm:PWMUDB:MODULE_2:b_7\
	\ledpwm:PWMUDB:MODULE_2:b_6\
	\ledpwm:PWMUDB:MODULE_2:b_5\
	\ledpwm:PWMUDB:MODULE_2:b_4\
	\ledpwm:PWMUDB:MODULE_2:b_3\
	\ledpwm:PWMUDB:MODULE_2:b_2\
	\ledpwm:PWMUDB:MODULE_2:b_1\
	\ledpwm:PWMUDB:MODULE_2:b_0\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_31\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_30\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_29\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_28\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_27\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_26\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_25\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:a_24\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_31\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_30\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_29\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_28\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_27\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_26\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_25\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_24\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_23\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_22\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_21\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_20\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_19\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_18\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_17\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_16\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_15\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_14\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_13\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_12\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_11\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_10\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_9\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_8\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_7\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_6\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_5\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_4\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_3\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_2\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_1\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:b_0\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_31\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_30\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_29\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_28\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_27\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_26\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_25\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_24\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_23\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_22\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_21\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_20\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_19\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_18\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_17\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_16\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_15\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_14\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_13\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_12\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_11\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_10\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_9\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_8\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_7\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_6\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_5\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_4\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_3\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:s_2\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ledpwm:Net_139\
	\ledpwm:Net_138\
	\ledpwm:Net_183\
	\ledpwm:Net_181\

    Synthesized names
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_31\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_30\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_29\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_28\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_27\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_26\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_25\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_24\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_23\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_22\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_21\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_20\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_19\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_18\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_17\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_16\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_15\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_14\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_13\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_12\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_11\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_10\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_9\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_8\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_7\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_6\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_5\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_4\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_3\
	\tachPwm:PWMUDB:add_vi_vv_MODGEN_1_2\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_31\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_30\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_29\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_28\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_27\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_26\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_25\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_24\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_23\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_22\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_21\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_20\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_19\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_18\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_17\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_16\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_15\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_14\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_13\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_12\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_11\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_10\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_9\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_8\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_7\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_6\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_5\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_4\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_3\
	\ledpwm:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 267 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Control_net_0
Aliasing \PWMLEFT:Net_75\ to zero
Aliasing \PWMLEFT:Net_69\ to tmpOE__Control_net_0
Aliasing \PWMLEFT:Net_66\ to zero
Aliasing \PWMLEFT:Net_82\ to zero
Aliasing \PWMLEFT:Net_72\ to zero
Aliasing \PWMRIGHT:Net_81\ to \PWMLEFT:Net_81\
Aliasing \PWMRIGHT:Net_75\ to zero
Aliasing \PWMRIGHT:Net_69\ to tmpOE__Control_net_0
Aliasing \PWMRIGHT:Net_66\ to zero
Aliasing \PWMRIGHT:Net_82\ to zero
Aliasing \PWMRIGHT:Net_72\ to zero
Aliasing \QDLEFT:Net_81\ to \PWMLEFT:Net_81\
Aliasing \QDLEFT:Net_75\ to zero
Aliasing \QDLEFT:Net_66\ to zero
Aliasing \QDLEFT:Net_82\ to zero
Aliasing \QDRIGHT:Net_81\ to \PWMLEFT:Net_81\
Aliasing \QDRIGHT:Net_75\ to zero
Aliasing \QDRIGHT:Net_66\ to zero
Aliasing \QDRIGHT:Net_82\ to zero
Aliasing \tachPwm:Net_180\ to zero
Aliasing \tachPwm:PWMUDB:hwCapture\ to zero
Aliasing \tachPwm:Net_178\ to zero
Aliasing \tachPwm:PWMUDB:trig_out\ to tmpOE__Control_net_0
Aliasing \tachPwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \tachPwm:Net_179\ to tmpOE__Control_net_0
Aliasing \tachPwm:PWMUDB:ltch_kill_reg\\R\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \tachPwm:PWMUDB:km_tc\ to zero
Aliasing \tachPwm:PWMUDB:min_kill_reg\\R\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \tachPwm:PWMUDB:final_kill\ to tmpOE__Control_net_0
Aliasing \tachPwm:PWMUDB:dith_count_1\\R\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \tachPwm:PWMUDB:dith_count_0\\R\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \tachPwm:PWMUDB:status_6\ to zero
Aliasing \tachPwm:PWMUDB:status_4\ to zero
Aliasing \tachPwm:PWMUDB:cmp2\ to zero
Aliasing \tachPwm:PWMUDB:cmp1_status_reg\\R\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \tachPwm:PWMUDB:cmp2_status_reg\\R\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \tachPwm:PWMUDB:final_kill_reg\\R\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \tachPwm:PWMUDB:cs_addr_0\ to \tachPwm:PWMUDB:runmode_enable\\R\
Aliasing \tachPwm:PWMUDB:pwm1_i\ to zero
Aliasing \tachPwm:PWMUDB:pwm2_i\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Control_net_0
Aliasing Net_537 to zero
Aliasing \ledpwm:Net_68\ to \tachPwm:Net_68\
Aliasing \ledpwm:Net_180\ to zero
Aliasing \ledpwm:PWMUDB:hwCapture\ to zero
Aliasing \ledpwm:Net_178\ to zero
Aliasing \ledpwm:PWMUDB:trig_out\ to tmpOE__Control_net_0
Aliasing \ledpwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \ledpwm:Net_179\ to tmpOE__Control_net_0
Aliasing \ledpwm:PWMUDB:ltch_kill_reg\\R\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \ledpwm:PWMUDB:km_tc\ to zero
Aliasing \ledpwm:PWMUDB:min_kill_reg\\R\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \ledpwm:PWMUDB:final_kill\ to tmpOE__Control_net_0
Aliasing \ledpwm:PWMUDB:dith_count_1\\R\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \ledpwm:PWMUDB:dith_count_0\\R\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \ledpwm:PWMUDB:status_6\ to zero
Aliasing \ledpwm:PWMUDB:status_4\ to zero
Aliasing \ledpwm:PWMUDB:cmp2\ to zero
Aliasing \ledpwm:PWMUDB:cmp1_status_reg\\R\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \ledpwm:PWMUDB:cmp2_status_reg\\R\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \ledpwm:PWMUDB:final_kill_reg\\R\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \ledpwm:PWMUDB:cs_addr_0\ to \ledpwm:PWMUDB:runmode_enable\\R\
Aliasing \ledpwm:PWMUDB:pwm1_i\ to zero
Aliasing \ledpwm:PWMUDB:pwm2_i\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Control_net_0
Aliasing Net_578 to zero
Aliasing tmpOE__red_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__M1_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__M2_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__POWERLEFT_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__GNDLEFT_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__DIRLEFT_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__POWERRIGHT_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__GNDRIGHT_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__DIRRIGHT_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__qd1a_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__qd1b_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__qd2a_net_0 to tmpOE__Control_net_0
Aliasing tmpOE__qd2b_net_0 to tmpOE__Control_net_0
Aliasing \tachPwm:PWMUDB:prevCompare1\\D\ to \tachPwm:PWMUDB:pwm_temp\
Aliasing \tachPwm:PWMUDB:tc_i_reg\\D\ to \tachPwm:PWMUDB:status_2\
Aliasing \ledpwm:PWMUDB:prevCompare1\\D\ to \ledpwm:PWMUDB:pwm_temp\
Aliasing \ledpwm:PWMUDB:tc_i_reg\\D\ to \ledpwm:PWMUDB:status_2\
Removing Lhs of wire one[14] = tmpOE__Control_net_0[9]
Removing Lhs of wire \PWMLEFT:Net_81\[18] = Net_256[30]
Removing Lhs of wire \PWMLEFT:Net_75\[19] = zero[10]
Removing Lhs of wire \PWMLEFT:Net_69\[20] = tmpOE__Control_net_0[9]
Removing Lhs of wire \PWMLEFT:Net_66\[21] = zero[10]
Removing Lhs of wire \PWMLEFT:Net_82\[22] = zero[10]
Removing Lhs of wire \PWMLEFT:Net_72\[23] = zero[10]
Removing Lhs of wire \PWMRIGHT:Net_81\[32] = Net_256[30]
Removing Lhs of wire \PWMRIGHT:Net_75\[33] = zero[10]
Removing Lhs of wire \PWMRIGHT:Net_69\[34] = tmpOE__Control_net_0[9]
Removing Lhs of wire \PWMRIGHT:Net_66\[35] = zero[10]
Removing Lhs of wire \PWMRIGHT:Net_82\[36] = zero[10]
Removing Lhs of wire \PWMRIGHT:Net_72\[37] = zero[10]
Removing Lhs of wire \QDLEFT:Net_81\[45] = Net_256[30]
Removing Lhs of wire \QDLEFT:Net_75\[46] = zero[10]
Removing Lhs of wire \QDLEFT:Net_69\[47] = Net_128[57]
Removing Lhs of wire \QDLEFT:Net_66\[48] = zero[10]
Removing Lhs of wire \QDLEFT:Net_82\[49] = zero[10]
Removing Lhs of wire \QDLEFT:Net_72\[50] = Net_127[58]
Removing Lhs of wire \QDRIGHT:Net_81\[60] = Net_256[30]
Removing Lhs of wire \QDRIGHT:Net_75\[61] = zero[10]
Removing Lhs of wire \QDRIGHT:Net_69\[62] = Net_168[72]
Removing Lhs of wire \QDRIGHT:Net_66\[63] = zero[10]
Removing Lhs of wire \QDRIGHT:Net_82\[64] = zero[10]
Removing Lhs of wire \QDRIGHT:Net_72\[65] = Net_167[73]
Removing Lhs of wire \tachPwm:Net_68\[77] = Net_676[405]
Removing Lhs of wire \tachPwm:PWMUDB:ctrl_enable\[88] = \tachPwm:PWMUDB:control_7\[80]
Removing Lhs of wire \tachPwm:Net_180\[96] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:hwCapture\[99] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:hwEnable\[100] = \tachPwm:PWMUDB:control_7\[80]
Removing Lhs of wire \tachPwm:Net_178\[102] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:trig_out\[105] = tmpOE__Control_net_0[9]
Removing Lhs of wire \tachPwm:PWMUDB:runmode_enable\\R\[107] = \tachPwm:Net_186\[108]
Removing Lhs of wire \tachPwm:Net_186\[108] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:runmode_enable\\S\[109] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:final_enable\[110] = \tachPwm:PWMUDB:runmode_enable\[106]
Removing Lhs of wire \tachPwm:Net_179\[113] = tmpOE__Control_net_0[9]
Removing Lhs of wire \tachPwm:PWMUDB:ltch_kill_reg\\R\[115] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:ltch_kill_reg\\S\[116] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:km_tc\[117] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:min_kill_reg\\R\[118] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:min_kill_reg\\S\[119] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:final_kill\[122] = tmpOE__Control_net_0[9]
Removing Lhs of wire \tachPwm:PWMUDB:add_vi_vv_MODGEN_1_1\[125] = \tachPwm:PWMUDB:MODULE_1:g2:a0:s_1\[364]
Removing Lhs of wire \tachPwm:PWMUDB:add_vi_vv_MODGEN_1_0\[127] = \tachPwm:PWMUDB:MODULE_1:g2:a0:s_0\[365]
Removing Lhs of wire \tachPwm:PWMUDB:dith_count_1\\R\[128] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:dith_count_1\\S\[129] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:dith_count_0\\R\[130] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:dith_count_0\\S\[131] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:status_6\[134] = zero[10]
Removing Rhs of wire \tachPwm:PWMUDB:status_5\[135] = \tachPwm:PWMUDB:final_kill_reg\[149]
Removing Lhs of wire \tachPwm:PWMUDB:status_4\[136] = zero[10]
Removing Rhs of wire \tachPwm:PWMUDB:status_3\[137] = \tachPwm:PWMUDB:fifo_full\[156]
Removing Rhs of wire \tachPwm:PWMUDB:status_1\[139] = \tachPwm:PWMUDB:cmp2_status_reg\[148]
Removing Rhs of wire \tachPwm:PWMUDB:status_0\[140] = \tachPwm:PWMUDB:cmp1_status_reg\[147]
Removing Lhs of wire \tachPwm:PWMUDB:cmp2_status\[145] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:cmp2\[146] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:cmp1_status_reg\\R\[150] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:cmp1_status_reg\\S\[151] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:cmp2_status_reg\\R\[152] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:cmp2_status_reg\\S\[153] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:final_kill_reg\\R\[154] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:final_kill_reg\\S\[155] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:cs_addr_2\[157] = \tachPwm:PWMUDB:tc_i\[112]
Removing Lhs of wire \tachPwm:PWMUDB:cs_addr_1\[158] = \tachPwm:PWMUDB:runmode_enable\[106]
Removing Lhs of wire \tachPwm:PWMUDB:cs_addr_0\[159] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:compare1\[192] = \tachPwm:PWMUDB:cmp1_less\[163]
Removing Lhs of wire \tachPwm:PWMUDB:pwm1_i\[197] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:pwm2_i\[199] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:pwm_temp\[205] = \tachPwm:PWMUDB:cmp1\[143]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_23\[246] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_22\[247] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_21\[248] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_20\[249] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_19\[250] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_18\[251] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_17\[252] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_16\[253] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_15\[254] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_14\[255] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_13\[256] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_12\[257] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_11\[258] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_10\[259] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_9\[260] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_8\[261] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_7\[262] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_6\[263] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_5\[264] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_4\[265] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_3\[266] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_2\[267] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_1\[268] = \tachPwm:PWMUDB:MODIN1_1\[269]
Removing Lhs of wire \tachPwm:PWMUDB:MODIN1_1\[269] = \tachPwm:PWMUDB:dith_count_1\[124]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:a_0\[270] = \tachPwm:PWMUDB:MODIN1_0\[271]
Removing Lhs of wire \tachPwm:PWMUDB:MODIN1_0\[271] = \tachPwm:PWMUDB:dith_count_0\[126]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[403] = tmpOE__Control_net_0[9]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[404] = tmpOE__Control_net_0[9]
Removing Lhs of wire Net_537[411] = zero[10]
Removing Lhs of wire \ledpwm:Net_68\[415] = Net_676[405]
Removing Lhs of wire \ledpwm:PWMUDB:ctrl_enable\[426] = \ledpwm:PWMUDB:control_7\[418]
Removing Lhs of wire \ledpwm:Net_180\[434] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:hwCapture\[437] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:hwEnable\[438] = \ledpwm:PWMUDB:control_7\[418]
Removing Lhs of wire \ledpwm:Net_178\[440] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:trig_out\[443] = tmpOE__Control_net_0[9]
Removing Lhs of wire \ledpwm:PWMUDB:runmode_enable\\R\[445] = \ledpwm:Net_186\[446]
Removing Lhs of wire \ledpwm:Net_186\[446] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:runmode_enable\\S\[447] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:final_enable\[448] = \ledpwm:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \ledpwm:Net_179\[451] = tmpOE__Control_net_0[9]
Removing Lhs of wire \ledpwm:PWMUDB:ltch_kill_reg\\R\[453] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:ltch_kill_reg\\S\[454] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:km_tc\[455] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:min_kill_reg\\R\[456] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:min_kill_reg\\S\[457] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:final_kill\[460] = tmpOE__Control_net_0[9]
Removing Lhs of wire \ledpwm:PWMUDB:add_vi_vv_MODGEN_2_1\[463] = \ledpwm:PWMUDB:MODULE_2:g2:a0:s_1\[702]
Removing Lhs of wire \ledpwm:PWMUDB:add_vi_vv_MODGEN_2_0\[465] = \ledpwm:PWMUDB:MODULE_2:g2:a0:s_0\[703]
Removing Lhs of wire \ledpwm:PWMUDB:dith_count_1\\R\[466] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:dith_count_1\\S\[467] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:dith_count_0\\R\[468] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:dith_count_0\\S\[469] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:status_6\[472] = zero[10]
Removing Rhs of wire \ledpwm:PWMUDB:status_5\[473] = \ledpwm:PWMUDB:final_kill_reg\[487]
Removing Lhs of wire \ledpwm:PWMUDB:status_4\[474] = zero[10]
Removing Rhs of wire \ledpwm:PWMUDB:status_3\[475] = \ledpwm:PWMUDB:fifo_full\[494]
Removing Rhs of wire \ledpwm:PWMUDB:status_1\[477] = \ledpwm:PWMUDB:cmp2_status_reg\[486]
Removing Rhs of wire \ledpwm:PWMUDB:status_0\[478] = \ledpwm:PWMUDB:cmp1_status_reg\[485]
Removing Lhs of wire \ledpwm:PWMUDB:cmp2_status\[483] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:cmp2\[484] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:cmp1_status_reg\\R\[488] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:cmp1_status_reg\\S\[489] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:cmp2_status_reg\\R\[490] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:cmp2_status_reg\\S\[491] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:final_kill_reg\\R\[492] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:final_kill_reg\\S\[493] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:cs_addr_2\[495] = \ledpwm:PWMUDB:tc_i\[450]
Removing Lhs of wire \ledpwm:PWMUDB:cs_addr_1\[496] = \ledpwm:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \ledpwm:PWMUDB:cs_addr_0\[497] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:compare1\[530] = \ledpwm:PWMUDB:cmp1_less\[501]
Removing Lhs of wire \ledpwm:PWMUDB:pwm1_i\[535] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:pwm2_i\[537] = zero[10]
Removing Rhs of wire Net_935[540] = \ledpwm:PWMUDB:pwm_i_reg\[532]
Removing Lhs of wire \ledpwm:PWMUDB:pwm_temp\[543] = \ledpwm:PWMUDB:cmp1\[481]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_23\[584] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_22\[585] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_21\[586] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_20\[587] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_19\[588] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_18\[589] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_17\[590] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_16\[591] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_15\[592] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_14\[593] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_13\[594] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_12\[595] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_11\[596] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_10\[597] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_9\[598] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_8\[599] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_7\[600] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_6\[601] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_5\[602] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_4\[603] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_3\[604] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_2\[605] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_1\[606] = \ledpwm:PWMUDB:MODIN2_1\[607]
Removing Lhs of wire \ledpwm:PWMUDB:MODIN2_1\[607] = \ledpwm:PWMUDB:dith_count_1\[462]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:a_0\[608] = \ledpwm:PWMUDB:MODIN2_0\[609]
Removing Lhs of wire \ledpwm:PWMUDB:MODIN2_0\[609] = \ledpwm:PWMUDB:dith_count_0\[464]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[741] = tmpOE__Control_net_0[9]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[742] = tmpOE__Control_net_0[9]
Removing Lhs of wire Net_578[748] = zero[10]
Removing Lhs of wire tmpOE__red_net_0[753] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__M1_net_0[759] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__M2_net_0[765] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__POWERLEFT_net_0[771] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__GNDLEFT_net_0[777] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__DIRLEFT_net_0[783] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__POWERRIGHT_net_0[789] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__GNDRIGHT_net_0[795] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__DIRRIGHT_net_0[801] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__qd1a_net_0[808] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__qd1b_net_0[813] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__qd2a_net_0[818] = tmpOE__Control_net_0[9]
Removing Lhs of wire tmpOE__qd2b_net_0[823] = tmpOE__Control_net_0[9]
Removing Lhs of wire \tachPwm:PWMUDB:prevCapture\\D\[828] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:trig_last\\D\[829] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:prevCompare1\\D\[835] = \tachPwm:PWMUDB:cmp1\[143]
Removing Lhs of wire \tachPwm:PWMUDB:cmp1_status_reg\\D\[836] = \tachPwm:PWMUDB:cmp1_status\[144]
Removing Lhs of wire \tachPwm:PWMUDB:cmp2_status_reg\\D\[837] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:pwm_i_reg\\D\[839] = \tachPwm:PWMUDB:pwm_i\[195]
Removing Lhs of wire \tachPwm:PWMUDB:pwm1_i_reg\\D\[840] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:pwm2_i_reg\\D\[841] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:tc_i_reg\\D\[842] = \tachPwm:PWMUDB:status_2\[138]
Removing Lhs of wire \ledpwm:PWMUDB:prevCapture\\D\[844] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:trig_last\\D\[845] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:prevCompare1\\D\[851] = \ledpwm:PWMUDB:cmp1\[481]
Removing Lhs of wire \ledpwm:PWMUDB:cmp1_status_reg\\D\[852] = \ledpwm:PWMUDB:cmp1_status\[482]
Removing Lhs of wire \ledpwm:PWMUDB:cmp2_status_reg\\D\[853] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:pwm_i_reg\\D\[855] = \ledpwm:PWMUDB:pwm_i\[533]
Removing Lhs of wire \ledpwm:PWMUDB:pwm1_i_reg\\D\[856] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:pwm2_i_reg\\D\[857] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:tc_i_reg\\D\[858] = \ledpwm:PWMUDB:status_2\[476]

------------------------------------------------------
Aliased 0 equations, 205 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Control_net_0' (cost = 0):
tmpOE__Control_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:cmp1\' (cost = 0):
\tachPwm:PWMUDB:cmp1\ <= (\tachPwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\tachPwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \tachPwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\tachPwm:PWMUDB:dith_count_1\ and \tachPwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:cmp1\' (cost = 0):
\ledpwm:PWMUDB:cmp1\ <= (\ledpwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\ledpwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \ledpwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\ledpwm:PWMUDB:dith_count_1\ and \ledpwm:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\tachPwm:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \tachPwm:PWMUDB:dith_count_0\ and \tachPwm:PWMUDB:dith_count_1\)
	OR (not \tachPwm:PWMUDB:dith_count_1\ and \tachPwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\ledpwm:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \ledpwm:PWMUDB:dith_count_0\ and \ledpwm:PWMUDB:dith_count_1\)
	OR (not \ledpwm:PWMUDB:dith_count_1\ and \ledpwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \tachPwm:PWMUDB:final_capture\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \ledpwm:PWMUDB:final_capture\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \tachPwm:PWMUDB:min_kill_reg\\D\ to tmpOE__Control_net_0
Aliasing \tachPwm:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Control_net_0
Aliasing \tachPwm:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \ledpwm:PWMUDB:min_kill_reg\\D\ to tmpOE__Control_net_0
Aliasing \ledpwm:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Control_net_0
Aliasing \ledpwm:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \tachPwm:PWMUDB:final_capture\[161] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[374] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[384] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[394] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:final_capture\[499] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[712] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[722] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[732] = zero[10]
Removing Lhs of wire \tachPwm:PWMUDB:min_kill_reg\\D\[827] = tmpOE__Control_net_0[9]
Removing Lhs of wire \tachPwm:PWMUDB:runmode_enable\\D\[830] = \tachPwm:PWMUDB:control_7\[80]
Removing Lhs of wire \tachPwm:PWMUDB:ltch_kill_reg\\D\[832] = tmpOE__Control_net_0[9]
Removing Lhs of wire \tachPwm:PWMUDB:final_kill_reg\\D\[838] = zero[10]
Removing Lhs of wire \ledpwm:PWMUDB:min_kill_reg\\D\[843] = tmpOE__Control_net_0[9]
Removing Lhs of wire \ledpwm:PWMUDB:runmode_enable\\D\[846] = \ledpwm:PWMUDB:control_7\[418]
Removing Lhs of wire \ledpwm:PWMUDB:ltch_kill_reg\\D\[848] = tmpOE__Control_net_0[9]
Removing Lhs of wire \ledpwm:PWMUDB:final_kill_reg\\D\[854] = zero[10]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj" -dcpsoc3 robot.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.424ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 16 March 2016 13:09:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\Video_Class\6_BLE_iOS\Git_Projects\bleiosapp\PSoC_Creator\robot\robot.cydsn\robot.cyprj -d CY8C4247LQI-BL483 robot.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \tachPwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \ledpwm:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \tachPwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \tachPwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \tachPwm:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \tachPwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \tachPwm:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \tachPwm:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \ledpwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \ledpwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \ledpwm:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \ledpwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \ledpwm:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \ledpwm:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_2'. Signal=Net_256_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_2'. Signal=Net_256_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_2'. Signal=Net_256_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_2'. Signal=Net_256_ff10
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_676_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \tachPwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \ledpwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Control(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Control(0)__PA ,
            pad => Control(0)_PAD );
        Properties:
        {
        }

    Pin : Name = red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => red(0)__PA ,
            input => Net_938 ,
            pad => red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M1(0)__PA ,
            input => Net_214 ,
            pad => M1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M2(0)__PA ,
            input => Net_254 ,
            pad => M2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POWERLEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => POWERLEFT(0)__PA ,
            pad => POWERLEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GNDLEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GNDLEFT(0)__PA ,
            pad => GNDLEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIRLEFT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIRLEFT(0)__PA ,
            pad => DIRLEFT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POWERRIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => POWERRIGHT(0)__PA ,
            pad => POWERRIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GNDRIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GNDRIGHT(0)__PA ,
            pad => GNDRIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIRRIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIRRIGHT(0)__PA ,
            pad => DIRRIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qd1a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qd1a(0)__PA ,
            fb => Net_128 ,
            pad => qd1a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qd1b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qd1b(0)__PA ,
            fb => Net_127 ,
            pad => qd1b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qd2a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qd2a(0)__PA ,
            fb => Net_168 ,
            pad => qd2a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qd2b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qd2b(0)__PA ,
            fb => Net_167 ,
            pad => qd2b(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\tachPwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tachPwm:PWMUDB:runmode_enable\ * \tachPwm:PWMUDB:tc_i\
        );
        Output = \tachPwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\ledpwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:runmode_enable\ * \ledpwm:PWMUDB:tc_i\
        );
        Output = \ledpwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_938, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_935
        );
        Output = Net_938 (fanout=1)

    MacroCell: Name=\tachPwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tachPwm:PWMUDB:control_7\
        );
        Output = \tachPwm:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\tachPwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tachPwm:PWMUDB:cmp1_less\
        );
        Output = \tachPwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\tachPwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\tachPwm:PWMUDB:prevCompare1\ * \tachPwm:PWMUDB:cmp1_less\
        );
        Output = \tachPwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\ledpwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:control_7\
        );
        Output = \ledpwm:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\ledpwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:cmp1_less\
        );
        Output = \ledpwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\ledpwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ledpwm:PWMUDB:prevCompare1\ * \ledpwm:PWMUDB:cmp1_less\
        );
        Output = \ledpwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_935, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:runmode_enable\ * \ledpwm:PWMUDB:cmp1_less\
        );
        Output = Net_935 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\tachPwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_676_digital ,
            cs_addr_2 => \tachPwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \tachPwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \tachPwm:PWMUDB:cmp1_less\ ,
            z0_comb => \tachPwm:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \tachPwm:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ledpwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_676_digital ,
            cs_addr_2 => \ledpwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \ledpwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \ledpwm:PWMUDB:cmp1_less\ ,
            z0_comb => \ledpwm:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \ledpwm:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\tachPwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_676_digital ,
            status_3 => \tachPwm:PWMUDB:status_3\ ,
            status_2 => \tachPwm:PWMUDB:status_2\ ,
            status_0 => \tachPwm:PWMUDB:status_0\ ,
            interrupt => Net_802 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ledpwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_676_digital ,
            status_3 => \ledpwm:PWMUDB:status_3\ ,
            status_2 => \ledpwm:PWMUDB:status_2\ ,
            status_0 => \ledpwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\tachPwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_676_digital ,
            control_7 => \tachPwm:PWMUDB:control_7\ ,
            control_6 => \tachPwm:PWMUDB:control_6\ ,
            control_5 => \tachPwm:PWMUDB:control_5\ ,
            control_4 => \tachPwm:PWMUDB:control_4\ ,
            control_3 => \tachPwm:PWMUDB:control_3\ ,
            control_2 => \tachPwm:PWMUDB:control_2\ ,
            control_1 => \tachPwm:PWMUDB:control_1\ ,
            control_0 => \tachPwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ledpwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_676_digital ,
            control_7 => \ledpwm:PWMUDB:control_7\ ,
            control_6 => \ledpwm:PWMUDB:control_6\ ,
            control_5 => \ledpwm:PWMUDB:control_5\ ,
            control_4 => \ledpwm:PWMUDB:control_4\ ,
            control_3 => \ledpwm:PWMUDB:control_3\ ,
            control_2 => \ledpwm:PWMUDB:control_2\ ,
            control_1 => \ledpwm:PWMUDB:control_1\ ,
            control_0 => \ledpwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =swint
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =tachTimer
        PORT MAP (
            interrupt => Net_802 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   18 :   20 :   38 : 47.37 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   22 :   32 : 31.25 %
  Unique P-terms              :   10 :   54 :   64 : 15.63 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.032ms
Tech mapping phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1393789s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008990 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 51, final cost is 51 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       5.50 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ledpwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ledpwm:PWMUDB:prevCompare1\ * \ledpwm:PWMUDB:cmp1_less\
        );
        Output = \ledpwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ledpwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:cmp1_less\
        );
        Output = \ledpwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_935, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:runmode_enable\ * \ledpwm:PWMUDB:cmp1_less\
        );
        Output = Net_935 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_938, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_935
        );
        Output = Net_938 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ledpwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:control_7\
        );
        Output = \ledpwm:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ledpwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ledpwm:PWMUDB:runmode_enable\ * \ledpwm:PWMUDB:tc_i\
        );
        Output = \ledpwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ledpwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_676_digital ,
        cs_addr_2 => \ledpwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \ledpwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \ledpwm:PWMUDB:cmp1_less\ ,
        z0_comb => \ledpwm:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \ledpwm:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ledpwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_676_digital ,
        status_3 => \ledpwm:PWMUDB:status_3\ ,
        status_2 => \ledpwm:PWMUDB:status_2\ ,
        status_0 => \ledpwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ledpwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_676_digital ,
        control_7 => \ledpwm:PWMUDB:control_7\ ,
        control_6 => \ledpwm:PWMUDB:control_6\ ,
        control_5 => \ledpwm:PWMUDB:control_5\ ,
        control_4 => \ledpwm:PWMUDB:control_4\ ,
        control_3 => \ledpwm:PWMUDB:control_3\ ,
        control_2 => \ledpwm:PWMUDB:control_2\ ,
        control_1 => \ledpwm:PWMUDB:control_1\ ,
        control_0 => \ledpwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\tachPwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\tachPwm:PWMUDB:prevCompare1\ * \tachPwm:PWMUDB:cmp1_less\
        );
        Output = \tachPwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\tachPwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tachPwm:PWMUDB:cmp1_less\
        );
        Output = \tachPwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\tachPwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tachPwm:PWMUDB:runmode_enable\ * \tachPwm:PWMUDB:tc_i\
        );
        Output = \tachPwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\tachPwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_676_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \tachPwm:PWMUDB:control_7\
        );
        Output = \tachPwm:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\tachPwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_676_digital ,
        cs_addr_2 => \tachPwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \tachPwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \tachPwm:PWMUDB:cmp1_less\ ,
        z0_comb => \tachPwm:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \tachPwm:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\tachPwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_676_digital ,
        status_3 => \tachPwm:PWMUDB:status_3\ ,
        status_2 => \tachPwm:PWMUDB:status_2\ ,
        status_0 => \tachPwm:PWMUDB:status_0\ ,
        interrupt => Net_802 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\tachPwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_676_digital ,
        control_7 => \tachPwm:PWMUDB:control_7\ ,
        control_6 => \tachPwm:PWMUDB:control_6\ ,
        control_5 => \tachPwm:PWMUDB:control_5\ ,
        control_4 => \tachPwm:PWMUDB:control_4\ ,
        control_3 => \tachPwm:PWMUDB:control_3\ ,
        control_2 => \tachPwm:PWMUDB:control_2\ ,
        control_1 => \tachPwm:PWMUDB:control_1\ ,
        control_0 => \tachPwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =tachTimer
        PORT MAP (
            interrupt => Net_802 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =swint
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = POWERRIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => POWERRIGHT(0)__PA ,
        pad => POWERRIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GNDRIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GNDRIGHT(0)__PA ,
        pad => GNDRIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M2(0)__PA ,
        input => Net_254 ,
        pad => M2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIRRIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIRRIGHT(0)__PA ,
        pad => DIRRIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = qd2b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qd2b(0)__PA ,
        fb => Net_167 ,
        pad => qd2b(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = qd2a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qd2a(0)__PA ,
        fb => Net_168 ,
        pad => qd2a(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =Control
        PORT MAP (
            in_clock_en => tmpOE__Control_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Control_net_0 ,
            out_reset => zero ,
            interrupt => Net_6 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => red(0)__PA ,
        input => Net_938 ,
        pad => red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Control(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Control(0)__PA ,
        pad => Control(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = M1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M1(0)__PA ,
        input => Net_214 ,
        pad => M1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DIRLEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIRLEFT(0)__PA ,
        pad => DIRLEFT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = qd1a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qd1a(0)__PA ,
        fb => Net_128 ,
        pad => qd1a(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = qd1b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qd1b(0)__PA ,
        fb => Net_127 ,
        pad => qd1b(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GNDLEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GNDLEFT(0)__PA ,
        pad => GNDLEFT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = POWERLEFT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => POWERLEFT(0)__PA ,
        pad => POWERLEFT(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => Net_256_ff7 ,
            ff_div_8 => Net_256_ff8 ,
            ff_div_9 => Net_256_ff9 ,
            ff_div_10 => Net_256_ff10 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\QDLEFT:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_256_ff9 ,
            capture => zero ,
            count => Net_128 ,
            reload => zero ,
            stop => zero ,
            start => Net_127 ,
            tr_underflow => Net_132 ,
            tr_overflow => Net_131 ,
            tr_compare_match => Net_133 ,
            line_out => Net_134 ,
            line_out_compl => Net_135 ,
            interrupt => Net_130 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWMRIGHT:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_256_ff8 ,
            capture => zero ,
            count => tmpOE__Control_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1983 ,
            tr_overflow => Net_1982 ,
            tr_compare_match => Net_1984 ,
            line_out => Net_254 ,
            line_out_compl => Net_1985 ,
            interrupt => Net_1981 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\QDRIGHT:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_256_ff10 ,
            capture => zero ,
            count => Net_168 ,
            reload => zero ,
            stop => zero ,
            start => Net_167 ,
            tr_underflow => Net_172 ,
            tr_overflow => Net_171 ,
            tr_compare_match => Net_173 ,
            line_out => Net_174 ,
            line_out_compl => Net_175 ,
            interrupt => Net_170 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWMLEFT:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_256_ff7 ,
            capture => zero ,
            count => tmpOE__Control_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1951 ,
            tr_overflow => Net_1950 ,
            tr_compare_match => Net_1952 ,
            line_out => Net_214 ,
            line_out_compl => Net_1953 ,
            interrupt => Net_1949 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_676_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => \BLE:Net_63\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT | POWERRIGHT(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |   GNDRIGHT(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         M2(0) | In(Net_254)
     |   5 |     * |      NONE |         CMOS_OUT |   DIRRIGHT(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       qd2b(0) | FB(Net_167)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       qd2a(0) | FB(Net_168)
-----+-----+-------+-----------+------------------+---------------+------------
   2 |   6 |     * |      NONE |         CMOS_OUT |        red(0) | In(Net_938)
     |   7 |     * |   FALLING |      RES_PULL_UP |    Control(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |         M1(0) | In(Net_214)
     |   1 |     * |      NONE |         CMOS_OUT |    DIRLEFT(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       qd1a(0) | FB(Net_128)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       qd1b(0) | FB(Net_127)
     |   4 |     * |      NONE |         CMOS_OUT |    GNDLEFT(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  POWERLEFT(0) | 
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.734ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.636ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in robot_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.182ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.939ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.986ms
API generation phase: Elapsed time ==> 2s.263ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.004ms
