(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param84 = ((((~{(8'ha5), (8'hba)}) <= {((8'hbe) ? (8'haa) : (8'hba))}) ? (|(~&((8'ha0) << (7'h41)))) : {(8'hb0)}) >> (+((~&((8'ha3) ? (8'hba) : (8'ha7))) ? ((~|(8'hae)) >= ((8'hab) ? (8'hb5) : (8'hb5))) : (-((8'hbb) != (8'ha0)))))))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h338):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire0;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire2;
  input wire signed [(4'hc):(1'h0)] wire3;
  input wire [(4'hf):(1'h0)] wire4;
  wire signed [(4'ha):(1'h0)] wire21;
  wire [(4'h8):(1'h0)] wire19;
  wire [(2'h3):(1'h0)] wire5;
  wire signed [(5'h10):(1'h0)] wire17;
  reg signed [(4'hc):(1'h0)] reg81 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg83 = (1'h0);
  reg [(4'hf):(1'h0)] reg82 = (1'h0);
  reg [(3'h4):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg77 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg76 = (1'h0);
  reg signed [(4'he):(1'h0)] reg75 = (1'h0);
  reg [(4'he):(1'h0)] reg73 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg72 = (1'h0);
  reg [(4'he):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg70 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg68 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg67 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg66 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg65 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg63 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg61 = (1'h0);
  reg [(4'he):(1'h0)] reg60 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg59 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg57 = (1'h0);
  reg [(4'hd):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg53 = (1'h0);
  reg [(4'hc):(1'h0)] reg52 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg51 = (1'h0);
  reg [(5'h15):(1'h0)] reg48 = (1'h0);
  reg [(5'h11):(1'h0)] reg47 = (1'h0);
  reg [(3'h4):(1'h0)] reg46 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg44 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg40 = (1'h0);
  reg [(5'h13):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg38 = (1'h0);
  reg [(2'h3):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg35 = (1'h0);
  reg [(5'h11):(1'h0)] reg34 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg32 = (1'h0);
  reg [(4'hc):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg29 = (1'h0);
  reg [(4'hd):(1'h0)] reg27 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg26 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg24 = (1'h0);
  reg [(4'hd):(1'h0)] reg23 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg6 = (1'h0);
  reg [(4'h9):(1'h0)] forvar81 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg80 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg78 = (1'h0);
  reg signed [(4'he):(1'h0)] reg74 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg69 = (1'h0);
  reg signed [(3'h4):(1'h0)] forvar63 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg64 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg62 = (1'h0);
  reg [(5'h14):(1'h0)] reg56 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h10):(1'h0)] forvar49 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg43 = (1'h0);
  reg [(5'h12):(1'h0)] forvar42 = (1'h0);
  reg [(4'ha):(1'h0)] forvar37 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg28 = (1'h0);
  reg [(4'ha):(1'h0)] reg25 = (1'h0);
  assign y = {wire21,
                 wire19,
                 wire5,
                 wire17,
                 reg81,
                 reg83,
                 reg82,
                 reg79,
                 reg77,
                 reg76,
                 reg75,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg63,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg55,
                 reg53,
                 reg52,
                 reg51,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg27,
                 reg26,
                 reg24,
                 reg23,
                 reg22,
                 reg20,
                 reg6,
                 forvar81,
                 reg80,
                 reg78,
                 reg74,
                 reg69,
                 forvar63,
                 reg64,
                 reg62,
                 reg56,
                 reg54,
                 reg50,
                 forvar49,
                 reg43,
                 forvar42,
                 forvar37,
                 reg28,
                 reg25,
                 (1'h0)};
  assign wire5 = ($unsigned(wire4) ^ "5");
  always
    @(posedge clk) begin
      reg6 <= wire4[(2'h2):(1'h1)];
    end
  module7 #() modinst18 (wire17, clk, reg6, wire3, wire2, wire4);
  assign wire19 = wire2[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg20 <= (($signed(($unsigned((8'ha3)) ?
                  (wire4 <<< wire17) : $signed(wire0))) ?
              "wxp03ezXV" : (((wire5 ?
                  wire3 : wire19) + "f") != $signed((wire17 && wire1)))) ?
          (wire19[(3'h5):(3'h4)] ?
              "3970SsgbVYLXe" : "iEsG3yKwEZn7PVp8G") : wire0);
    end
  assign wire21 = $signed($unsigned($signed($unsigned(((8'hbb) ?
                      wire3 : wire1)))));
  always
    @(posedge clk) begin
      reg22 <= ((-"MuVslH") ?
          ($unsigned(reg6[(4'ha):(4'h8)]) ?
              "oCgwA2Li4W7Whu" : "LtsH") : (wire1 * "AF8POIwdto1EXpnNx"));
      reg23 <= {($unsigned((|(8'haa))) ?
              $signed((-(~^reg20))) : ("WsIzzJZM" ?
                  $unsigned($signed(wire5)) : "xFPMXNmg47ygZPQ7u6v"))};
      if ("WJVlq")
        begin
          if (($signed(reg22[(3'h5):(1'h1)]) ?
              ((^~(reg23 <<< $signed(wire21))) ?
                  wire1 : "DCuwd3O7kBLUd") : $signed((($unsigned(wire0) ?
                  $signed(reg23) : "nSYqX") >>> (wire2 ?
                  {wire19, wire3} : (reg20 ? wire1 : reg6))))))
            begin
              reg24 <= $signed((wire0[(2'h2):(1'h0)] + reg22));
              reg25 = {$signed({(8'hbc), "qcEKyrerXfG4q3aAmueT"}),
                  {($unsigned($signed(wire19)) ?
                          (wire5 ?
                              (&wire0) : (wire0 ? reg6 : wire17)) : (8'hbd)),
                      {(wire4 | {reg22})}}};
              reg26 <= (~|wire19);
              reg27 <= (wire0[(2'h3):(1'h0)] ?
                  {{(reg6 ? (reg26 ? wire5 : reg24) : (wire4 ? reg25 : wire0))},
                      $unsigned((!(reg20 || reg20)))} : (|(-$signed(wire1[(2'h3):(2'h2)]))));
              reg28 = reg27;
            end
          else
            begin
              reg25 = (wire4[(4'ha):(3'h4)] ?
                  ((+wire0[(2'h2):(1'h0)]) ?
                      (!reg26[(4'h9):(3'h5)]) : reg25[(2'h2):(1'h0)]) : (~|wire0));
            end
          if ((-wire0[(1'h0):(1'h0)]))
            begin
              reg29 <= {{("SV2mm70I" ^~ (~|{(8'ha1), wire2}))}};
              reg30 <= (wire2[(4'hb):(3'h5)] ?
                  "EkRGP8" : $unsigned((~|wire19[(2'h2):(1'h0)])));
              reg31 <= $unsigned({$signed("Vqs39Hf")});
              reg32 <= ($unsigned(reg28) ?
                  (($unsigned($signed(reg29)) ?
                          ({reg25, reg29} ?
                              $unsigned(reg22) : (wire4 ~^ reg28)) : $signed("eqMeZUus8wBz1ktcmyY")) ?
                      (("" <= (~reg24)) ?
                          (&wire2[(3'h5):(1'h0)]) : (-"Lw31ZV")) : "RiHN8XGoq") : $unsigned((!wire1[(1'h0):(1'h0)])));
            end
          else
            begin
              reg29 <= "";
              reg30 <= reg27;
              reg31 <= wire3;
            end
          reg33 <= $unsigned(((&($unsigned(reg31) ?
                  $signed(wire5) : "dBeeJqxNHq7bZgCwxl")) ?
              (("hMPGDb" ?
                  reg26 : reg23[(1'h0):(1'h0)]) == (!{reg29})) : $signed(wire19)));
          if ((wire21[(3'h5):(1'h0)] ?
              $signed(reg27[(1'h0):(1'h0)]) : $signed(({$unsigned(reg25),
                  (~wire4)} <= (~&(reg30 * reg24))))))
            begin
              reg34 <= "K";
              reg35 <= reg24[(1'h0):(1'h0)];
              reg36 <= ((~wire0[(1'h1):(1'h1)]) || ($signed((^(reg33 ?
                      wire17 : reg32))) ?
                  {({reg27} ? (wire0 != wire3) : (reg23 ? (7'h44) : reg25)),
                      $signed($signed(wire4))} : {$signed($signed(wire5))}));
            end
          else
            begin
              reg34 <= "";
              reg35 <= (~|"UhXd8sPKlaiAPhO");
            end
          for (forvar37 = (1'h0); (forvar37 < (3'h4)); forvar37 = (forvar37 + (1'h1)))
            begin
              reg38 <= (+(~(((~&forvar37) ?
                  wire19 : (^~reg31)) <<< $unsigned($signed(reg25)))));
              reg39 <= ((!"WDy8uy0o") ?
                  ($unsigned({(7'h44),
                      {reg29}}) + $signed($unsigned($signed(wire5)))) : $unsigned(reg29[(4'ha):(1'h0)]));
              reg40 <= (^~"8HnQRlGxRfZrZgOJJ");
              reg41 <= (((~^((reg23 ?
                  reg35 : reg32) <= reg29)) != $signed(wire21[(2'h3):(1'h0)])) >> {(reg26[(3'h6):(3'h5)] ?
                      ((reg40 ? reg34 : wire0) ?
                          (wire1 ?
                              reg28 : reg30) : "EMW5Rg1dd6r8xDak6") : ("nv1lhw" ?
                          reg34[(4'hb):(4'h8)] : (forvar37 ? reg28 : (8'hbc)))),
                  "SbMsf2Y"});
            end
        end
      else
        begin
          reg24 <= {reg40[(3'h5):(3'h4)]};
          reg25 = (forvar37[(4'ha):(4'h8)] >= (+(($signed(wire0) != {(8'haf),
              reg39}) && {reg32})));
        end
    end
  always
    @(posedge clk) begin
      for (forvar42 = (1'h0); (forvar42 < (1'h0)); forvar42 = (forvar42 + (1'h1)))
        begin
          if ($unsigned(((reg39 ?
              ("fkRheqMKrHVsmPVQ" + $signed(wire21)) : $unsigned($signed(reg32))) >= ($unsigned((reg31 || (8'hac))) ?
              $unsigned($unsigned(reg32)) : reg40[(4'h8):(3'h5)]))))
            begin
              reg43 = reg32;
              reg44 <= $signed(wire5);
              reg45 <= reg38[(1'h1):(1'h1)];
              reg46 <= reg23;
              reg47 <= $unsigned(($signed($signed({wire3,
                  reg6})) + (reg44[(2'h3):(1'h1)] + (8'hb7))));
            end
          else
            begin
              reg44 <= $unsigned({$signed((((8'hb6) ?
                      wire19 : wire1) & $signed(wire0))),
                  ($signed((~|reg23)) ? wire21 : (~^$unsigned((8'hb6))))});
              reg45 <= $unsigned(reg35[(3'h6):(3'h4)]);
              reg46 <= $unsigned((~$signed((~^"6xG25"))));
              reg47 <= "eJFlCxh9A3R0yCmz";
              reg48 <= {({((^~reg22) ?
                          $unsigned(reg39) : wire3)} >>> (+reg33))};
            end
          for (forvar49 = (1'h0); (forvar49 < (3'h4)); forvar49 = (forvar49 + (1'h1)))
            begin
              reg50 = forvar42[(4'hd):(2'h3)];
            end
          if ("69")
            begin
              reg51 <= $signed(reg38[(3'h4):(1'h0)]);
              reg52 <= $signed(($unsigned($unsigned((-reg20))) ?
                  $signed($signed(reg50)) : $unsigned((~(&reg44)))));
              reg53 <= $signed((wire21 ? wire4 : "5p"));
              reg54 = (^~wire21[(4'h8):(1'h1)]);
              reg55 <= ((reg50[(3'h7):(3'h5)] && (^("BS2zzx" ^~ {reg30,
                  (8'hb0)}))) <= (+($signed("xylDZWv6N") ?
                  wire21[(4'h8):(1'h1)] : reg52[(4'h9):(1'h1)])));
            end
          else
            begin
              reg54 = {({(reg40 + $unsigned(reg54)),
                      reg26} || reg44[(3'h5):(2'h2)]),
                  forvar42[(4'hf):(3'h6)]};
              reg56 = "G4XB1MJHg06E";
              reg57 <= $signed(reg31);
              reg58 <= (8'hbc);
              reg59 <= $unsigned((~|$signed("qTx3rq8ILH")));
            end
          if ($signed($unsigned($signed("hCfqGF65Dm1a9"))))
            begin
              reg60 <= (+(!("4WKufu0" ?
                  ($signed(forvar42) == "Dqq0DavrQT") : ({reg26} ?
                      "7TeWtJ05v8EFrEfwE" : $unsigned((8'ha2))))));
              reg61 <= reg6;
            end
          else
            begin
              reg60 <= (^~$signed({"PUkv4iO", reg35}));
            end
        end
      reg62 = reg38;
      if (reg60)
        begin
          if (("DhCzzfb7KBtQ5MonW" > "cc7e4dkcoI"))
            begin
              reg63 <= wire4[(4'h8):(3'h6)];
            end
          else
            begin
              reg64 = $unsigned(reg61);
            end
        end
      else
        begin
          for (forvar63 = (1'h0); (forvar63 < (1'h0)); forvar63 = (forvar63 + (1'h1)))
            begin
              reg65 <= "5MTC6GFs3RXyV8GPTv";
              reg66 <= (~|wire21[(3'h4):(2'h3)]);
              reg67 <= reg31[(4'h8):(2'h3)];
            end
          reg68 <= (reg39 >> (&$unsigned((~&(|reg23)))));
          if (reg59[(4'h9):(3'h5)])
            begin
              reg69 = {(wire1[(2'h3):(2'h3)] ?
                      $unsigned(($signed(reg54) * wire19[(3'h4):(1'h1)])) : (&$unsigned($signed(reg65)))),
                  reg68[(4'h8):(2'h3)]};
              reg70 <= {reg43, (^(~(reg59 >= (forvar42 ? reg32 : reg24))))};
              reg71 <= {($unsigned((8'hbf)) & ($signed({reg35}) ?
                      ($signed(reg40) || reg46) : ("WSoMfoAU7Ci" ~^ (reg22 ?
                          reg45 : reg6))))};
              reg72 <= $signed((^~(^$signed((~^(8'h9d))))));
              reg73 <= ($signed(({(8'hb2)} | {(reg60 ?
                      reg27 : reg69)})) ^~ ((+"7lRqubYfRQ7OrVCcLd") != ("eOcQT" ?
                  ((~^reg45) | "pJPeqyX") : "cE")));
            end
          else
            begin
              reg69 = wire19;
              reg74 = forvar49[(2'h3):(2'h2)];
              reg75 <= (reg31 ?
                  (((-(8'hab)) << ((wire17 ?
                      reg65 : reg56) ^ "xm4Ok4Q")) & $unsigned(reg50[(4'h9):(4'h9)])) : "CVHAgbmaRZWoHkoz");
            end
        end
      reg76 <= ((reg61 ?
              ((~|(reg61 > wire2)) * (+{reg39, forvar63})) : (^~("r3CpDx15" ?
                  $unsigned((7'h40)) : reg23[(3'h7):(3'h7)]))) ?
          $signed(reg47[(4'hd):(3'h4)]) : $signed((|reg24[(1'h1):(1'h1)])));
      if ($unsigned(((wire3[(3'h5):(3'h5)] ?
              ("hQVsomLlz" || "9") : reg40[(5'h11):(4'hb)]) ?
          "kmPd0IoZSu9XDNF0u" : $signed({"ch2mpu"}))))
        begin
          if ((~((~|($unsigned(reg76) ?
              (reg55 || reg36) : (8'ha2))) ^ $unsigned($unsigned($unsigned(reg61))))))
            begin
              reg77 <= reg57;
            end
          else
            begin
              reg77 <= (~|wire5[(1'h0):(1'h0)]);
              reg78 = {(((!reg53[(2'h2):(1'h0)]) | ("l" <= "GO2ldittY7dXQN5tA")) ?
                      ($unsigned(reg44) ?
                          (reg77 + (reg65 ? reg69 : reg30)) : $unsigned({reg30,
                              reg6})) : "G4rYEEXsA"),
                  $signed(reg36[(2'h2):(2'h2)])};
            end
          reg79 <= ("yL8t4H" ? $unsigned(wire4[(4'hb):(1'h1)]) : reg48);
          reg80 = ((^$unsigned("QJNWNWpQYGJX")) ?
              (&"1v7c559waCxo1a7Md") : "dH");
          for (forvar81 = (1'h0); (forvar81 < (2'h2)); forvar81 = (forvar81 + (1'h1)))
            begin
              reg82 <= $unsigned("9wX");
            end
          reg83 <= reg79;
        end
      else
        begin
          if ($unsigned(($signed((^wire5[(2'h2):(1'h1)])) ?
              (8'hba) : (&$signed($signed(wire19))))))
            begin
              reg77 <= "C";
              reg79 <= {({(reg46[(3'h4):(2'h2)] ?
                              (reg23 >>> (8'hb7)) : $unsigned(reg6)),
                          "XaxXBQ6xTzpNI6"} ?
                      ($signed(((8'hba) ? reg83 : (8'ha2))) ?
                          (wire3[(3'h4):(1'h0)] != $unsigned(reg68)) : $unsigned((reg36 != reg77))) : forvar81[(3'h5):(1'h1)])};
              reg81 <= "29uOKgWe1lDKp7C0";
              reg82 <= "bVtIphirnw1LU5WuSqFa";
            end
          else
            begin
              reg77 <= ($unsigned({$signed($signed(wire17)),
                      $signed((wire0 - reg72))}) ?
                  $signed("UHwn4JFO7ITSzLJ97E") : wire4);
              reg78 = $unsigned("7YoVSt7eIy");
              reg79 <= (&"bKkZZrzqwyU");
            end
        end
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7
#(parameter param16 = (^~({(8'hbc)} < (7'h42))))
(y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h38):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire11;
  input wire [(4'hc):(1'h0)] wire10;
  input wire [(5'h15):(1'h0)] wire9;
  input wire signed [(4'hf):(1'h0)] wire8;
  wire [(4'hc):(1'h0)] wire15;
  wire [(3'h7):(1'h0)] wire14;
  wire [(5'h12):(1'h0)] wire13;
  wire [(5'h12):(1'h0)] wire12;
  assign y = {wire15, wire14, wire13, wire12, (1'h0)};
  assign wire12 = {$signed($unsigned($signed({wire11})))};
  assign wire13 = wire8;
  assign wire14 = $unsigned({(&((!wire11) >>> $signed(wire11)))});
  assign wire15 = (~|($signed({(-wire10), (wire13 | wire8)}) ?
                      ($signed((~&(8'hbd))) ?
                          (+wire13[(4'hf):(3'h4)]) : wire8) : {$signed(wire8)}));
endmodule