<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: UART4_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UART4_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling Universal Asynchronous Receiver Transmitter 4 (UART4)  
 <a href="struct_u_a_r_t4__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9161c984eee17bee3ccd99d9bdb5b1be"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a737ef23f7b37424196b71e4beebec1c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a737ef23f7b37424196b71e4beebec1c0">PE</a>: 1</td></tr>
<tr class="memdesc:a737ef23f7b37424196b71e4beebec1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error.  <a href="#a737ef23f7b37424196b71e4beebec1c0">More...</a><br /></td></tr>
<tr class="separator:a737ef23f7b37424196b71e4beebec1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975ff11d0232c6819236029ecf81363d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a975ff11d0232c6819236029ecf81363d">FE</a>: 1</td></tr>
<tr class="memdesc:a975ff11d0232c6819236029ecf81363d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error.  <a href="#a975ff11d0232c6819236029ecf81363d">More...</a><br /></td></tr>
<tr class="separator:a975ff11d0232c6819236029ecf81363d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a2c695a0d2603d9e9d0a21b6cf36653c8">NF</a>: 1</td></tr>
<tr class="memdesc:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise flag.  <a href="#a2c695a0d2603d9e9d0a21b6cf36653c8">More...</a><br /></td></tr>
<tr class="separator:a2c695a0d2603d9e9d0a21b6cf36653c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe250398538fb21e67e9957c59b152b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#abe250398538fb21e67e9957c59b152b2">OR</a>: 1</td></tr>
<tr class="memdesc:abe250398538fb21e67e9957c59b152b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Error (LIN slave mode) / Overrun error.  <a href="#abe250398538fb21e67e9957c59b152b2">More...</a><br /></td></tr>
<tr class="separator:abe250398538fb21e67e9957c59b152b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bb6af05084e3c87b219a00fc5985d0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a36bb6af05084e3c87b219a00fc5985d0">IDLE</a>: 1</td></tr>
<tr class="memdesc:a36bb6af05084e3c87b219a00fc5985d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE line detected.  <a href="#a36bb6af05084e3c87b219a00fc5985d0">More...</a><br /></td></tr>
<tr class="separator:a36bb6af05084e3c87b219a00fc5985d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>: 1</td></tr>
<tr class="memdesc:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data register not empty.  <a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">More...</a><br /></td></tr>
<tr class="separator:a75aeee2d81c71fcaf1dd0f6955917cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a67eafd05e26b5b9d0f0845559cfc10dc">TC</a>: 1</td></tr>
<tr class="memdesc:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete.  <a href="#a67eafd05e26b5b9d0f0845559cfc10dc">More...</a><br /></td></tr>
<tr class="separator:a67eafd05e26b5b9d0f0845559cfc10dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f0d9baea4a2a10febd38458a812707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>: 1</td></tr>
<tr class="memdesc:a99f0d9baea4a2a10febd38458a812707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty.  <a href="#a99f0d9baea4a2a10febd38458a812707">More...</a><br /></td></tr>
<tr class="separator:a99f0d9baea4a2a10febd38458a812707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9161c984eee17bee3ccd99d9bdb5b1be"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a9161c984eee17bee3ccd99d9bdb5b1be">SR</a></td></tr>
<tr class="memdesc:a9161c984eee17bee3ccd99d9bdb5b1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Status register (UART4_SR)  <a href="#a9161c984eee17bee3ccd99d9bdb5b1be">More...</a><br /></td></tr>
<tr class="separator:a9161c984eee17bee3ccd99d9bdb5b1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc79f07e6a36d8ff7670fa3f5982f2a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 data.  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc79f07e6a36d8ff7670fa3f5982f2a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a3dc79f07e6a36d8ff7670fa3f5982f2a">DR</a></td></tr>
<tr class="memdesc:a3dc79f07e6a36d8ff7670fa3f5982f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 data register (UART4_DR)  <a href="#a3dc79f07e6a36d8ff7670fa3f5982f2a">More...</a><br /></td></tr>
<tr class="separator:a3dc79f07e6a36d8ff7670fa3f5982f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62daa7559a506c78c76d71cbd03e6fc7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a8d2bf6c6a518b4b35e367cda7cb3ef49">DIV_4_11</a>: 8</td></tr>
<tr class="memdesc:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [11:4].  <a href="#a8d2bf6c6a518b4b35e367cda7cb3ef49">More...</a><br /></td></tr>
<tr class="separator:a8d2bf6c6a518b4b35e367cda7cb3ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62daa7559a506c78c76d71cbd03e6fc7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a62daa7559a506c78c76d71cbd03e6fc7">BRR1</a></td></tr>
<tr class="memdesc:a62daa7559a506c78c76d71cbd03e6fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 1 (UART4_BRR1)  <a href="#a62daa7559a506c78c76d71cbd03e6fc7">More...</a><br /></td></tr>
<tr class="separator:a62daa7559a506c78c76d71cbd03e6fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dfcf64d330dcd7c6760fdacf1a9d28"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a89c87bf70ec3ea4eb5391c851c9e917f">DIV_0_3</a>: 4</td></tr>
<tr class="memdesc:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [3:0].  <a href="#a89c87bf70ec3ea4eb5391c851c9e917f">More...</a><br /></td></tr>
<tr class="separator:a89c87bf70ec3ea4eb5391c851c9e917f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab373ab2ff95c6d8c303db418a2af9a29"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#ab373ab2ff95c6d8c303db418a2af9a29">DIV_12_15</a>: 4</td></tr>
<tr class="memdesc:ab373ab2ff95c6d8c303db418a2af9a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART_DIV bits [15:12].  <a href="#ab373ab2ff95c6d8c303db418a2af9a29">More...</a><br /></td></tr>
<tr class="separator:ab373ab2ff95c6d8c303db418a2af9a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dfcf64d330dcd7c6760fdacf1a9d28"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#aa3dfcf64d330dcd7c6760fdacf1a9d28">BRR2</a></td></tr>
<tr class="memdesc:aa3dfcf64d330dcd7c6760fdacf1a9d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 2 (UART4_BRR2)  <a href="#aa3dfcf64d330dcd7c6760fdacf1a9d28">More...</a><br /></td></tr>
<tr class="separator:aa3dfcf64d330dcd7c6760fdacf1a9d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5446530582b88c605d0ed31c9726a02e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a13e6a840c9634cb3de18f88072714f3f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a13e6a840c9634cb3de18f88072714f3f">PIEN</a>: 1</td></tr>
<tr class="memdesc:a13e6a840c9634cb3de18f88072714f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity interrupt enable.  <a href="#a13e6a840c9634cb3de18f88072714f3f">More...</a><br /></td></tr>
<tr class="separator:a13e6a840c9634cb3de18f88072714f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61be40cb57e76f25548d1e1ad0a93157"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a61be40cb57e76f25548d1e1ad0a93157">PS</a>: 1</td></tr>
<tr class="memdesc:a61be40cb57e76f25548d1e1ad0a93157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity selection.  <a href="#a61be40cb57e76f25548d1e1ad0a93157">More...</a><br /></td></tr>
<tr class="separator:a61be40cb57e76f25548d1e1ad0a93157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#adb8338591dd30ed0cfe9d3b0f9d3d036">PCEN</a>: 1</td></tr>
<tr class="memdesc:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity control enable.  <a href="#adb8338591dd30ed0cfe9d3b0f9d3d036">More...</a><br /></td></tr>
<tr class="separator:adb8338591dd30ed0cfe9d3b0f9d3d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81239f230b14d539e5e0ee7f923cd5ab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a81239f230b14d539e5e0ee7f923cd5ab">WAKE</a>: 1</td></tr>
<tr class="memdesc:a81239f230b14d539e5e0ee7f923cd5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup method.  <a href="#a81239f230b14d539e5e0ee7f923cd5ab">More...</a><br /></td></tr>
<tr class="separator:a81239f230b14d539e5e0ee7f923cd5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a0eb0dfd4f9ca15bb4ff2c12586279b9d">M</a>: 1</td></tr>
<tr class="memdesc:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">word length  <a href="#a0eb0dfd4f9ca15bb4ff2c12586279b9d">More...</a><br /></td></tr>
<tr class="separator:a0eb0dfd4f9ca15bb4ff2c12586279b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aa7dde7f2fb6d12a6d53395ebd53a758b">UARTD</a>: 1</td></tr>
<tr class="memdesc:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Disable (for low power consumption)  <a href="#aa7dde7f2fb6d12a6d53395ebd53a758b">More...</a><br /></td></tr>
<tr class="separator:aa7dde7f2fb6d12a6d53395ebd53a758b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77fc538a45ca0228ea430bdd700bca8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#af77fc538a45ca0228ea430bdd700bca8">T8</a>: 1</td></tr>
<tr class="memdesc:af77fc538a45ca0228ea430bdd700bca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Data bit 8 (in 9-bit mode)  <a href="#af77fc538a45ca0228ea430bdd700bca8">More...</a><br /></td></tr>
<tr class="separator:af77fc538a45ca0228ea430bdd700bca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a5807e7eb8f472b4f26f5f082e1be7ba1">R8</a>: 1</td></tr>
<tr class="memdesc:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data bit 8 (in 9-bit mode)  <a href="#a5807e7eb8f472b4f26f5f082e1be7ba1">More...</a><br /></td></tr>
<tr class="separator:a5807e7eb8f472b4f26f5f082e1be7ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5446530582b88c605d0ed31c9726a02e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a5446530582b88c605d0ed31c9726a02e">CR1</a></td></tr>
<tr class="memdesc:a5446530582b88c605d0ed31c9726a02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 1 (UART4_CR1)  <a href="#a5446530582b88c605d0ed31c9726a02e">More...</a><br /></td></tr>
<tr class="separator:a5446530582b88c605d0ed31c9726a02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88a16b63ab3a9efd0c3fe61f1a4d842"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af0ff19dfbe73662afba6d352b977aef1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#af0ff19dfbe73662afba6d352b977aef1">SBK</a>: 1</td></tr>
<tr class="memdesc:af0ff19dfbe73662afba6d352b977aef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send break.  <a href="#af0ff19dfbe73662afba6d352b977aef1">More...</a><br /></td></tr>
<tr class="separator:af0ff19dfbe73662afba6d352b977aef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711a763e6dc042b9f0126d27b62d1e42"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a711a763e6dc042b9f0126d27b62d1e42">RWU</a>: 1</td></tr>
<tr class="memdesc:a711a763e6dc042b9f0126d27b62d1e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver wakeup.  <a href="#a711a763e6dc042b9f0126d27b62d1e42">More...</a><br /></td></tr>
<tr class="separator:a711a763e6dc042b9f0126d27b62d1e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aa3111c91fb5c9dc4877da4b89b6fbfc6">REN</a>: 1</td></tr>
<tr class="memdesc:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver enable.  <a href="#aa3111c91fb5c9dc4877da4b89b6fbfc6">More...</a><br /></td></tr>
<tr class="separator:aa3111c91fb5c9dc4877da4b89b6fbfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e22bbff24b969aa003e5efddfdfff7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a68e22bbff24b969aa003e5efddfdfff7">TEN</a>: 1</td></tr>
<tr class="memdesc:a68e22bbff24b969aa003e5efddfdfff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter enable.  <a href="#a68e22bbff24b969aa003e5efddfdfff7">More...</a><br /></td></tr>
<tr class="separator:a68e22bbff24b969aa003e5efddfdfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4466dcb872bfd344655ff97cbd7d2122"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a4466dcb872bfd344655ff97cbd7d2122">ILIEN</a>: 1</td></tr>
<tr class="memdesc:a4466dcb872bfd344655ff97cbd7d2122"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE Line interrupt enable.  <a href="#a4466dcb872bfd344655ff97cbd7d2122">More...</a><br /></td></tr>
<tr class="separator:a4466dcb872bfd344655ff97cbd7d2122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a14ac5d1b2793c9c88b3d60d2625328c8">RIEN</a>: 1</td></tr>
<tr class="memdesc:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver interrupt enable.  <a href="#a14ac5d1b2793c9c88b3d60d2625328c8">More...</a><br /></td></tr>
<tr class="separator:a14ac5d1b2793c9c88b3d60d2625328c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6130f130db0831b80c6e73aceb715ee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#ac6130f130db0831b80c6e73aceb715ee">TCIEN</a>: 1</td></tr>
<tr class="memdesc:ac6130f130db0831b80c6e73aceb715ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete interrupt enable.  <a href="#ac6130f130db0831b80c6e73aceb715ee">More...</a><br /></td></tr>
<tr class="separator:ac6130f130db0831b80c6e73aceb715ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a480c9bce4e1e57351dfd1d8edb72fe17">TIEN</a>: 1</td></tr>
<tr class="memdesc:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter interrupt enable.  <a href="#a480c9bce4e1e57351dfd1d8edb72fe17">More...</a><br /></td></tr>
<tr class="separator:a480c9bce4e1e57351dfd1d8edb72fe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88a16b63ab3a9efd0c3fe61f1a4d842"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#ab88a16b63ab3a9efd0c3fe61f1a4d842">CR2</a></td></tr>
<tr class="memdesc:ab88a16b63ab3a9efd0c3fe61f1a4d842"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 2 (UART4_CR2)  <a href="#ab88a16b63ab3a9efd0c3fe61f1a4d842">More...</a><br /></td></tr>
<tr class="separator:ab88a16b63ab3a9efd0c3fe61f1a4d842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0a7431cb4c664b6911c1fdb8733199"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a80f45967930bdc8b322cb16e92089041"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a80f45967930bdc8b322cb16e92089041">LBCL</a>: 1</td></tr>
<tr class="memdesc:a80f45967930bdc8b322cb16e92089041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last bit clock pulse.  <a href="#a80f45967930bdc8b322cb16e92089041">More...</a><br /></td></tr>
<tr class="separator:a80f45967930bdc8b322cb16e92089041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993503b5fee92e4cf71e697eda78c210"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a993503b5fee92e4cf71e697eda78c210">CPHA</a>: 1</td></tr>
<tr class="memdesc:a993503b5fee92e4cf71e697eda78c210"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="#a993503b5fee92e4cf71e697eda78c210">More...</a><br /></td></tr>
<tr class="separator:a993503b5fee92e4cf71e697eda78c210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168ebdb6fa8e1948c2230984da07e9ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a168ebdb6fa8e1948c2230984da07e9ef">CPOL</a>: 1</td></tr>
<tr class="memdesc:a168ebdb6fa8e1948c2230984da07e9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="#a168ebdb6fa8e1948c2230984da07e9ef">More...</a><br /></td></tr>
<tr class="separator:a168ebdb6fa8e1948c2230984da07e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a482380bb41564785294332520bc6fb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a9a482380bb41564785294332520bc6fb">CKEN</a>: 1</td></tr>
<tr class="memdesc:a9a482380bb41564785294332520bc6fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable.  <a href="#a9a482380bb41564785294332520bc6fb">More...</a><br /></td></tr>
<tr class="separator:a9a482380bb41564785294332520bc6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">STOP</a>: 2</td></tr>
<tr class="memdesc:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP bits.  <a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">More...</a><br /></td></tr>
<tr class="separator:a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7da335bf1e0b135e3d360eb7c119030"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#ab7da335bf1e0b135e3d360eb7c119030">LINEN</a>: 1</td></tr>
<tr class="memdesc:ab7da335bf1e0b135e3d360eb7c119030"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable.  <a href="#ab7da335bf1e0b135e3d360eb7c119030">More...</a><br /></td></tr>
<tr class="separator:ab7da335bf1e0b135e3d360eb7c119030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0a7431cb4c664b6911c1fdb8733199"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a7a0a7431cb4c664b6911c1fdb8733199">CR3</a></td></tr>
<tr class="memdesc:a7a0a7431cb4c664b6911c1fdb8733199"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 3 (UART4_CR3)  <a href="#a7a0a7431cb4c664b6911c1fdb8733199">More...</a><br /></td></tr>
<tr class="separator:a7a0a7431cb4c664b6911c1fdb8733199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad8ab761499eeb07ed77969706a2619"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>: 4</td></tr>
<tr class="memdesc:a69e80cc35a904ec9a5be048bdb3cd414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the UART node.  <a href="#a69e80cc35a904ec9a5be048bdb3cd414">More...</a><br /></td></tr>
<tr class="separator:a69e80cc35a904ec9a5be048bdb3cd414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76131d3ce4960e8ee77a7e93e2e37077"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a76131d3ce4960e8ee77a7e93e2e37077">LBDF</a>: 1</td></tr>
<tr class="memdesc:a76131d3ce4960e8ee77a7e93e2e37077"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Flag.  <a href="#a76131d3ce4960e8ee77a7e93e2e37077">More...</a><br /></td></tr>
<tr class="separator:a76131d3ce4960e8ee77a7e93e2e37077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1410bef78a92d1ebabbb93dab628c61b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a1410bef78a92d1ebabbb93dab628c61b">LBDL</a>: 1</td></tr>
<tr class="memdesc:a1410bef78a92d1ebabbb93dab628c61b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Length.  <a href="#a1410bef78a92d1ebabbb93dab628c61b">More...</a><br /></td></tr>
<tr class="separator:a1410bef78a92d1ebabbb93dab628c61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5462b24ee68cbd3889dd91460c9d307"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aa5462b24ee68cbd3889dd91460c9d307">LBDIEN</a>: 1</td></tr>
<tr class="memdesc:aa5462b24ee68cbd3889dd91460c9d307"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Interrupt Enable.  <a href="#aa5462b24ee68cbd3889dd91460c9d307">More...</a><br /></td></tr>
<tr class="separator:aa5462b24ee68cbd3889dd91460c9d307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad8ab761499eeb07ed77969706a2619"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#acad8ab761499eeb07ed77969706a2619">CR4</a></td></tr>
<tr class="memdesc:acad8ab761499eeb07ed77969706a2619"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 4 (UART4_CR4)  <a href="#acad8ab761499eeb07ed77969706a2619">More...</a><br /></td></tr>
<tr class="separator:acad8ab761499eeb07ed77969706a2619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df9fb84144b9f7f7bd658b8c4ef682e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c46ac7c95647d743534ffe529ca6d03"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a6c46ac7c95647d743534ffe529ca6d03">IREN</a>: 1</td></tr>
<tr class="memdesc:a6c46ac7c95647d743534ffe529ca6d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA mode Enable.  <a href="#a6c46ac7c95647d743534ffe529ca6d03">More...</a><br /></td></tr>
<tr class="separator:a6c46ac7c95647d743534ffe529ca6d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5bc5c636c1465113bc99f34a2a07bee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#ab5bc5c636c1465113bc99f34a2a07bee">IRLP</a>: 1</td></tr>
<tr class="memdesc:ab5bc5c636c1465113bc99f34a2a07bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA Low Power.  <a href="#ab5bc5c636c1465113bc99f34a2a07bee">More...</a><br /></td></tr>
<tr class="separator:ab5bc5c636c1465113bc99f34a2a07bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d5d38653cf37eb962497e3464b76f6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#ab8d5d38653cf37eb962497e3464b76f6">HDSEL</a>: 1</td></tr>
<tr class="memdesc:ab8d5d38653cf37eb962497e3464b76f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half-Duplex Selection.  <a href="#ab8d5d38653cf37eb962497e3464b76f6">More...</a><br /></td></tr>
<tr class="separator:ab8d5d38653cf37eb962497e3464b76f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c1c46b0ae64c40c09829055d2dda17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a70c1c46b0ae64c40c09829055d2dda17">NACK</a>: 1</td></tr>
<tr class="memdesc:a70c1c46b0ae64c40c09829055d2dda17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard NACK enable.  <a href="#a70c1c46b0ae64c40c09829055d2dda17">More...</a><br /></td></tr>
<tr class="separator:a70c1c46b0ae64c40c09829055d2dda17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf96f23b833f0de4eb81af01f4bae341"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#acf96f23b833f0de4eb81af01f4bae341">SCEN</a>: 1</td></tr>
<tr class="memdesc:acf96f23b833f0de4eb81af01f4bae341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard mode enable.  <a href="#acf96f23b833f0de4eb81af01f4bae341">More...</a><br /></td></tr>
<tr class="separator:acf96f23b833f0de4eb81af01f4bae341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 2</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df9fb84144b9f7f7bd658b8c4ef682e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a9df9fb84144b9f7f7bd658b8c4ef682e">CR5</a></td></tr>
<tr class="memdesc:a9df9fb84144b9f7f7bd658b8c4ef682e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 5 (UART4_CR5)  <a href="#a9df9fb84144b9f7f7bd658b8c4ef682e">More...</a><br /></td></tr>
<tr class="separator:a9df9fb84144b9f7f7bd658b8c4ef682e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a6bad2b1ac51cd24a9dc7d7675cfaf"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa2bdf20247adc6629da864283c34c985"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aa2bdf20247adc6629da864283c34c985">LSF</a>: 1</td></tr>
<tr class="memdesc:aa2bdf20247adc6629da864283c34c985"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Sync Field.  <a href="#aa2bdf20247adc6629da864283c34c985">More...</a><br /></td></tr>
<tr class="separator:aa2bdf20247adc6629da864283c34c985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fca6160680421c517d69c73da29c15"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a85fca6160680421c517d69c73da29c15">LHDF</a>: 1</td></tr>
<tr class="memdesc:a85fca6160680421c517d69c73da29c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Detection Flag.  <a href="#a85fca6160680421c517d69c73da29c15">More...</a><br /></td></tr>
<tr class="separator:a85fca6160680421c517d69c73da29c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2cece121be7c00a658bafc043bfaf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#af0b2cece121be7c00a658bafc043bfaf">LHDIEN</a>: 1</td></tr>
<tr class="memdesc:af0b2cece121be7c00a658bafc043bfaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Header Detection Interrupt Enable.  <a href="#af0b2cece121be7c00a658bafc043bfaf">More...</a><br /></td></tr>
<tr class="separator:af0b2cece121be7c00a658bafc043bfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aaa7cdefc8e7b148ca8a32d38823c3c01">LASE</a>: 1</td></tr>
<tr class="memdesc:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN automatic resynchronisation enable.  <a href="#aaa7cdefc8e7b148ca8a32d38823c3c01">More...</a><br /></td></tr>
<tr class="separator:aaa7cdefc8e7b148ca8a32d38823c3c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e39f1c2e099d513042970b9e1b1efaf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a2e39f1c2e099d513042970b9e1b1efaf">LSLV</a>: 1</td></tr>
<tr class="memdesc:a2e39f1c2e099d513042970b9e1b1efaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Slave Enable.  <a href="#a2e39f1c2e099d513042970b9e1b1efaf">More...</a><br /></td></tr>
<tr class="separator:a2e39f1c2e099d513042970b9e1b1efaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#af1fc1377a6609e9a2eacb6ec60e4848e">LDUM</a>: 1</td></tr>
<tr class="memdesc:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Divider Update Method.  <a href="#af1fc1377a6609e9a2eacb6ec60e4848e">More...</a><br /></td></tr>
<tr class="separator:af1fc1377a6609e9a2eacb6ec60e4848e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a6bad2b1ac51cd24a9dc7d7675cfaf"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a49a6bad2b1ac51cd24a9dc7d7675cfaf">CR6</a></td></tr>
<tr class="memdesc:a49a6bad2b1ac51cd24a9dc7d7675cfaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 6 (UART4_CR6)  <a href="#a49a6bad2b1ac51cd24a9dc7d7675cfaf">More...</a><br /></td></tr>
<tr class="separator:a49a6bad2b1ac51cd24a9dc7d7675cfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e30d6078fe42c4d24592728805dafe"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a447045fd544b88687ec97502bfd0a308"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a447045fd544b88687ec97502bfd0a308">GT</a>: 8</td></tr>
<tr class="memdesc:a447045fd544b88687ec97502bfd0a308"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 guard time.  <a href="#a447045fd544b88687ec97502bfd0a308">More...</a><br /></td></tr>
<tr class="separator:a447045fd544b88687ec97502bfd0a308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e30d6078fe42c4d24592728805dafe"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#a48e30d6078fe42c4d24592728805dafe">GTR</a></td></tr>
<tr class="memdesc:a48e30d6078fe42c4d24592728805dafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 guard time register (UART4_GTR)  <a href="#a48e30d6078fe42c4d24592728805dafe">More...</a><br /></td></tr>
<tr class="separator:a48e30d6078fe42c4d24592728805dafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbc88e2b58c88980fcfb8b966c0d7c5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a44274c2a73e369853b32d7d10086fb8b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t4__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>: 8</td></tr>
<tr class="memdesc:a44274c2a73e369853b32d7d10086fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 prescaler.  <a href="#a44274c2a73e369853b32d7d10086fb8b">More...</a><br /></td></tr>
<tr class="separator:a44274c2a73e369853b32d7d10086fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbc88e2b58c88980fcfb8b966c0d7c5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html#acfbc88e2b58c88980fcfb8b966c0d7c5">PSCR</a></td></tr>
<tr class="memdesc:acfbc88e2b58c88980fcfb8b966c0d7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 prescaler register (UART4_PSCR)  <a href="#acfbc88e2b58c88980fcfb8b966c0d7c5">More...</a><br /></td></tr>
<tr class="separator:acfbc88e2b58c88980fcfb8b966c0d7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling Universal Asynchronous Receiver Transmitter 4 (UART4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02245">2245</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02313">2313</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aadd889df1eefe254a8a6288898cf36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd889df1eefe254a8a6288898cf36c5">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02335">2335</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a69e80cc35a904ec9a5be048bdb3cd414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e80cc35a904ec9a5be048bdb3cd414">&#9670;&nbsp;</a></span>ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address of the UART node. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02319">2319</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a62daa7559a506c78c76d71cbd03e6fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62daa7559a506c78c76d71cbd03e6fc7">&#9670;&nbsp;</a></span>BRR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   BRR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Baud rate register 1 (UART4_BRR1) </p>

</div>
</div>
<a id="aa3dfcf64d330dcd7c6760fdacf1a9d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3dfcf64d330dcd7c6760fdacf1a9d28">&#9670;&nbsp;</a></span>BRR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   BRR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Baud rate register 2 (UART4_BRR2) </p>

</div>
</div>
<a id="a9a482380bb41564785294332520bc6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a482380bb41564785294332520bc6fb">&#9670;&nbsp;</a></span>CKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CKEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02310">2310</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a993503b5fee92e4cf71e697eda78c210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993503b5fee92e4cf71e697eda78c210">&#9670;&nbsp;</a></span>CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CPHA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02308">2308</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a168ebdb6fa8e1948c2230984da07e9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168ebdb6fa8e1948c2230984da07e9ef">&#9670;&nbsp;</a></span>CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CPOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02309">2309</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5446530582b88c605d0ed31c9726a02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5446530582b88c605d0ed31c9726a02e">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Control register 1 (UART4_CR1) </p>

</div>
</div>
<a id="ab88a16b63ab3a9efd0c3fe61f1a4d842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88a16b63ab3a9efd0c3fe61f1a4d842">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Control register 2 (UART4_CR2) </p>

</div>
</div>
<a id="a7a0a7431cb4c664b6911c1fdb8733199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0a7431cb4c664b6911c1fdb8733199">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Control register 3 (UART4_CR3) </p>

</div>
</div>
<a id="acad8ab761499eeb07ed77969706a2619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad8ab761499eeb07ed77969706a2619">&#9670;&nbsp;</a></span>CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Control register 4 (UART4_CR4) </p>

</div>
</div>
<a id="a9df9fb84144b9f7f7bd658b8c4ef682e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df9fb84144b9f7f7bd658b8c4ef682e">&#9670;&nbsp;</a></span>CR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Control register 5 (UART4_CR5) </p>

</div>
</div>
<a id="a49a6bad2b1ac51cd24a9dc7d7675cfaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a6bad2b1ac51cd24a9dc7d7675cfaf">&#9670;&nbsp;</a></span>CR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Control register 6 (UART4_CR6) </p>

</div>
</div>
<a id="aa1540778747ca502b4a8381f9db2bb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1540778747ca502b4a8381f9db2bb9e">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 data. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02262">2262</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a89c87bf70ec3ea4eb5391c851c9e917f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c87bf70ec3ea4eb5391c851c9e917f">&#9670;&nbsp;</a></span>DIV_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DIV_0_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART_DIV bits [3:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02274">2274</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab373ab2ff95c6d8c303db418a2af9a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab373ab2ff95c6d8c303db418a2af9a29">&#9670;&nbsp;</a></span>DIV_12_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DIV_12_15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART_DIV bits [15:12]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02275">2275</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8d2bf6c6a518b4b35e367cda7cb3ef49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2bf6c6a518b4b35e367cda7cb3ef49">&#9670;&nbsp;</a></span>DIV_4_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DIV_4_11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART_DIV bits [11:4]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02268">2268</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3dc79f07e6a36d8ff7670fa3f5982f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc79f07e6a36d8ff7670fa3f5982f2a">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 data register (UART4_DR) </p>

</div>
</div>
<a id="a975ff11d0232c6819236029ecf81363d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975ff11d0232c6819236029ecf81363d">&#9670;&nbsp;</a></span>FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> FE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Framing error. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02250">2250</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a447045fd544b88687ec97502bfd0a308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447045fd544b88687ec97502bfd0a308">&#9670;&nbsp;</a></span>GT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 guard time. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02354">2354</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a48e30d6078fe42c4d24592728805dafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e30d6078fe42c4d24592728805dafe">&#9670;&nbsp;</a></span>GTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   GTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 guard time register (UART4_GTR) </p>

</div>
</div>
<a id="ab8d5d38653cf37eb962497e3464b76f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d5d38653cf37eb962497e3464b76f6">&#9670;&nbsp;</a></span>HDSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HDSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half-Duplex Selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02332">2332</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a36bb6af05084e3c87b219a00fc5985d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36bb6af05084e3c87b219a00fc5985d0">&#9670;&nbsp;</a></span>IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IDLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDLE line detected. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02253">2253</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4466dcb872bfd344655ff97cbd7d2122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4466dcb872bfd344655ff97cbd7d2122">&#9670;&nbsp;</a></span>ILIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ILIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDLE Line interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02298">2298</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6c46ac7c95647d743534ffe529ca6d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c46ac7c95647d743534ffe529ca6d03">&#9670;&nbsp;</a></span>IREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IREN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IrDA mode Enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02330">2330</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab5bc5c636c1465113bc99f34a2a07bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5bc5c636c1465113bc99f34a2a07bee">&#9670;&nbsp;</a></span>IRLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IRLP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IrDA Low Power. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02331">2331</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aaa7cdefc8e7b148ca8a32d38823c3c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7cdefc8e7b148ca8a32d38823c3c01">&#9670;&nbsp;</a></span>LASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LASE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN automatic resynchronisation enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02345">2345</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a80f45967930bdc8b322cb16e92089041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f45967930bdc8b322cb16e92089041">&#9670;&nbsp;</a></span>LBCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LBCL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Last bit clock pulse. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02307">2307</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a76131d3ce4960e8ee77a7e93e2e37077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76131d3ce4960e8ee77a7e93e2e37077">&#9670;&nbsp;</a></span>LBDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LBDF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Break Detection Flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02320">2320</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa5462b24ee68cbd3889dd91460c9d307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5462b24ee68cbd3889dd91460c9d307">&#9670;&nbsp;</a></span>LBDIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LBDIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Break Detection Interrupt Enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02322">2322</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1410bef78a92d1ebabbb93dab628c61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1410bef78a92d1ebabbb93dab628c61b">&#9670;&nbsp;</a></span>LBDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LBDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Break Detection Length. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02321">2321</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af1fc1377a6609e9a2eacb6ec60e4848e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1fc1377a6609e9a2eacb6ec60e4848e">&#9670;&nbsp;</a></span>LDUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LDUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Divider Update Method. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02348">2348</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a85fca6160680421c517d69c73da29c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fca6160680421c517d69c73da29c15">&#9670;&nbsp;</a></span>LHDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LHDF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Header Detection Flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02342">2342</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af0b2cece121be7c00a658bafc043bfaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b2cece121be7c00a658bafc043bfaf">&#9670;&nbsp;</a></span>LHDIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LHDIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Header Detection Interrupt Enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02343">2343</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab7da335bf1e0b135e3d360eb7c119030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7da335bf1e0b135e3d360eb7c119030">&#9670;&nbsp;</a></span>LINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LINEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN mode enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02312">2312</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa2bdf20247adc6629da864283c34c985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2bdf20247adc6629da864283c34c985">&#9670;&nbsp;</a></span>LSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LSF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Sync Field. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02341">2341</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2e39f1c2e099d513042970b9e1b1efaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e39f1c2e099d513042970b9e1b1efaf">&#9670;&nbsp;</a></span>LSLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LSLV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Slave Enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02346">2346</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a0eb0dfd4f9ca15bb4ff2c12586279b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb0dfd4f9ca15bb4ff2c12586279b9d">&#9670;&nbsp;</a></span>M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>word length </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02285">2285</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a70c1c46b0ae64c40c09829055d2dda17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c1c46b0ae64c40c09829055d2dda17">&#9670;&nbsp;</a></span>NACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> NACK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard NACK enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02333">2333</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2c695a0d2603d9e9d0a21b6cf36653c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c695a0d2603d9e9d0a21b6cf36653c8">&#9670;&nbsp;</a></span>NF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> NF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Noise flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02251">2251</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="abe250398538fb21e67e9957c59b152b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe250398538fb21e67e9957c59b152b2">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN Header Error (LIN slave mode) / Overrun error. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02252">2252</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="adb8338591dd30ed0cfe9d3b0f9d3d036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8338591dd30ed0cfe9d3b0f9d3d036">&#9670;&nbsp;</a></span>PCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity control enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02283">2283</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a737ef23f7b37424196b71e4beebec1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737ef23f7b37424196b71e4beebec1c0">&#9670;&nbsp;</a></span>PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity error. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02249">2249</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a13e6a840c9634cb3de18f88072714f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e6a840c9634cb3de18f88072714f3f">&#9670;&nbsp;</a></span>PIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02281">2281</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a61be40cb57e76f25548d1e1ad0a93157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61be40cb57e76f25548d1e1ad0a93157">&#9670;&nbsp;</a></span>PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02282">2282</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a44274c2a73e369853b32d7d10086fb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44274c2a73e369853b32d7d10086fb8b">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02360">2360</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acfbc88e2b58c88980fcfb8b966c0d7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbc88e2b58c88980fcfb8b966c0d7c5">&#9670;&nbsp;</a></span>PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 prescaler register (UART4_PSCR) </p>

</div>
</div>
<a id="a5807e7eb8f472b4f26f5f082e1be7ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5807e7eb8f472b4f26f5f082e1be7ba1">&#9670;&nbsp;</a></span>R8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> R8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Data bit 8 (in 9-bit mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02288">2288</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa3111c91fb5c9dc4877da4b89b6fbfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3111c91fb5c9dc4877da4b89b6fbfc6">&#9670;&nbsp;</a></span>REN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> REN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02296">2296</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a14ac5d1b2793c9c88b3d60d2625328c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ac5d1b2793c9c88b3d60d2625328c8">&#9670;&nbsp;</a></span>RIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02299">2299</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a711a763e6dc042b9f0126d27b62d1e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a711a763e6dc042b9f0126d27b62d1e42">&#9670;&nbsp;</a></span>RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RWU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver wakeup. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02295">2295</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a75aeee2d81c71fcaf1dd0f6955917cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75aeee2d81c71fcaf1dd0f6955917cbf">&#9670;&nbsp;</a></span>RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RXNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data register not empty. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02254">2254</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af0ff19dfbe73662afba6d352b977aef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ff19dfbe73662afba6d352b977aef1">&#9670;&nbsp;</a></span>SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SBK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send break. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02294">2294</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acf96f23b833f0de4eb81af01f4bae341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf96f23b833f0de4eb81af01f4bae341">&#9670;&nbsp;</a></span>SCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SCEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard mode enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02334">2334</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a9161c984eee17bee3ccd99d9bdb5b1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9161c984eee17bee3ccd99d9bdb5b1be">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 Status register (UART4_SR) </p>

</div>
</div>
<a id="a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">&#9670;&nbsp;</a></span>STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> STOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STOP bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02311">2311</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af77fc538a45ca0228ea430bdd700bca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77fc538a45ca0228ea430bdd700bca8">&#9670;&nbsp;</a></span>T8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> T8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit Data bit 8 (in 9-bit mode) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02287">2287</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a67eafd05e26b5b9d0f0845559cfc10dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67eafd05e26b5b9d0f0845559cfc10dc">&#9670;&nbsp;</a></span>TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02255">2255</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac6130f130db0831b80c6e73aceb715ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6130f130db0831b80c6e73aceb715ee">&#9670;&nbsp;</a></span>TCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TCIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02300">2300</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a68e22bbff24b969aa003e5efddfdfff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e22bbff24b969aa003e5efddfdfff7">&#9670;&nbsp;</a></span>TEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02297">2297</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a480c9bce4e1e57351dfd1d8edb72fe17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a480c9bce4e1e57351dfd1d8edb72fe17">&#9670;&nbsp;</a></span>TIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02301">2301</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a99f0d9baea4a2a10febd38458a812707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f0d9baea4a2a10febd38458a812707">&#9670;&nbsp;</a></span>TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TXE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data register empty. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02256">2256</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa7dde7f2fb6d12a6d53395ebd53a758b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dde7f2fb6d12a6d53395ebd53a758b">&#9670;&nbsp;</a></span>UARTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UARTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Disable (for low power consumption) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02286">2286</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a81239f230b14d539e5e0ee7f923cd5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81239f230b14d539e5e0ee7f923cd5ab">&#9670;&nbsp;</a></span>WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> WAKE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup method. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l02284">2284</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
