// Seed: 2647112120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_6 == 1;
  assign id_2 = id_2;
  assign id_3 = 1;
  assign id_4 = id_2 / id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  assign id_4 = id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
  wor id_6 = 1;
  and (id_4, id_5, id_1);
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_2)
  );
endmodule
